

================================================================
== Vitis HLS Report for 'compute_pfb_Pipeline_compute_loop'
================================================================
* Date:           Thu Jan  8 20:12:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1031|     1031|  10.310 us|  10.310 us|  1031|  1031|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_loop  |     1029|     1029|         7|          1|          1|  1024|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_urem355 = alloca i32 1"   --->   Operation 10 'alloca' 'phi_urem355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul353 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_mul353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_write, void @empty_2, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_bank_idx_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %write_bank_idx_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:31]   --->   Operation 47 'read' 'write_bank_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.29ns)   --->   "%store_ln56 = store i11 0, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 48 'store' 'store_ln56' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul353"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem355"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %store_loop"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 52 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%icmp_ln56 = icmp_eq  i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 53 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.48ns)   --->   "%add_ln56 = add i11 %k_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 54 'add' 'add_ln56' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %store_loop.split, void %for.end62.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 55 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%phi_urem355_load = load i11 %phi_urem355" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 56 'load' 'phi_urem355_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.80ns)   --->   "%xor_ln56 = xor i11 %k_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 57 'xor' 'xor_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i11 %phi_urem355_load" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 58 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i11 %xor_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 59 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (4.65ns)   --->   "%mul_ln78 = mul i23 %zext_ln78_3, i23 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 60 'mul' 'mul_ln78' <Predicate = (!icmp_ln56)> <Delay = 4.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln78, i32 14, i32 22" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i11 %xor_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 62 'sext' 'sext_ln78' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i12 %sext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 63 'zext' 'zext_ln78_5' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (4.64ns)   --->   "%mul_ln78_2 = mul i25 %zext_ln78_5, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 64 'mul' 'mul_ln78_2' <Predicate = (!icmp_ln56)> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln78_2, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 65 'partselect' 'tmp_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.20ns)   --->   "%switch_ln63 = switch i2 %write_bank_idx_load_read, void %arrayidx179.1.3.case.3, i2 0, void %arrayidx179.1.3.case.0, i2 1, void %arrayidx179.1.3.case.1, i2 2, void %arrayidx179.1.3.case.2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 66 'switch' 'switch_ln63' <Predicate = (!icmp_ln56)> <Delay = 1.20>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%phi_urem355_load_1 = load i11 %phi_urem355" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 67 'load' 'phi_urem355_load_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.48ns)   --->   "%add_ln77 = add i11 %phi_urem355_load_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 68 'add' 'add_ln77' <Predicate = (!icmp_ln56)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.48ns)   --->   "%icmp_ln77 = icmp_ult  i11 %add_ln77, i11 5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 69 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln56)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.79ns)   --->   "%select_ln77 = select i1 %icmp_ln77, i11 %add_ln77, i11 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 70 'select' 'select_ln77' <Predicate = (!icmp_ln56)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln56 = store i11 %add_ln56, i11 %k" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 71 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.29>
ST_2 : Operation 72 [1/1] (1.29ns)   --->   "%store_ln77 = store i11 %select_ln77, i11 %phi_urem355" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 72 'store' 'store_ln77' <Predicate = (!icmp_ln56)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 6.10>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%phi_mul353_load = load i22 %phi_mul353" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 73 'load' 'phi_mul353_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln78_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %k_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 75 'bitconcatenate' 'zext_ln78_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln56_1 = add i22 %phi_mul353_load, i22 3277" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 76 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul353_load, i32 14, i32 21" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 77 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i8 %tmp" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 78 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.33ns)   --->   "%stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 79 'read' 'stream_read_to_compute_read' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%input_pack_i = trunc i128 %stream_read_to_compute_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 80 'trunc' 'input_pack_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 81 'partselect' 'input_pack_q' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%input_pack_i_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 82 'partselect' 'input_pack_i_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%input_pack_q_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 83 'partselect' 'input_pack_q_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%input_pack_i_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 84 'partselect' 'input_pack_i_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_pack_q_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 85 'partselect' 'input_pack_q_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%input_pack_i_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 86 'partselect' 'input_pack_i_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%input_pack_q_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:59]   --->   Operation 87 'partselect' 'input_pack_q_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 88 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 89 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 90 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 91 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 92 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 93 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 94 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 95 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 96 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 97 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 98 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 99 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 100 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 101 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 102 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 103 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 104 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 105 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 106 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 107 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 108 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 109 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 110 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 111 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 112 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 113 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 114 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 115 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 116 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 117 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 118 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 119 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 120 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 121 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 122 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 123 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln56_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 124 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 125 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 126 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 126 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 127 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 127 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 128 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 128 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 129 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 129 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i12 %zext_ln78_4_cast" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 130 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (4.64ns)   --->   "%mul_ln78_1 = mul i25 %zext_ln78_4, i25 6554" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 131 'mul' 'mul_ln78_1' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln78_1, i32 15, i32 24" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 132 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i10 %tmp_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 133 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 134 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 135 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 136 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 137 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 138 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 139 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 140 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 140 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 141 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 141 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 142 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 142 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 143 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 143 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_3 : Operation 144 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 144 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 145 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 145 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 146 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 146 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 147 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 147 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 148 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 148 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 149 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 149 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 150 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 150 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 151 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 151 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 152 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 152 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 153 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 153 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 154 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 154 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 155 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 155 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 156 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 156 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 157 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 157 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 158 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 158 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 159 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 159 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 160 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 160 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 161 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 161 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 162 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 162 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 163 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 163 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 164 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 164 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 165 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 165 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 166 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 166 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 167 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 167 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 168 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 168 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 169 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 169 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 170 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 170 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 171 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 171 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 172 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 172 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 173 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 173 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 174 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 174 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 175 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 175 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 176 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 176 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 177 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 177 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 178 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 178 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 179 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 179 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 180 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 180 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 181 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 181 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 182 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 182 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 183 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 183 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 184 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 2)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 185 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 186 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 186 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 187 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 187 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 188 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 188 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 189 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 189 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 190 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 190 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 191 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 191 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 192 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 192 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 193 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 194 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 195 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 195 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 196 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 196 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 197 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 197 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 198 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 198 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 199 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 199 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 200 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 200 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 201 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 201 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 202 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 0)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 203 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 204 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 204 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 205 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 205 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 206 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_i_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 206 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 207 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 207 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 208 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_4, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 208 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 209 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_5, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 209 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 210 [1/1] (2.77ns)   --->   "%store_ln63 = store i16 %input_pack_q_6, i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 210 'store' 'store_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx179.1.3.exit" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:63]   --->   Operation 211 'br' 'br_ln63' <Predicate = (write_bank_idx_load_read == 3)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.29ns)   --->   "%store_ln56 = store i22 %add_ln56_1, i22 %phi_mul353" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 212 'store' 'store_ln56' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 5.13>
ST_4 : Operation 213 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 213 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 214 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 214 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 215 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 215 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 216 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 216 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 217 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 217 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 218 [1/1] (1.37ns)   --->   "%w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 218 'sparsemux' 'w' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i16 %w" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 219 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i16 %input_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 220 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [3/3] (0.98ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 221 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i16 %input_pack_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 222 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [3/3] (0.98ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 223 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %tmp_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 224 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 225 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 226 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 227 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 228 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 229 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 230 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 230 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 231 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 231 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 232 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 232 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 233 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 233 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 234 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 234 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i10 %tmp_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 235 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 236 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 237 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 238 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2' <Predicate = (trunc_ln56 == 4)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 239 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln78_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 240 'getelementptr' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_4 : Operation 241 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 241 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 242 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 242 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 243 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 243 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 244 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 244 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 245 [2/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 245 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 246 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 246 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 247 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 247 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 248 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 248 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 249 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 249 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 250 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 250 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_4 : Operation 251 [1/1] (1.37ns)   --->   "%w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 251 'sparsemux' 'w_3' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i16 %input_pack_i_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 252 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [3/3] (0.98ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 253 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i16 %input_pack_q_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 254 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [3/3] (0.98ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 255 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln80_3 = sext i16 %input_pack_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 256 'sext' 'sext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [3/3] (0.98ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 257 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln81_2 = sext i16 %input_pack_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 258 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [3/3] (0.98ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 259 'mul' 'mul_ln77_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 260 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 260 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 261 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 261 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 262 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 262 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 263 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 263 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 264 [1/1] (1.35ns)   --->   "%sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 264 'sparsemux' 'sample_i_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (1.35ns)   --->   "%sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 265 'sparsemux' 'sample_i_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (1.35ns)   --->   "%sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 266 'sparsemux' 'sample_i_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln80_9 = sext i16 %sample_i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 267 'sext' 'sext_ln80_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln80_10 = sext i16 %w_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 268 'sext' 'sext_ln80_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [3/3] (0.98ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 269 'mul' 'mul_ln80' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 270 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 270 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 271 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 271 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 272 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 272 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 273 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 273 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 274 [1/1] (1.35ns)   --->   "%sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 274 'sparsemux' 'sample_i_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (1.35ns)   --->   "%sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 275 'sparsemux' 'sample_i_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (1.35ns)   --->   "%sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 276 'sparsemux' 'sample_i_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln80_13 = sext i16 %sample_i_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 277 'sext' 'sext_ln80_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [3/3] (0.98ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 278 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 279 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 279 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 280 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 280 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 281 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 281 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 282 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 282 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 283 [1/1] (1.35ns)   --->   "%sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 283 'sparsemux' 'sample_i_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (1.35ns)   --->   "%sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 284 'sparsemux' 'sample_i' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (1.35ns)   --->   "%sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 285 'sparsemux' 'sample_i_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln80_16 = sext i16 %sample_i_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 286 'sext' 'sext_ln80_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [3/3] (0.98ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 287 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 288 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 288 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 289 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 289 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 290 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 290 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 291 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 291 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 292 [1/1] (1.35ns)   --->   "%sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 292 'sparsemux' 'sample_i_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (1.35ns)   --->   "%sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 293 'sparsemux' 'sample_i_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (1.35ns)   --->   "%sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 294 'sparsemux' 'sample_i_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 295 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 296 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 296 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 297 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 297 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 298 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 298 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 299 [1/1] (1.35ns)   --->   "%sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 299 'sparsemux' 'sample_q_1' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (1.35ns)   --->   "%sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 300 'sparsemux' 'sample_q_2' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (1.35ns)   --->   "%sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 301 'sparsemux' 'sample_q_3' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln81_6 = sext i16 %sample_q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 302 'sext' 'sext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [3/3] (0.98ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 303 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 304 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 304 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 305 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 305 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 306 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 306 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 307 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 307 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 308 [1/1] (1.35ns)   --->   "%sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 308 'sparsemux' 'sample_q_5' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (1.35ns)   --->   "%sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 309 'sparsemux' 'sample_q_6' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (1.35ns)   --->   "%sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 310 'sparsemux' 'sample_q_7' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln81_9 = sext i16 %sample_q_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 311 'sext' 'sext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [3/3] (0.98ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 312 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 313 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 313 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 314 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 314 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 315 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 315 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 316 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 316 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 317 [1/1] (1.35ns)   --->   "%sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 317 'sparsemux' 'sample_q_9' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (1.35ns)   --->   "%sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 318 'sparsemux' 'sample_q' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (1.35ns)   --->   "%sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 319 'sparsemux' 'sample_q_16' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln81_12 = sext i16 %sample_q_16" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 320 'sext' 'sext_ln81_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [3/3] (0.98ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 321 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 322 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 322 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 323 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 323 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 324 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 324 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load' <Predicate = (write_bank_idx_load_read == 3) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 325 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 325 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load' <Predicate = (write_bank_idx_load_read == 2) | (write_bank_idx_load_read == 1) | (write_bank_idx_load_read == 0)> <Delay = 2.77> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 326 [1/1] (1.35ns)   --->   "%sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 326 'sparsemux' 'sample_q_10' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (1.35ns)   --->   "%sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 327 'sparsemux' 'sample_q_11' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (1.35ns)   --->   "%sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i2 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i16 0, i2 %write_bank_idx_load_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 328 'sparsemux' 'sample_q_13' <Predicate = true> <Delay = 1.35> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln80_19 = sext i16 %sample_i_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 329 'sext' 'sext_ln80_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [3/3] (0.98ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 330 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln81_15 = sext i16 %sample_q_13" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 331 'sext' 'sext_ln81_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [3/3] (0.98ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 332 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 333 [2/3] (0.98ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 333 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 334 [2/3] (0.98ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 334 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 335 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 335 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 336 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 336 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 337 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 337 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 338 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 338 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 339 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 339 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 340 [1/1] (1.37ns)   --->   "%w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 340 'sparsemux' 'w_1' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 341 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2' <Predicate = (trunc_ln56 == 2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 342 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 342 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2' <Predicate = (trunc_ln56 == 3)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 343 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 343 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2' <Predicate = (trunc_ln56 == 4)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 344 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 344 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2' <Predicate = (trunc_ln56 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 345 [1/2] (2.77ns)   --->   "%compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 345 'load' 'compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2' <Predicate = (trunc_ln56 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 820> <RAM>
ST_5 : Operation 346 [1/1] (1.37ns)   --->   "%w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln56" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78]   --->   Operation 346 'sparsemux' 'w_2' <Predicate = true> <Delay = 1.37> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [2/3] (0.98ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 347 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 348 [2/3] (0.98ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 348 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 349 [2/3] (0.98ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 349 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 350 [2/3] (0.98ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 350 'mul' 'mul_ln77_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln80_4 = sext i16 %input_pack_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 351 'sext' 'sext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (4.64ns)   --->   "%mul_ln81_3 = mul i31 %sext_ln80, i31 %sext_ln80_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 352 'mul' 'mul_ln81_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i16 %input_pack_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 353 'sext' 'sext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (4.64ns)   --->   "%mul_ln77_3 = mul i31 %sext_ln80, i31 %sext_ln81_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 354 'mul' 'mul_ln77_3' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [2/3] (0.98ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 355 'mul' 'mul_ln80' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 356 [2/3] (0.98ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 356 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 357 [2/3] (0.98ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 357 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 358 [2/3] (0.98ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 358 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 359 [2/3] (0.98ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 359 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 360 [2/3] (0.98ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 360 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 361 [2/3] (0.98ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 361 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 362 [2/3] (0.98ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 362 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 363 [1/3] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln81 = mul i31 %sext_ln80, i31 %sext_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 363 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node tmp27)   --->   "%mul_ln77 = mul i31 %sext_ln80, i31 %sext_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 364 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 365 [1/3] (0.00ns) (grouped into DSP with root node tmp11)   --->   "%mul_ln81_1 = mul i31 %sext_ln80, i31 %sext_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 365 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 366 [1/3] (0.00ns) (grouped into DSP with root node tmp32)   --->   "%mul_ln77_1 = mul i31 %sext_ln80, i31 %sext_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 366 'mul' 'mul_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 367 [1/3] (0.00ns) (grouped into DSP with root node tmp19)   --->   "%mul_ln81_2 = mul i31 %sext_ln80, i31 %sext_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 367 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 368 [1/3] (0.00ns) (grouped into DSP with root node tmp34)   --->   "%mul_ln77_2 = mul i31 %sext_ln80, i31 %sext_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 368 'mul' 'mul_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln80_5 = sext i16 %sample_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 369 'sext' 'sext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln80_6 = sext i16 %w_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 370 'sext' 'sext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (4.64ns)   --->   "%mul_ln77_4 = mul i31 %sext_ln80_5, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 371 'mul' 'mul_ln77_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln80_7 = sext i16 %sample_i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 372 'sext' 'sext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln80_8 = sext i16 %w_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 373 'sext' 'sext_ln80_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (4.64ns)   --->   "%mul_ln77_5 = mul i31 %sext_ln80_7, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 374 'mul' 'mul_ln77_5' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/3] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%mul_ln80 = mul i31 %sext_ln80_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 375 'mul' 'mul_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 376 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp3 = add i31 %mul_ln77_4, i31 %mul_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 376 'add' 'tmp3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 377 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp7 = add i31 %mul_ln77_5, i31 %mul_ln80" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 377 'add' 'tmp7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln80_11 = sext i16 %sample_i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 378 'sext' 'sext_ln80_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (4.64ns)   --->   "%mul_ln77_6 = mul i31 %sext_ln80_11, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 379 'mul' 'mul_ln77_6' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln80_12 = sext i16 %sample_i_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 380 'sext' 'sext_ln80_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (4.64ns)   --->   "%mul_ln77_7 = mul i31 %sext_ln80_12, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 381 'mul' 'mul_ln77_7' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/3] (0.00ns) (grouped into DSP with root node tmp15)   --->   "%mul_ln80_1 = mul i31 %sext_ln80_13, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 382 'mul' 'mul_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 383 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp11 = add i31 %mul_ln77_6, i31 %mul_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 383 'add' 'tmp11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 384 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp15 = add i31 %mul_ln77_7, i31 %mul_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 384 'add' 'tmp15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln80_14 = sext i16 %sample_i_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 385 'sext' 'sext_ln80_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (4.64ns)   --->   "%mul_ln77_8 = mul i31 %sext_ln80_14, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 386 'mul' 'mul_ln77_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln80_15 = sext i16 %sample_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 387 'sext' 'sext_ln80_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (4.64ns)   --->   "%mul_ln77_9 = mul i31 %sext_ln80_15, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 388 'mul' 'mul_ln77_9' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/3] (0.00ns) (grouped into DSP with root node tmp23)   --->   "%mul_ln80_2 = mul i31 %sext_ln80_16, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 389 'mul' 'mul_ln80_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 390 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp19 = add i31 %mul_ln77_8, i31 %mul_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 390 'add' 'tmp19' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 391 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp23 = add i31 %mul_ln77_9, i31 %mul_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 391 'add' 'tmp23' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln80_17 = sext i16 %sample_i_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 392 'sext' 'sext_ln80_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (4.64ns)   --->   "%mul_ln77_10 = mul i31 %sext_ln80_17, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 393 'mul' 'mul_ln77_10' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln80_18 = sext i16 %sample_i_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 394 'sext' 'sext_ln80_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (4.64ns)   --->   "%mul_ln77_11 = mul i31 %sext_ln80_18, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 395 'mul' 'mul_ln77_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln81_4 = sext i16 %sample_q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 396 'sext' 'sext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (4.64ns)   --->   "%mul_ln77_12 = mul i31 %sext_ln81_4, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 397 'mul' 'mul_ln77_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln81_5 = sext i16 %sample_q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 398 'sext' 'sext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (4.64ns)   --->   "%mul_ln77_13 = mul i31 %sext_ln81_5, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 399 'mul' 'mul_ln77_13' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/3] (0.00ns) (grouped into DSP with root node tmp31)   --->   "%mul_ln81_4 = mul i31 %sext_ln81_6, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 400 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 401 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp27 = add i31 %mul_ln77_12, i31 %mul_ln77" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 401 'add' 'tmp27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 402 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp31 = add i31 %mul_ln77_13, i31 %mul_ln81_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 402 'add' 'tmp31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln81_7 = sext i16 %sample_q_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 403 'sext' 'sext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (4.64ns)   --->   "%mul_ln77_14 = mul i31 %sext_ln81_7, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 404 'mul' 'mul_ln77_14' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln81_8 = sext i16 %sample_q_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 405 'sext' 'sext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (4.64ns)   --->   "%mul_ln77_15 = mul i31 %sext_ln81_8, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 406 'mul' 'mul_ln77_15' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/3] (0.00ns) (grouped into DSP with root node tmp33)   --->   "%mul_ln81_5 = mul i31 %sext_ln81_9, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 407 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 408 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp32 = add i31 %mul_ln77_14, i31 %mul_ln77_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 408 'add' 'tmp32' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 409 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp33 = add i31 %mul_ln77_15, i31 %mul_ln81_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 409 'add' 'tmp33' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln81_10 = sext i16 %sample_q_9" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 410 'sext' 'sext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (4.64ns)   --->   "%mul_ln77_16 = mul i31 %sext_ln81_10, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 411 'mul' 'mul_ln77_16' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln81_11 = sext i16 %sample_q" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 412 'sext' 'sext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (4.64ns)   --->   "%mul_ln77_17 = mul i31 %sext_ln81_11, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 413 'mul' 'mul_ln77_17' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 414 [1/3] (0.00ns) (grouped into DSP with root node tmp35)   --->   "%mul_ln81_6 = mul i31 %sext_ln81_12, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 414 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 415 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp34 = add i31 %mul_ln77_16, i31 %mul_ln77_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 415 'add' 'tmp34' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 416 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp35 = add i31 %mul_ln77_17, i31 %mul_ln81_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 416 'add' 'tmp35' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln81_13 = sext i16 %sample_q_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 417 'sext' 'sext_ln81_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (4.64ns)   --->   "%mul_ln77_18 = mul i31 %sext_ln81_13, i31 %sext_ln80_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 418 'mul' 'mul_ln77_18' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln81_14 = sext i16 %sample_q_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 419 'sext' 'sext_ln81_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (4.64ns)   --->   "%mul_ln77_19 = mul i31 %sext_ln81_14, i31 %sext_ln80_8" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 420 'mul' 'mul_ln77_19' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/3] (0.00ns) (grouped into DSP with root node tmp37)   --->   "%mul_ln80_3 = mul i31 %sext_ln80_19, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80]   --->   Operation 421 'mul' 'mul_ln80_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 422 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp37 = add i31 %mul_ln77_11, i31 %mul_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 422 'add' 'tmp37' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 423 [1/3] (0.00ns) (grouped into DSP with root node tmp39)   --->   "%mul_ln81_7 = mul i31 %sext_ln81_15, i31 %sext_ln80_10" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81]   --->   Operation 423 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 424 [2/2] (1.76ns) (root node of the DSP)   --->   "%tmp39 = add i31 %mul_ln77_19, i31 %mul_ln81_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 424 'add' 'tmp39' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.32>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 2, void @empty_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:57]   --->   Operation 425 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 426 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 427 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 428 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp3 = add i31 %mul_ln77_4, i31 %mul_ln81" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 428 'add' 'tmp3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 429 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp7 = add i31 %mul_ln77_5, i31 %mul_ln80" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 429 'add' 'tmp7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 430 [1/1] (1.87ns)   --->   "%tmp2 = add i31 %tmp7, i31 %tmp3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 430 'add' 'tmp2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%result_pack_i_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp2, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 431 'partselect' 'result_pack_i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp11 = add i31 %mul_ln77_6, i31 %mul_ln81_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 432 'add' 'tmp11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 433 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp15 = add i31 %mul_ln77_7, i31 %mul_ln80_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 433 'add' 'tmp15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 434 [1/1] (1.87ns)   --->   "%tmp6 = add i31 %tmp15, i31 %tmp11" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 434 'add' 'tmp6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%result_pack_i_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp6, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 435 'partselect' 'result_pack_i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 436 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp19 = add i31 %mul_ln77_8, i31 %mul_ln81_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 436 'add' 'tmp19' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 437 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp23 = add i31 %mul_ln77_9, i31 %mul_ln80_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 437 'add' 'tmp23' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 438 [1/1] (1.87ns)   --->   "%tmp10 = add i31 %tmp23, i31 %tmp19" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 438 'add' 'tmp10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%result_pack_i_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp10, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 439 'partselect' 'result_pack_i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 440 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp27 = add i31 %mul_ln77_12, i31 %mul_ln77" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 440 'add' 'tmp27' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 441 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp31 = add i31 %mul_ln77_13, i31 %mul_ln81_4" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 441 'add' 'tmp31' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 442 [1/1] (1.87ns)   --->   "%tmp14 = add i31 %tmp31, i31 %tmp27" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 442 'add' 'tmp14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%result_pack_q_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp14, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 443 'partselect' 'result_pack_q_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 444 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp32 = add i31 %mul_ln77_14, i31 %mul_ln77_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 444 'add' 'tmp32' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 445 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp33 = add i31 %mul_ln77_15, i31 %mul_ln81_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 445 'add' 'tmp33' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 446 [1/1] (1.87ns)   --->   "%tmp18 = add i31 %tmp33, i31 %tmp32" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 446 'add' 'tmp18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%result_pack_q_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp18, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 447 'partselect' 'result_pack_q_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 448 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp34 = add i31 %mul_ln77_16, i31 %mul_ln77_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 448 'add' 'tmp34' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 449 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp35 = add i31 %mul_ln77_17, i31 %mul_ln81_6" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 449 'add' 'tmp35' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 450 [1/1] (1.87ns)   --->   "%tmp22 = add i31 %tmp35, i31 %tmp34" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 450 'add' 'tmp22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%result_pack_q_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp22, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 451 'partselect' 'result_pack_q_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp36 = add i31 %mul_ln77_10, i31 %mul_ln81_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 452 'add' 'tmp36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 453 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp37 = add i31 %mul_ln77_11, i31 %mul_ln80_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 453 'add' 'tmp37' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 454 [1/1] (3.56ns) (root node of TernaryAdder)   --->   "%tmp26 = add i31 %tmp37, i31 %tmp36" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 454 'add' 'tmp26' <Predicate = true> <Delay = 3.56> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i31 %mul_ln77_18, i31 %mul_ln77_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 455 'add' 'tmp38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 456 [1/2] (1.76ns) (root node of the DSP)   --->   "%tmp39 = add i31 %mul_ln77_19, i31 %mul_ln81_7" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 456 'add' 'tmp39' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 457 [1/1] (3.56ns) (root node of TernaryAdder)   --->   "%tmp30 = add i31 %tmp39, i31 %tmp38" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77]   --->   Operation 457 'add' 'tmp30' <Predicate = true> <Delay = 3.56> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.78> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%result_pack_i = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp26, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:83]   --->   Operation 458 'partselect' 'result_pack_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%result_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp30, i32 15, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:84]   --->   Operation 459 'partselect' 'result_pack_q' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q, i16 %result_pack_i, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:87]   --->   Operation 460 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (3.33ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_write, i128 %p_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:87]   --->   Operation 461 'write' 'write_ln87' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln56 = br void %store_loop" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56]   --->   Operation 462 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 463 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_compute_to_write]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_read_to_compute]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ write_bank_idx_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem355                                                               (alloca           ) [ 0111111110]
phi_mul353                                                                (alloca           ) [ 0111111110]
k                                                                         (alloca           ) [ 0111111110]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 0000000000]
specinterface_ln0                                                         (specinterface    ) [ 0000000000]
specinterface_ln0                                                         (specinterface    ) [ 0000000000]
write_bank_idx_load_read                                                  (read             ) [ 0011111110]
store_ln56                                                                (store            ) [ 0000000000]
store_ln0                                                                 (store            ) [ 0000000000]
store_ln0                                                                 (store            ) [ 0000000000]
br_ln0                                                                    (br               ) [ 0000000000]
k_1                                                                       (load             ) [ 0011000000]
icmp_ln56                                                                 (icmp             ) [ 0011111110]
add_ln56                                                                  (add              ) [ 0000000000]
br_ln56                                                                   (br               ) [ 0000000000]
phi_urem355_load                                                          (load             ) [ 0000000000]
xor_ln56                                                                  (xor              ) [ 0000000000]
trunc_ln56                                                                (trunc            ) [ 0011110000]
zext_ln78_3                                                               (zext             ) [ 0000000000]
mul_ln78                                                                  (mul              ) [ 0000000000]
tmp_1                                                                     (partselect       ) [ 0011100000]
sext_ln78                                                                 (sext             ) [ 0000000000]
zext_ln78_5                                                               (zext             ) [ 0000000000]
mul_ln78_2                                                                (mul              ) [ 0000000000]
tmp_3                                                                     (partselect       ) [ 0011000000]
switch_ln63                                                               (switch           ) [ 0000000000]
phi_urem355_load_1                                                        (load             ) [ 0000000000]
add_ln77                                                                  (add              ) [ 0000000000]
icmp_ln77                                                                 (icmp             ) [ 0000000000]
select_ln77                                                               (select           ) [ 0000000000]
store_ln56                                                                (store            ) [ 0000000000]
store_ln77                                                                (store            ) [ 0000000000]
phi_mul353_load                                                           (load             ) [ 0000000000]
zext_ln56                                                                 (zext             ) [ 0000000000]
zext_ln78_4_cast                                                          (bitconcatenate   ) [ 0000000000]
add_ln56_1                                                                (add              ) [ 0000000000]
tmp                                                                       (partselect       ) [ 0000000000]
zext_ln56_1                                                               (zext             ) [ 0000000000]
stream_read_to_compute_read                                               (read             ) [ 0000000000]
input_pack_i                                                              (trunc            ) [ 0010100000]
input_pack_q                                                              (partselect       ) [ 0010100000]
input_pack_i_4                                                            (partselect       ) [ 0010100000]
input_pack_q_4                                                            (partselect       ) [ 0010100000]
input_pack_i_5                                                            (partselect       ) [ 0010100000]
input_pack_q_5                                                            (partselect       ) [ 0010100000]
input_pack_i_6                                                            (partselect       ) [ 0010110000]
input_pack_q_6                                                            (partselect       ) [ 0010110000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr    (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr  (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr   (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr   (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr   (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr   (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr     (getelementptr    ) [ 0010100000]
zext_ln78_4                                                               (zext             ) [ 0000000000]
mul_ln78_1                                                                (mul              ) [ 0000000000]
tmp_2                                                                     (partselect       ) [ 0010100000]
zext_ln78_2                                                               (zext             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 (getelementptr    ) [ 0010100000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3   (getelementptr    ) [ 0010100000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
br_ln63                                                                   (br               ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
br_ln63                                                                   (br               ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
br_ln63                                                                   (br               ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
store_ln63                                                                (store            ) [ 0000000000]
br_ln63                                                                   (br               ) [ 0000000000]
store_ln56                                                                (store            ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load   (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load   (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load   (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load   (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load     (load             ) [ 0000000000]
w                                                                         (sparsemux        ) [ 0000000000]
sext_ln80                                                                 (sext             ) [ 0010011000]
sext_ln80_1                                                               (sext             ) [ 0010011000]
sext_ln81                                                                 (sext             ) [ 0010011000]
zext_ln78                                                                 (zext             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1   (getelementptr    ) [ 0010010000]
zext_ln78_1                                                               (zext             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2   (getelementptr    ) [ 0010010000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3   (load             ) [ 0000000000]
w_3                                                                       (sparsemux        ) [ 0000000000]
sext_ln80_2                                                               (sext             ) [ 0010011000]
sext_ln81_1                                                               (sext             ) [ 0010011000]
sext_ln80_3                                                               (sext             ) [ 0010011000]
sext_ln81_2                                                               (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load  (load             ) [ 0000000000]
sample_i_1                                                                (sparsemux        ) [ 0010011000]
sample_i_2                                                                (sparsemux        ) [ 0010011000]
sample_i_3                                                                (sparsemux        ) [ 0000000000]
sext_ln80_9                                                               (sext             ) [ 0010011000]
sext_ln80_10                                                              (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load  (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load  (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load  (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load  (load             ) [ 0000000000]
sample_i_5                                                                (sparsemux        ) [ 0010011000]
sample_i_6                                                                (sparsemux        ) [ 0010011000]
sample_i_7                                                                (sparsemux        ) [ 0000000000]
sext_ln80_13                                                              (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load  (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load    (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load (load             ) [ 0000000000]
sample_i_9                                                                (sparsemux        ) [ 0010011000]
sample_i                                                                  (sparsemux        ) [ 0010011000]
sample_i_16                                                               (sparsemux        ) [ 0000000000]
sext_ln80_16                                                              (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load (load             ) [ 0000000000]
sample_i_10                                                               (sparsemux        ) [ 0010011000]
sample_i_11                                                               (sparsemux        ) [ 0010011000]
sample_i_13                                                               (sparsemux        ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load (load             ) [ 0000000000]
sample_q_1                                                                (sparsemux        ) [ 0010011000]
sample_q_2                                                                (sparsemux        ) [ 0010011000]
sample_q_3                                                                (sparsemux        ) [ 0000000000]
sext_ln81_6                                                               (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load (load             ) [ 0000000000]
sample_q_5                                                                (sparsemux        ) [ 0010011000]
sample_q_6                                                                (sparsemux        ) [ 0010011000]
sample_q_7                                                                (sparsemux        ) [ 0000000000]
sext_ln81_9                                                               (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load (load             ) [ 0000000000]
sample_q_9                                                                (sparsemux        ) [ 0010011000]
sample_q                                                                  (sparsemux        ) [ 0010011000]
sample_q_16                                                               (sparsemux        ) [ 0000000000]
sext_ln81_12                                                              (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load  (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load  (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load  (load             ) [ 0000000000]
sample_q_10                                                               (sparsemux        ) [ 0010011000]
sample_q_11                                                               (sparsemux        ) [ 0010011000]
sample_q_13                                                               (sparsemux        ) [ 0000000000]
sext_ln80_19                                                              (sext             ) [ 0010011000]
sext_ln81_15                                                              (sext             ) [ 0010011000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1   (load             ) [ 0000000000]
w_1                                                                       (sparsemux        ) [ 0010001000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 (load             ) [ 0000000000]
compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2   (load             ) [ 0000000000]
w_2                                                                       (sparsemux        ) [ 0010001000]
sext_ln80_4                                                               (sext             ) [ 0000000000]
mul_ln81_3                                                                (mul              ) [ 0010001100]
sext_ln81_3                                                               (sext             ) [ 0000000000]
mul_ln77_3                                                                (mul              ) [ 0010001100]
mul_ln81                                                                  (mul              ) [ 0010000100]
mul_ln77                                                                  (mul              ) [ 0010000100]
mul_ln81_1                                                                (mul              ) [ 0010000100]
mul_ln77_1                                                                (mul              ) [ 0010000100]
mul_ln81_2                                                                (mul              ) [ 0010000100]
mul_ln77_2                                                                (mul              ) [ 0010000100]
sext_ln80_5                                                               (sext             ) [ 0000000000]
sext_ln80_6                                                               (sext             ) [ 0000000000]
mul_ln77_4                                                                (mul              ) [ 0010000100]
sext_ln80_7                                                               (sext             ) [ 0000000000]
sext_ln80_8                                                               (sext             ) [ 0000000000]
mul_ln77_5                                                                (mul              ) [ 0010000100]
mul_ln80                                                                  (mul              ) [ 0010000100]
sext_ln80_11                                                              (sext             ) [ 0000000000]
mul_ln77_6                                                                (mul              ) [ 0010000100]
sext_ln80_12                                                              (sext             ) [ 0000000000]
mul_ln77_7                                                                (mul              ) [ 0010000100]
mul_ln80_1                                                                (mul              ) [ 0010000100]
sext_ln80_14                                                              (sext             ) [ 0000000000]
mul_ln77_8                                                                (mul              ) [ 0010000100]
sext_ln80_15                                                              (sext             ) [ 0000000000]
mul_ln77_9                                                                (mul              ) [ 0010000100]
mul_ln80_2                                                                (mul              ) [ 0010000100]
sext_ln80_17                                                              (sext             ) [ 0000000000]
mul_ln77_10                                                               (mul              ) [ 0010000100]
sext_ln80_18                                                              (sext             ) [ 0000000000]
mul_ln77_11                                                               (mul              ) [ 0010000100]
sext_ln81_4                                                               (sext             ) [ 0000000000]
mul_ln77_12                                                               (mul              ) [ 0010000100]
sext_ln81_5                                                               (sext             ) [ 0000000000]
mul_ln77_13                                                               (mul              ) [ 0010000100]
mul_ln81_4                                                                (mul              ) [ 0010000100]
sext_ln81_7                                                               (sext             ) [ 0000000000]
mul_ln77_14                                                               (mul              ) [ 0010000100]
sext_ln81_8                                                               (sext             ) [ 0000000000]
mul_ln77_15                                                               (mul              ) [ 0010000100]
mul_ln81_5                                                                (mul              ) [ 0010000100]
sext_ln81_10                                                              (sext             ) [ 0000000000]
mul_ln77_16                                                               (mul              ) [ 0010000100]
sext_ln81_11                                                              (sext             ) [ 0000000000]
mul_ln77_17                                                               (mul              ) [ 0010000100]
mul_ln81_6                                                                (mul              ) [ 0010000100]
sext_ln81_13                                                              (sext             ) [ 0000000000]
mul_ln77_18                                                               (mul              ) [ 0010000100]
sext_ln81_14                                                              (sext             ) [ 0000000000]
mul_ln77_19                                                               (mul              ) [ 0010000100]
mul_ln80_3                                                                (mul              ) [ 0010000100]
mul_ln81_7                                                                (mul              ) [ 0010000100]
specpipeline_ln57                                                         (specpipeline     ) [ 0000000000]
speclooptripcount_ln56                                                    (speclooptripcount) [ 0000000000]
specloopname_ln56                                                         (specloopname     ) [ 0000000000]
tmp3                                                                      (add              ) [ 0000000000]
tmp7                                                                      (add              ) [ 0000000000]
tmp2                                                                      (add              ) [ 0000000000]
result_pack_i_1                                                           (partselect       ) [ 0010000010]
tmp11                                                                     (add              ) [ 0000000000]
tmp15                                                                     (add              ) [ 0000000000]
tmp6                                                                      (add              ) [ 0000000000]
result_pack_i_2                                                           (partselect       ) [ 0010000010]
tmp19                                                                     (add              ) [ 0000000000]
tmp23                                                                     (add              ) [ 0000000000]
tmp10                                                                     (add              ) [ 0000000000]
result_pack_i_3                                                           (partselect       ) [ 0010000010]
tmp27                                                                     (add              ) [ 0000000000]
tmp31                                                                     (add              ) [ 0000000000]
tmp14                                                                     (add              ) [ 0000000000]
result_pack_q_1                                                           (partselect       ) [ 0010000010]
tmp32                                                                     (add              ) [ 0000000000]
tmp33                                                                     (add              ) [ 0000000000]
tmp18                                                                     (add              ) [ 0000000000]
result_pack_q_2                                                           (partselect       ) [ 0010000010]
tmp34                                                                     (add              ) [ 0000000000]
tmp35                                                                     (add              ) [ 0000000000]
tmp22                                                                     (add              ) [ 0000000000]
result_pack_q_3                                                           (partselect       ) [ 0010000010]
tmp36                                                                     (add              ) [ 0000000000]
tmp37                                                                     (add              ) [ 0000000000]
tmp26                                                                     (add              ) [ 0000000000]
tmp38                                                                     (add              ) [ 0000000000]
tmp39                                                                     (add              ) [ 0000000000]
tmp30                                                                     (add              ) [ 0000000000]
result_pack_i                                                             (partselect       ) [ 0010000010]
result_pack_q                                                             (partselect       ) [ 0010000010]
p_0                                                                       (bitconcatenate   ) [ 0000000000]
write_ln87                                                                (write            ) [ 0000000000]
br_ln56                                                                   (br               ) [ 0000000000]
ret_ln0                                                                   (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_compute_to_write">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_compute_to_write"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_read_to_compute">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_read_to_compute"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="write_bank_idx_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_bank_idx_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i16.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="phi_urem355_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem355/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="phi_mul353_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul353/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_bank_idx_load_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_bank_idx_load_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="stream_read_to_compute_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="0"/>
<pin id="236" dir="0" index="1" bw="128" slack="0"/>
<pin id="237" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_read_to_compute_read/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln87_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="0" index="2" bw="128" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="11" slack="0"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="11" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="11" slack="0"/>
<pin id="314" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="11" slack="0"/>
<pin id="321" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="11" slack="0"/>
<pin id="328" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="11" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="11" slack="0"/>
<pin id="342" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="11" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="11" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="11" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="11" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="11" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="11" slack="0"/>
<pin id="384" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="11" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="11" slack="0"/>
<pin id="398" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="11" slack="0"/>
<pin id="405" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="11" slack="0"/>
<pin id="412" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="11" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="11" slack="0"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="11" slack="0"/>
<pin id="433" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="11" slack="0"/>
<pin id="440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="11" slack="0"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="11" slack="0"/>
<pin id="454" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="11" slack="0"/>
<pin id="461" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="11" slack="0"/>
<pin id="468" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="0"/>
<pin id="475" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="8" slack="0"/>
<pin id="489" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="8" slack="0"/>
<pin id="503" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="0" slack="0"/>
<pin id="511" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="512" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="513" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="16" slack="0"/>
<pin id="514" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1/4 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="0" slack="0"/>
<pin id="521" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="522" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="523" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="16" slack="0"/>
<pin id="524" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1/4 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="0" slack="0"/>
<pin id="531" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="532" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="533" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
<pin id="534" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1/4 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="0" slack="0"/>
<pin id="541" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="542" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="543" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="16" slack="0"/>
<pin id="544" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1/4 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="0" slack="0"/>
<pin id="551" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="552" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="553" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="16" slack="0"/>
<pin id="554" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3/3 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1/4 compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="10" slack="0"/>
<pin id="560" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="10" slack="0"/>
<pin id="567" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="10" slack="0"/>
<pin id="574" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="10" slack="0"/>
<pin id="581" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3_gep_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="10" slack="0"/>
<pin id="588" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_access_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="0"/>
<pin id="599" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_access_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_access_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="612" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_access_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_access_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_access_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_access_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="0"/>
<pin id="634" dir="0" index="1" bw="16" slack="0"/>
<pin id="635" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="636" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_access_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="0"/>
<pin id="641" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_access_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_access_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_access_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_access_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_access_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="0" index="1" bw="16" slack="0"/>
<pin id="671" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="672" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_access_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="678" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_access_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="0" index="1" bw="16" slack="0"/>
<pin id="683" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_access_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="0"/>
<pin id="689" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="690" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_access_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="696" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_access_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="702" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_access_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="0"/>
<pin id="706" dir="0" index="1" bw="16" slack="0"/>
<pin id="707" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_access_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="0" index="1" bw="16" slack="0"/>
<pin id="713" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="714" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_access_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="720" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_access_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_access_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_access_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="0" index="1" bw="16" slack="0"/>
<pin id="737" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="738" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_access_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="744" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_access_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="0"/>
<pin id="749" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="750" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_access_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_access_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="762" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_access_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="0"/>
<pin id="767" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="768" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_access_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="774" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_access_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="780" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_access_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="786" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1_gep_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="9" slack="0"/>
<pin id="792" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1_gep_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="0" index="2" bw="9" slack="0"/>
<pin id="799" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1_gep_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="0" index="2" bw="9" slack="0"/>
<pin id="806" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1_gep_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="0" index="2" bw="9" slack="0"/>
<pin id="813" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1_gep_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="0" index="2" bw="9" slack="0"/>
<pin id="820" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2_gep_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="0" index="2" bw="10" slack="0"/>
<pin id="832" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2_gep_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="0" index="2" bw="10" slack="0"/>
<pin id="839" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2_gep_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="10" slack="0"/>
<pin id="846" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2_gep_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="0" index="2" bw="10" slack="0"/>
<pin id="853" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2_gep_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="10" slack="0"/>
<pin id="860" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="store_ln56_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="11" slack="0"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="store_ln0_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="22" slack="0"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="store_ln0_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="11" slack="0"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="k_1_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="1"/>
<pin id="885" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="icmp_ln56_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="11" slack="0"/>
<pin id="888" dir="0" index="1" bw="11" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln56_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="11" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="898" class="1004" name="phi_urem355_load_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="1"/>
<pin id="900" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem355_load/2 "/>
</bind>
</comp>

<comp id="901" class="1004" name="xor_ln56_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="0"/>
<pin id="903" dir="0" index="1" bw="11" slack="0"/>
<pin id="904" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln56_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="11" slack="0"/>
<pin id="909" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln78_3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="0"/>
<pin id="913" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_3/2 "/>
</bind>
</comp>

<comp id="915" class="1004" name="mul_ln78_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="11" slack="0"/>
<pin id="917" dir="0" index="1" bw="13" slack="0"/>
<pin id="918" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/2 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="9" slack="0"/>
<pin id="923" dir="0" index="1" bw="23" slack="0"/>
<pin id="924" dir="0" index="2" bw="5" slack="0"/>
<pin id="925" dir="0" index="3" bw="6" slack="0"/>
<pin id="926" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln78_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="0"/>
<pin id="933" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln78_5_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="11" slack="0"/>
<pin id="937" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_5/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="mul_ln78_2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="0"/>
<pin id="941" dir="0" index="1" bw="14" slack="0"/>
<pin id="942" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_2/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_3_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="0"/>
<pin id="947" dir="0" index="1" bw="25" slack="0"/>
<pin id="948" dir="0" index="2" bw="5" slack="0"/>
<pin id="949" dir="0" index="3" bw="6" slack="0"/>
<pin id="950" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="955" class="1004" name="phi_urem355_load_1_load_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="11" slack="1"/>
<pin id="957" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem355_load_1/2 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln77_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="11" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln77_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="11" slack="0"/>
<pin id="966" dir="0" index="1" bw="4" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="970" class="1004" name="select_ln77_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="11" slack="0"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/2 "/>
</bind>
</comp>

<comp id="978" class="1004" name="store_ln56_store_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="0"/>
<pin id="980" dir="0" index="1" bw="11" slack="1"/>
<pin id="981" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="983" class="1004" name="store_ln77_store_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="11" slack="0"/>
<pin id="985" dir="0" index="1" bw="11" slack="1"/>
<pin id="986" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="988" class="1004" name="phi_mul353_load_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="22" slack="2"/>
<pin id="990" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul353_load/3 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln56_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="11" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln78_4_cast_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="12" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="0" index="2" bw="11" slack="1"/>
<pin id="1030" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln78_4_cast/3 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln56_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="22" slack="0"/>
<pin id="1035" dir="0" index="1" bw="13" slack="0"/>
<pin id="1036" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/3 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="0" index="1" bw="22" slack="0"/>
<pin id="1042" dir="0" index="2" bw="5" slack="0"/>
<pin id="1043" dir="0" index="3" bw="6" slack="0"/>
<pin id="1044" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln56_1_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="0"/>
<pin id="1051" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="input_pack_i_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="128" slack="0"/>
<pin id="1060" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input_pack_i/3 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="input_pack_q_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="0"/>
<pin id="1068" dir="0" index="1" bw="128" slack="0"/>
<pin id="1069" dir="0" index="2" bw="6" slack="0"/>
<pin id="1070" dir="0" index="3" bw="6" slack="0"/>
<pin id="1071" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_q/3 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="input_pack_i_4_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="0"/>
<pin id="1082" dir="0" index="1" bw="128" slack="0"/>
<pin id="1083" dir="0" index="2" bw="7" slack="0"/>
<pin id="1084" dir="0" index="3" bw="7" slack="0"/>
<pin id="1085" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_i_4/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="input_pack_q_4_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="0"/>
<pin id="1096" dir="0" index="1" bw="128" slack="0"/>
<pin id="1097" dir="0" index="2" bw="7" slack="0"/>
<pin id="1098" dir="0" index="3" bw="7" slack="0"/>
<pin id="1099" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_q_4/3 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="input_pack_i_5_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="0"/>
<pin id="1110" dir="0" index="1" bw="128" slack="0"/>
<pin id="1111" dir="0" index="2" bw="8" slack="0"/>
<pin id="1112" dir="0" index="3" bw="8" slack="0"/>
<pin id="1113" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_i_5/3 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="input_pack_q_5_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="0"/>
<pin id="1124" dir="0" index="1" bw="128" slack="0"/>
<pin id="1125" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126" dir="0" index="3" bw="8" slack="0"/>
<pin id="1127" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_q_5/3 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="input_pack_i_6_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="0"/>
<pin id="1138" dir="0" index="1" bw="128" slack="0"/>
<pin id="1139" dir="0" index="2" bw="8" slack="0"/>
<pin id="1140" dir="0" index="3" bw="8" slack="0"/>
<pin id="1141" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_i_6/3 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="input_pack_q_6_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="0"/>
<pin id="1152" dir="0" index="1" bw="128" slack="0"/>
<pin id="1153" dir="0" index="2" bw="8" slack="0"/>
<pin id="1154" dir="0" index="3" bw="8" slack="0"/>
<pin id="1155" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_pack_q_6/3 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln78_4_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="12" slack="0"/>
<pin id="1166" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_4/3 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="mul_ln78_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="12" slack="0"/>
<pin id="1170" dir="0" index="1" bw="14" slack="0"/>
<pin id="1171" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_1/3 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_2_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="10" slack="0"/>
<pin id="1176" dir="0" index="1" bw="25" slack="0"/>
<pin id="1177" dir="0" index="2" bw="5" slack="0"/>
<pin id="1178" dir="0" index="3" bw="6" slack="0"/>
<pin id="1179" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="zext_ln78_2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="10" slack="1"/>
<pin id="1186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_2/3 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="store_ln56_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="22" slack="0"/>
<pin id="1194" dir="0" index="1" bw="22" slack="2"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="w_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="0" index="2" bw="16" slack="0"/>
<pin id="1201" dir="0" index="3" bw="1" slack="0"/>
<pin id="1202" dir="0" index="4" bw="16" slack="0"/>
<pin id="1203" dir="0" index="5" bw="3" slack="0"/>
<pin id="1204" dir="0" index="6" bw="16" slack="0"/>
<pin id="1205" dir="0" index="7" bw="3" slack="0"/>
<pin id="1206" dir="0" index="8" bw="16" slack="0"/>
<pin id="1207" dir="0" index="9" bw="3" slack="0"/>
<pin id="1208" dir="0" index="10" bw="16" slack="0"/>
<pin id="1209" dir="0" index="11" bw="1" slack="0"/>
<pin id="1210" dir="0" index="12" bw="3" slack="2"/>
<pin id="1211" dir="1" index="13" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="sext_ln80_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="0"/>
<pin id="1226" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/4 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sext_ln80_1_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="16" slack="1"/>
<pin id="1230" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_1/4 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sext_ln81_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="16" slack="1"/>
<pin id="1233" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/4 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="zext_ln78_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="9" slack="2"/>
<pin id="1236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/4 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln78_1_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="10" slack="1"/>
<pin id="1244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/4 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="w_3_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="16" slack="0"/>
<pin id="1252" dir="0" index="1" bw="3" slack="0"/>
<pin id="1253" dir="0" index="2" bw="16" slack="0"/>
<pin id="1254" dir="0" index="3" bw="3" slack="0"/>
<pin id="1255" dir="0" index="4" bw="16" slack="0"/>
<pin id="1256" dir="0" index="5" bw="1" slack="0"/>
<pin id="1257" dir="0" index="6" bw="16" slack="0"/>
<pin id="1258" dir="0" index="7" bw="1" slack="0"/>
<pin id="1259" dir="0" index="8" bw="16" slack="0"/>
<pin id="1260" dir="0" index="9" bw="3" slack="0"/>
<pin id="1261" dir="0" index="10" bw="16" slack="0"/>
<pin id="1262" dir="0" index="11" bw="1" slack="0"/>
<pin id="1263" dir="0" index="12" bw="3" slack="2"/>
<pin id="1264" dir="1" index="13" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w_3/4 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="sext_ln80_2_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="16" slack="1"/>
<pin id="1279" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_2/4 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="sext_ln81_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="1"/>
<pin id="1282" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_1/4 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="sext_ln80_3_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="16" slack="1"/>
<pin id="1285" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_3/4 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="sext_ln81_2_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="1"/>
<pin id="1288" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_2/4 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="sample_i_1_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="0"/>
<pin id="1291" dir="0" index="1" bw="1" slack="0"/>
<pin id="1292" dir="0" index="2" bw="16" slack="0"/>
<pin id="1293" dir="0" index="3" bw="2" slack="0"/>
<pin id="1294" dir="0" index="4" bw="16" slack="0"/>
<pin id="1295" dir="0" index="5" bw="1" slack="0"/>
<pin id="1296" dir="0" index="6" bw="16" slack="0"/>
<pin id="1297" dir="0" index="7" bw="1" slack="0"/>
<pin id="1298" dir="0" index="8" bw="16" slack="0"/>
<pin id="1299" dir="0" index="9" bw="1" slack="0"/>
<pin id="1300" dir="0" index="10" bw="2" slack="3"/>
<pin id="1301" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_1/4 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="sample_i_2_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="16" slack="0"/>
<pin id="1314" dir="0" index="1" bw="2" slack="0"/>
<pin id="1315" dir="0" index="2" bw="16" slack="0"/>
<pin id="1316" dir="0" index="3" bw="1" slack="0"/>
<pin id="1317" dir="0" index="4" bw="16" slack="0"/>
<pin id="1318" dir="0" index="5" bw="1" slack="0"/>
<pin id="1319" dir="0" index="6" bw="16" slack="0"/>
<pin id="1320" dir="0" index="7" bw="1" slack="0"/>
<pin id="1321" dir="0" index="8" bw="16" slack="0"/>
<pin id="1322" dir="0" index="9" bw="1" slack="0"/>
<pin id="1323" dir="0" index="10" bw="2" slack="3"/>
<pin id="1324" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_2/4 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="sample_i_3_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="0"/>
<pin id="1337" dir="0" index="1" bw="1" slack="0"/>
<pin id="1338" dir="0" index="2" bw="16" slack="0"/>
<pin id="1339" dir="0" index="3" bw="1" slack="0"/>
<pin id="1340" dir="0" index="4" bw="16" slack="0"/>
<pin id="1341" dir="0" index="5" bw="1" slack="0"/>
<pin id="1342" dir="0" index="6" bw="16" slack="0"/>
<pin id="1343" dir="0" index="7" bw="2" slack="0"/>
<pin id="1344" dir="0" index="8" bw="16" slack="0"/>
<pin id="1345" dir="0" index="9" bw="1" slack="0"/>
<pin id="1346" dir="0" index="10" bw="2" slack="3"/>
<pin id="1347" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_3/4 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="sext_ln80_9_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="0"/>
<pin id="1360" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_9/4 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="sext_ln80_10_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="16" slack="0"/>
<pin id="1364" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_10/4 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="sample_i_5_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="16" slack="0"/>
<pin id="1368" dir="0" index="1" bw="1" slack="0"/>
<pin id="1369" dir="0" index="2" bw="16" slack="0"/>
<pin id="1370" dir="0" index="3" bw="2" slack="0"/>
<pin id="1371" dir="0" index="4" bw="16" slack="0"/>
<pin id="1372" dir="0" index="5" bw="1" slack="0"/>
<pin id="1373" dir="0" index="6" bw="16" slack="0"/>
<pin id="1374" dir="0" index="7" bw="1" slack="0"/>
<pin id="1375" dir="0" index="8" bw="16" slack="0"/>
<pin id="1376" dir="0" index="9" bw="1" slack="0"/>
<pin id="1377" dir="0" index="10" bw="2" slack="3"/>
<pin id="1378" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_5/4 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="sample_i_6_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="16" slack="0"/>
<pin id="1391" dir="0" index="1" bw="2" slack="0"/>
<pin id="1392" dir="0" index="2" bw="16" slack="0"/>
<pin id="1393" dir="0" index="3" bw="1" slack="0"/>
<pin id="1394" dir="0" index="4" bw="16" slack="0"/>
<pin id="1395" dir="0" index="5" bw="1" slack="0"/>
<pin id="1396" dir="0" index="6" bw="16" slack="0"/>
<pin id="1397" dir="0" index="7" bw="1" slack="0"/>
<pin id="1398" dir="0" index="8" bw="16" slack="0"/>
<pin id="1399" dir="0" index="9" bw="1" slack="0"/>
<pin id="1400" dir="0" index="10" bw="2" slack="3"/>
<pin id="1401" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_6/4 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="sample_i_7_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="16" slack="0"/>
<pin id="1414" dir="0" index="1" bw="1" slack="0"/>
<pin id="1415" dir="0" index="2" bw="16" slack="0"/>
<pin id="1416" dir="0" index="3" bw="1" slack="0"/>
<pin id="1417" dir="0" index="4" bw="16" slack="0"/>
<pin id="1418" dir="0" index="5" bw="1" slack="0"/>
<pin id="1419" dir="0" index="6" bw="16" slack="0"/>
<pin id="1420" dir="0" index="7" bw="2" slack="0"/>
<pin id="1421" dir="0" index="8" bw="16" slack="0"/>
<pin id="1422" dir="0" index="9" bw="1" slack="0"/>
<pin id="1423" dir="0" index="10" bw="2" slack="3"/>
<pin id="1424" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_7/4 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="sext_ln80_13_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="16" slack="0"/>
<pin id="1437" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_13/4 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="sample_i_9_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="16" slack="0"/>
<pin id="1441" dir="0" index="1" bw="1" slack="0"/>
<pin id="1442" dir="0" index="2" bw="16" slack="0"/>
<pin id="1443" dir="0" index="3" bw="2" slack="0"/>
<pin id="1444" dir="0" index="4" bw="16" slack="0"/>
<pin id="1445" dir="0" index="5" bw="1" slack="0"/>
<pin id="1446" dir="0" index="6" bw="16" slack="0"/>
<pin id="1447" dir="0" index="7" bw="1" slack="0"/>
<pin id="1448" dir="0" index="8" bw="16" slack="0"/>
<pin id="1449" dir="0" index="9" bw="1" slack="0"/>
<pin id="1450" dir="0" index="10" bw="2" slack="3"/>
<pin id="1451" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_9/4 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="sample_i_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="16" slack="0"/>
<pin id="1464" dir="0" index="1" bw="2" slack="0"/>
<pin id="1465" dir="0" index="2" bw="16" slack="0"/>
<pin id="1466" dir="0" index="3" bw="1" slack="0"/>
<pin id="1467" dir="0" index="4" bw="16" slack="0"/>
<pin id="1468" dir="0" index="5" bw="1" slack="0"/>
<pin id="1469" dir="0" index="6" bw="16" slack="0"/>
<pin id="1470" dir="0" index="7" bw="1" slack="0"/>
<pin id="1471" dir="0" index="8" bw="16" slack="0"/>
<pin id="1472" dir="0" index="9" bw="1" slack="0"/>
<pin id="1473" dir="0" index="10" bw="2" slack="3"/>
<pin id="1474" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i/4 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="sample_i_16_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="16" slack="0"/>
<pin id="1487" dir="0" index="1" bw="1" slack="0"/>
<pin id="1488" dir="0" index="2" bw="16" slack="0"/>
<pin id="1489" dir="0" index="3" bw="1" slack="0"/>
<pin id="1490" dir="0" index="4" bw="16" slack="0"/>
<pin id="1491" dir="0" index="5" bw="1" slack="0"/>
<pin id="1492" dir="0" index="6" bw="16" slack="0"/>
<pin id="1493" dir="0" index="7" bw="2" slack="0"/>
<pin id="1494" dir="0" index="8" bw="16" slack="0"/>
<pin id="1495" dir="0" index="9" bw="1" slack="0"/>
<pin id="1496" dir="0" index="10" bw="2" slack="3"/>
<pin id="1497" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_16/4 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="sext_ln80_16_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="16" slack="0"/>
<pin id="1510" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_16/4 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="sample_i_10_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="0"/>
<pin id="1514" dir="0" index="1" bw="1" slack="0"/>
<pin id="1515" dir="0" index="2" bw="16" slack="0"/>
<pin id="1516" dir="0" index="3" bw="2" slack="0"/>
<pin id="1517" dir="0" index="4" bw="16" slack="0"/>
<pin id="1518" dir="0" index="5" bw="1" slack="0"/>
<pin id="1519" dir="0" index="6" bw="16" slack="0"/>
<pin id="1520" dir="0" index="7" bw="1" slack="0"/>
<pin id="1521" dir="0" index="8" bw="16" slack="0"/>
<pin id="1522" dir="0" index="9" bw="1" slack="0"/>
<pin id="1523" dir="0" index="10" bw="2" slack="3"/>
<pin id="1524" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_10/4 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="sample_i_11_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="16" slack="0"/>
<pin id="1537" dir="0" index="1" bw="2" slack="0"/>
<pin id="1538" dir="0" index="2" bw="16" slack="0"/>
<pin id="1539" dir="0" index="3" bw="1" slack="0"/>
<pin id="1540" dir="0" index="4" bw="16" slack="0"/>
<pin id="1541" dir="0" index="5" bw="1" slack="0"/>
<pin id="1542" dir="0" index="6" bw="16" slack="0"/>
<pin id="1543" dir="0" index="7" bw="1" slack="0"/>
<pin id="1544" dir="0" index="8" bw="16" slack="0"/>
<pin id="1545" dir="0" index="9" bw="1" slack="0"/>
<pin id="1546" dir="0" index="10" bw="2" slack="3"/>
<pin id="1547" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_11/4 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="sample_i_13_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="16" slack="0"/>
<pin id="1560" dir="0" index="1" bw="1" slack="0"/>
<pin id="1561" dir="0" index="2" bw="16" slack="0"/>
<pin id="1562" dir="0" index="3" bw="1" slack="0"/>
<pin id="1563" dir="0" index="4" bw="16" slack="0"/>
<pin id="1564" dir="0" index="5" bw="1" slack="0"/>
<pin id="1565" dir="0" index="6" bw="16" slack="0"/>
<pin id="1566" dir="0" index="7" bw="2" slack="0"/>
<pin id="1567" dir="0" index="8" bw="16" slack="0"/>
<pin id="1568" dir="0" index="9" bw="1" slack="0"/>
<pin id="1569" dir="0" index="10" bw="2" slack="3"/>
<pin id="1570" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_i_13/4 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="sample_q_1_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="16" slack="0"/>
<pin id="1583" dir="0" index="1" bw="1" slack="0"/>
<pin id="1584" dir="0" index="2" bw="16" slack="0"/>
<pin id="1585" dir="0" index="3" bw="2" slack="0"/>
<pin id="1586" dir="0" index="4" bw="16" slack="0"/>
<pin id="1587" dir="0" index="5" bw="1" slack="0"/>
<pin id="1588" dir="0" index="6" bw="16" slack="0"/>
<pin id="1589" dir="0" index="7" bw="1" slack="0"/>
<pin id="1590" dir="0" index="8" bw="16" slack="0"/>
<pin id="1591" dir="0" index="9" bw="1" slack="0"/>
<pin id="1592" dir="0" index="10" bw="2" slack="3"/>
<pin id="1593" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_1/4 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="sample_q_2_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="16" slack="0"/>
<pin id="1606" dir="0" index="1" bw="2" slack="0"/>
<pin id="1607" dir="0" index="2" bw="16" slack="0"/>
<pin id="1608" dir="0" index="3" bw="1" slack="0"/>
<pin id="1609" dir="0" index="4" bw="16" slack="0"/>
<pin id="1610" dir="0" index="5" bw="1" slack="0"/>
<pin id="1611" dir="0" index="6" bw="16" slack="0"/>
<pin id="1612" dir="0" index="7" bw="1" slack="0"/>
<pin id="1613" dir="0" index="8" bw="16" slack="0"/>
<pin id="1614" dir="0" index="9" bw="1" slack="0"/>
<pin id="1615" dir="0" index="10" bw="2" slack="3"/>
<pin id="1616" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_2/4 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="sample_q_3_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="16" slack="0"/>
<pin id="1629" dir="0" index="1" bw="1" slack="0"/>
<pin id="1630" dir="0" index="2" bw="16" slack="0"/>
<pin id="1631" dir="0" index="3" bw="1" slack="0"/>
<pin id="1632" dir="0" index="4" bw="16" slack="0"/>
<pin id="1633" dir="0" index="5" bw="1" slack="0"/>
<pin id="1634" dir="0" index="6" bw="16" slack="0"/>
<pin id="1635" dir="0" index="7" bw="2" slack="0"/>
<pin id="1636" dir="0" index="8" bw="16" slack="0"/>
<pin id="1637" dir="0" index="9" bw="1" slack="0"/>
<pin id="1638" dir="0" index="10" bw="2" slack="3"/>
<pin id="1639" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_3/4 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="sext_ln81_6_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="16" slack="0"/>
<pin id="1652" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_6/4 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="sample_q_5_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="16" slack="0"/>
<pin id="1656" dir="0" index="1" bw="1" slack="0"/>
<pin id="1657" dir="0" index="2" bw="16" slack="0"/>
<pin id="1658" dir="0" index="3" bw="2" slack="0"/>
<pin id="1659" dir="0" index="4" bw="16" slack="0"/>
<pin id="1660" dir="0" index="5" bw="1" slack="0"/>
<pin id="1661" dir="0" index="6" bw="16" slack="0"/>
<pin id="1662" dir="0" index="7" bw="1" slack="0"/>
<pin id="1663" dir="0" index="8" bw="16" slack="0"/>
<pin id="1664" dir="0" index="9" bw="1" slack="0"/>
<pin id="1665" dir="0" index="10" bw="2" slack="3"/>
<pin id="1666" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_5/4 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="sample_q_6_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="16" slack="0"/>
<pin id="1679" dir="0" index="1" bw="2" slack="0"/>
<pin id="1680" dir="0" index="2" bw="16" slack="0"/>
<pin id="1681" dir="0" index="3" bw="1" slack="0"/>
<pin id="1682" dir="0" index="4" bw="16" slack="0"/>
<pin id="1683" dir="0" index="5" bw="1" slack="0"/>
<pin id="1684" dir="0" index="6" bw="16" slack="0"/>
<pin id="1685" dir="0" index="7" bw="1" slack="0"/>
<pin id="1686" dir="0" index="8" bw="16" slack="0"/>
<pin id="1687" dir="0" index="9" bw="1" slack="0"/>
<pin id="1688" dir="0" index="10" bw="2" slack="3"/>
<pin id="1689" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_6/4 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="sample_q_7_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="16" slack="0"/>
<pin id="1702" dir="0" index="1" bw="1" slack="0"/>
<pin id="1703" dir="0" index="2" bw="16" slack="0"/>
<pin id="1704" dir="0" index="3" bw="1" slack="0"/>
<pin id="1705" dir="0" index="4" bw="16" slack="0"/>
<pin id="1706" dir="0" index="5" bw="1" slack="0"/>
<pin id="1707" dir="0" index="6" bw="16" slack="0"/>
<pin id="1708" dir="0" index="7" bw="2" slack="0"/>
<pin id="1709" dir="0" index="8" bw="16" slack="0"/>
<pin id="1710" dir="0" index="9" bw="1" slack="0"/>
<pin id="1711" dir="0" index="10" bw="2" slack="3"/>
<pin id="1712" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_7/4 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="sext_ln81_9_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="16" slack="0"/>
<pin id="1725" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_9/4 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="sample_q_9_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="16" slack="0"/>
<pin id="1729" dir="0" index="1" bw="1" slack="0"/>
<pin id="1730" dir="0" index="2" bw="16" slack="0"/>
<pin id="1731" dir="0" index="3" bw="2" slack="0"/>
<pin id="1732" dir="0" index="4" bw="16" slack="0"/>
<pin id="1733" dir="0" index="5" bw="1" slack="0"/>
<pin id="1734" dir="0" index="6" bw="16" slack="0"/>
<pin id="1735" dir="0" index="7" bw="1" slack="0"/>
<pin id="1736" dir="0" index="8" bw="16" slack="0"/>
<pin id="1737" dir="0" index="9" bw="1" slack="0"/>
<pin id="1738" dir="0" index="10" bw="2" slack="3"/>
<pin id="1739" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_9/4 "/>
</bind>
</comp>

<comp id="1750" class="1004" name="sample_q_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="16" slack="0"/>
<pin id="1752" dir="0" index="1" bw="2" slack="0"/>
<pin id="1753" dir="0" index="2" bw="16" slack="0"/>
<pin id="1754" dir="0" index="3" bw="1" slack="0"/>
<pin id="1755" dir="0" index="4" bw="16" slack="0"/>
<pin id="1756" dir="0" index="5" bw="1" slack="0"/>
<pin id="1757" dir="0" index="6" bw="16" slack="0"/>
<pin id="1758" dir="0" index="7" bw="1" slack="0"/>
<pin id="1759" dir="0" index="8" bw="16" slack="0"/>
<pin id="1760" dir="0" index="9" bw="1" slack="0"/>
<pin id="1761" dir="0" index="10" bw="2" slack="3"/>
<pin id="1762" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q/4 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="sample_q_16_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="16" slack="0"/>
<pin id="1775" dir="0" index="1" bw="1" slack="0"/>
<pin id="1776" dir="0" index="2" bw="16" slack="0"/>
<pin id="1777" dir="0" index="3" bw="1" slack="0"/>
<pin id="1778" dir="0" index="4" bw="16" slack="0"/>
<pin id="1779" dir="0" index="5" bw="1" slack="0"/>
<pin id="1780" dir="0" index="6" bw="16" slack="0"/>
<pin id="1781" dir="0" index="7" bw="2" slack="0"/>
<pin id="1782" dir="0" index="8" bw="16" slack="0"/>
<pin id="1783" dir="0" index="9" bw="1" slack="0"/>
<pin id="1784" dir="0" index="10" bw="2" slack="3"/>
<pin id="1785" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_16/4 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="sext_ln81_12_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="16" slack="0"/>
<pin id="1798" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_12/4 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="sample_q_10_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="16" slack="0"/>
<pin id="1802" dir="0" index="1" bw="1" slack="0"/>
<pin id="1803" dir="0" index="2" bw="16" slack="0"/>
<pin id="1804" dir="0" index="3" bw="2" slack="0"/>
<pin id="1805" dir="0" index="4" bw="16" slack="0"/>
<pin id="1806" dir="0" index="5" bw="1" slack="0"/>
<pin id="1807" dir="0" index="6" bw="16" slack="0"/>
<pin id="1808" dir="0" index="7" bw="1" slack="0"/>
<pin id="1809" dir="0" index="8" bw="16" slack="0"/>
<pin id="1810" dir="0" index="9" bw="1" slack="0"/>
<pin id="1811" dir="0" index="10" bw="2" slack="3"/>
<pin id="1812" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_10/4 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="sample_q_11_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="16" slack="0"/>
<pin id="1825" dir="0" index="1" bw="2" slack="0"/>
<pin id="1826" dir="0" index="2" bw="16" slack="0"/>
<pin id="1827" dir="0" index="3" bw="1" slack="0"/>
<pin id="1828" dir="0" index="4" bw="16" slack="0"/>
<pin id="1829" dir="0" index="5" bw="1" slack="0"/>
<pin id="1830" dir="0" index="6" bw="16" slack="0"/>
<pin id="1831" dir="0" index="7" bw="1" slack="0"/>
<pin id="1832" dir="0" index="8" bw="16" slack="0"/>
<pin id="1833" dir="0" index="9" bw="1" slack="0"/>
<pin id="1834" dir="0" index="10" bw="2" slack="3"/>
<pin id="1835" dir="1" index="11" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_11/4 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="sample_q_13_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="16" slack="0"/>
<pin id="1848" dir="0" index="1" bw="1" slack="0"/>
<pin id="1849" dir="0" index="2" bw="16" slack="0"/>
<pin id="1850" dir="0" index="3" bw="1" slack="0"/>
<pin id="1851" dir="0" index="4" bw="16" slack="0"/>
<pin id="1852" dir="0" index="5" bw="1" slack="0"/>
<pin id="1853" dir="0" index="6" bw="16" slack="0"/>
<pin id="1854" dir="0" index="7" bw="2" slack="0"/>
<pin id="1855" dir="0" index="8" bw="16" slack="0"/>
<pin id="1856" dir="0" index="9" bw="1" slack="0"/>
<pin id="1857" dir="0" index="10" bw="2" slack="3"/>
<pin id="1858" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sample_q_13/4 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="sext_ln80_19_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="16" slack="0"/>
<pin id="1871" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_19/4 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="sext_ln81_15_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="16" slack="0"/>
<pin id="1875" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_15/4 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="w_1_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="16" slack="0"/>
<pin id="1879" dir="0" index="1" bw="1" slack="0"/>
<pin id="1880" dir="0" index="2" bw="16" slack="0"/>
<pin id="1881" dir="0" index="3" bw="3" slack="0"/>
<pin id="1882" dir="0" index="4" bw="16" slack="0"/>
<pin id="1883" dir="0" index="5" bw="3" slack="0"/>
<pin id="1884" dir="0" index="6" bw="16" slack="0"/>
<pin id="1885" dir="0" index="7" bw="3" slack="0"/>
<pin id="1886" dir="0" index="8" bw="16" slack="0"/>
<pin id="1887" dir="0" index="9" bw="1" slack="0"/>
<pin id="1888" dir="0" index="10" bw="16" slack="0"/>
<pin id="1889" dir="0" index="11" bw="1" slack="0"/>
<pin id="1890" dir="0" index="12" bw="3" slack="3"/>
<pin id="1891" dir="1" index="13" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w_1/5 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="w_2_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="16" slack="0"/>
<pin id="1906" dir="0" index="1" bw="3" slack="0"/>
<pin id="1907" dir="0" index="2" bw="16" slack="0"/>
<pin id="1908" dir="0" index="3" bw="3" slack="0"/>
<pin id="1909" dir="0" index="4" bw="16" slack="0"/>
<pin id="1910" dir="0" index="5" bw="3" slack="0"/>
<pin id="1911" dir="0" index="6" bw="16" slack="0"/>
<pin id="1912" dir="0" index="7" bw="1" slack="0"/>
<pin id="1913" dir="0" index="8" bw="16" slack="0"/>
<pin id="1914" dir="0" index="9" bw="1" slack="0"/>
<pin id="1915" dir="0" index="10" bw="16" slack="0"/>
<pin id="1916" dir="0" index="11" bw="1" slack="0"/>
<pin id="1917" dir="0" index="12" bw="3" slack="3"/>
<pin id="1918" dir="1" index="13" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="w_2/5 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="sext_ln80_4_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="16" slack="2"/>
<pin id="1933" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_4/5 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="mul_ln81_3_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="16" slack="1"/>
<pin id="1936" dir="0" index="1" bw="16" slack="0"/>
<pin id="1937" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln81_3/5 "/>
</bind>
</comp>

<comp id="1939" class="1004" name="sext_ln81_3_fu_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="16" slack="2"/>
<pin id="1941" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_3/5 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="mul_ln77_3_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="16" slack="1"/>
<pin id="1944" dir="0" index="1" bw="16" slack="0"/>
<pin id="1945" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_3/5 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="sext_ln80_5_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="16" slack="2"/>
<pin id="1949" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_5/6 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="sext_ln80_6_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="16" slack="1"/>
<pin id="1952" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_6/6 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="mul_ln77_4_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="16" slack="0"/>
<pin id="1955" dir="0" index="1" bw="16" slack="0"/>
<pin id="1956" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_4/6 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="sext_ln80_7_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="16" slack="2"/>
<pin id="1961" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_7/6 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="sext_ln80_8_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="16" slack="1"/>
<pin id="1964" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_8/6 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="mul_ln77_5_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="16" slack="0"/>
<pin id="1967" dir="0" index="1" bw="16" slack="0"/>
<pin id="1968" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_5/6 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="sext_ln80_11_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="16" slack="2"/>
<pin id="1973" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_11/6 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="mul_ln77_6_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="16" slack="0"/>
<pin id="1976" dir="0" index="1" bw="16" slack="0"/>
<pin id="1977" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_6/6 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="sext_ln80_12_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="16" slack="2"/>
<pin id="1982" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_12/6 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="mul_ln77_7_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="16" slack="0"/>
<pin id="1985" dir="0" index="1" bw="16" slack="0"/>
<pin id="1986" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_7/6 "/>
</bind>
</comp>

<comp id="1989" class="1004" name="sext_ln80_14_fu_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="16" slack="2"/>
<pin id="1991" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_14/6 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="mul_ln77_8_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="16" slack="0"/>
<pin id="1994" dir="0" index="1" bw="16" slack="0"/>
<pin id="1995" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_8/6 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="sext_ln80_15_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="16" slack="2"/>
<pin id="2000" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_15/6 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="mul_ln77_9_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="16" slack="0"/>
<pin id="2003" dir="0" index="1" bw="16" slack="0"/>
<pin id="2004" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_9/6 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="sext_ln80_17_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="16" slack="2"/>
<pin id="2009" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_17/6 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="mul_ln77_10_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="16" slack="0"/>
<pin id="2012" dir="0" index="1" bw="16" slack="0"/>
<pin id="2013" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_10/6 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="sext_ln80_18_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="16" slack="2"/>
<pin id="2018" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_18/6 "/>
</bind>
</comp>

<comp id="2019" class="1004" name="mul_ln77_11_fu_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="16" slack="0"/>
<pin id="2021" dir="0" index="1" bw="16" slack="0"/>
<pin id="2022" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_11/6 "/>
</bind>
</comp>

<comp id="2025" class="1004" name="sext_ln81_4_fu_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="16" slack="2"/>
<pin id="2027" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_4/6 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="mul_ln77_12_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="16" slack="0"/>
<pin id="2030" dir="0" index="1" bw="16" slack="0"/>
<pin id="2031" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_12/6 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="sext_ln81_5_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="16" slack="2"/>
<pin id="2036" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_5/6 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="mul_ln77_13_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="16" slack="0"/>
<pin id="2039" dir="0" index="1" bw="16" slack="0"/>
<pin id="2040" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_13/6 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="sext_ln81_7_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="16" slack="2"/>
<pin id="2045" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_7/6 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="mul_ln77_14_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="16" slack="0"/>
<pin id="2048" dir="0" index="1" bw="16" slack="0"/>
<pin id="2049" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_14/6 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="sext_ln81_8_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="16" slack="2"/>
<pin id="2054" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_8/6 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="mul_ln77_15_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="16" slack="0"/>
<pin id="2057" dir="0" index="1" bw="16" slack="0"/>
<pin id="2058" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_15/6 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="sext_ln81_10_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="16" slack="2"/>
<pin id="2063" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_10/6 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="mul_ln77_16_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="16" slack="0"/>
<pin id="2066" dir="0" index="1" bw="16" slack="0"/>
<pin id="2067" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_16/6 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="sext_ln81_11_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="16" slack="2"/>
<pin id="2072" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_11/6 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="mul_ln77_17_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="16" slack="0"/>
<pin id="2075" dir="0" index="1" bw="16" slack="0"/>
<pin id="2076" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_17/6 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="sext_ln81_13_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="16" slack="2"/>
<pin id="2081" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_13/6 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="mul_ln77_18_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="16" slack="0"/>
<pin id="2084" dir="0" index="1" bw="16" slack="0"/>
<pin id="2085" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_18/6 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="sext_ln81_14_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="16" slack="2"/>
<pin id="2090" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_14/6 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="mul_ln77_19_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="16" slack="0"/>
<pin id="2093" dir="0" index="1" bw="16" slack="0"/>
<pin id="2094" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_19/6 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="tmp2_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="31" slack="0"/>
<pin id="2099" dir="0" index="1" bw="31" slack="0"/>
<pin id="2100" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="result_pack_i_1_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="16" slack="0"/>
<pin id="2103" dir="0" index="1" bw="31" slack="0"/>
<pin id="2104" dir="0" index="2" bw="5" slack="0"/>
<pin id="2105" dir="0" index="3" bw="6" slack="0"/>
<pin id="2106" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_i_1/7 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="tmp6_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="31" slack="0"/>
<pin id="2113" dir="0" index="1" bw="31" slack="0"/>
<pin id="2114" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="2115" class="1004" name="result_pack_i_2_fu_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="16" slack="0"/>
<pin id="2117" dir="0" index="1" bw="31" slack="0"/>
<pin id="2118" dir="0" index="2" bw="5" slack="0"/>
<pin id="2119" dir="0" index="3" bw="6" slack="0"/>
<pin id="2120" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_i_2/7 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="tmp10_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="31" slack="0"/>
<pin id="2127" dir="0" index="1" bw="31" slack="0"/>
<pin id="2128" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/7 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="result_pack_i_3_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="16" slack="0"/>
<pin id="2131" dir="0" index="1" bw="31" slack="0"/>
<pin id="2132" dir="0" index="2" bw="5" slack="0"/>
<pin id="2133" dir="0" index="3" bw="6" slack="0"/>
<pin id="2134" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_i_3/7 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="tmp14_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="31" slack="0"/>
<pin id="2141" dir="0" index="1" bw="31" slack="0"/>
<pin id="2142" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/7 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="result_pack_q_1_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="16" slack="0"/>
<pin id="2145" dir="0" index="1" bw="31" slack="0"/>
<pin id="2146" dir="0" index="2" bw="5" slack="0"/>
<pin id="2147" dir="0" index="3" bw="6" slack="0"/>
<pin id="2148" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_q_1/7 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="tmp18_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="31" slack="0"/>
<pin id="2155" dir="0" index="1" bw="31" slack="0"/>
<pin id="2156" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp18/7 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="result_pack_q_2_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="16" slack="0"/>
<pin id="2159" dir="0" index="1" bw="31" slack="0"/>
<pin id="2160" dir="0" index="2" bw="5" slack="0"/>
<pin id="2161" dir="0" index="3" bw="6" slack="0"/>
<pin id="2162" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_q_2/7 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="tmp22_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="31" slack="0"/>
<pin id="2169" dir="0" index="1" bw="31" slack="0"/>
<pin id="2170" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/7 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="result_pack_q_3_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="16" slack="0"/>
<pin id="2173" dir="0" index="1" bw="31" slack="0"/>
<pin id="2174" dir="0" index="2" bw="5" slack="0"/>
<pin id="2175" dir="0" index="3" bw="6" slack="0"/>
<pin id="2176" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_q_3/7 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="tmp36_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="31" slack="1"/>
<pin id="2183" dir="0" index="1" bw="31" slack="2"/>
<pin id="2184" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp36/7 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="tmp26_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="31" slack="0"/>
<pin id="2187" dir="0" index="1" bw="31" slack="0"/>
<pin id="2188" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp26/7 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="tmp38_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="31" slack="1"/>
<pin id="2192" dir="0" index="1" bw="31" slack="2"/>
<pin id="2193" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp38/7 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="tmp30_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="31" slack="0"/>
<pin id="2196" dir="0" index="1" bw="31" slack="0"/>
<pin id="2197" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp30/7 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="result_pack_i_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="16" slack="0"/>
<pin id="2201" dir="0" index="1" bw="31" slack="0"/>
<pin id="2202" dir="0" index="2" bw="5" slack="0"/>
<pin id="2203" dir="0" index="3" bw="6" slack="0"/>
<pin id="2204" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_i/7 "/>
</bind>
</comp>

<comp id="2209" class="1004" name="result_pack_q_fu_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="16" slack="0"/>
<pin id="2211" dir="0" index="1" bw="31" slack="0"/>
<pin id="2212" dir="0" index="2" bw="5" slack="0"/>
<pin id="2213" dir="0" index="3" bw="6" slack="0"/>
<pin id="2214" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_pack_q/7 "/>
</bind>
</comp>

<comp id="2219" class="1004" name="p_0_fu_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="128" slack="0"/>
<pin id="2221" dir="0" index="1" bw="16" slack="1"/>
<pin id="2222" dir="0" index="2" bw="16" slack="1"/>
<pin id="2223" dir="0" index="3" bw="16" slack="1"/>
<pin id="2224" dir="0" index="4" bw="16" slack="1"/>
<pin id="2225" dir="0" index="5" bw="16" slack="1"/>
<pin id="2226" dir="0" index="6" bw="16" slack="1"/>
<pin id="2227" dir="0" index="7" bw="16" slack="1"/>
<pin id="2228" dir="0" index="8" bw="16" slack="1"/>
<pin id="2229" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/8 "/>
</bind>
</comp>

<comp id="2232" class="1007" name="grp_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="16" slack="0"/>
<pin id="2234" dir="0" index="1" bw="16" slack="0"/>
<pin id="2235" dir="0" index="2" bw="31" slack="0"/>
<pin id="2236" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81/4 tmp3/6 "/>
</bind>
</comp>

<comp id="2241" class="1007" name="grp_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="16" slack="0"/>
<pin id="2243" dir="0" index="1" bw="16" slack="0"/>
<pin id="2244" dir="0" index="2" bw="31" slack="0"/>
<pin id="2245" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln77/4 tmp27/6 "/>
</bind>
</comp>

<comp id="2250" class="1007" name="grp_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="16" slack="0"/>
<pin id="2252" dir="0" index="1" bw="16" slack="0"/>
<pin id="2253" dir="0" index="2" bw="31" slack="0"/>
<pin id="2254" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_1/4 tmp11/6 "/>
</bind>
</comp>

<comp id="2259" class="1007" name="grp_fu_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="16" slack="0"/>
<pin id="2261" dir="0" index="1" bw="16" slack="0"/>
<pin id="2262" dir="0" index="2" bw="31" slack="0"/>
<pin id="2263" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln77_1/4 tmp32/6 "/>
</bind>
</comp>

<comp id="2268" class="1007" name="grp_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="16" slack="0"/>
<pin id="2270" dir="0" index="1" bw="16" slack="0"/>
<pin id="2271" dir="0" index="2" bw="31" slack="0"/>
<pin id="2272" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_2/4 tmp19/6 "/>
</bind>
</comp>

<comp id="2277" class="1007" name="grp_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="16" slack="0"/>
<pin id="2279" dir="0" index="1" bw="16" slack="0"/>
<pin id="2280" dir="0" index="2" bw="31" slack="0"/>
<pin id="2281" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln77_2/4 tmp34/6 "/>
</bind>
</comp>

<comp id="2286" class="1007" name="grp_fu_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="16" slack="0"/>
<pin id="2288" dir="0" index="1" bw="16" slack="0"/>
<pin id="2289" dir="0" index="2" bw="31" slack="0"/>
<pin id="2290" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln80/4 tmp7/6 "/>
</bind>
</comp>

<comp id="2295" class="1007" name="grp_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="16" slack="0"/>
<pin id="2297" dir="0" index="1" bw="16" slack="0"/>
<pin id="2298" dir="0" index="2" bw="31" slack="0"/>
<pin id="2299" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln80_1/4 tmp15/6 "/>
</bind>
</comp>

<comp id="2304" class="1007" name="grp_fu_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="16" slack="0"/>
<pin id="2306" dir="0" index="1" bw="16" slack="0"/>
<pin id="2307" dir="0" index="2" bw="31" slack="0"/>
<pin id="2308" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln80_2/4 tmp23/6 "/>
</bind>
</comp>

<comp id="2313" class="1007" name="grp_fu_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="16" slack="0"/>
<pin id="2315" dir="0" index="1" bw="16" slack="0"/>
<pin id="2316" dir="0" index="2" bw="31" slack="0"/>
<pin id="2317" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_4/4 tmp31/6 "/>
</bind>
</comp>

<comp id="2322" class="1007" name="grp_fu_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="16" slack="0"/>
<pin id="2324" dir="0" index="1" bw="16" slack="0"/>
<pin id="2325" dir="0" index="2" bw="31" slack="0"/>
<pin id="2326" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_5/4 tmp33/6 "/>
</bind>
</comp>

<comp id="2331" class="1007" name="grp_fu_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="16" slack="0"/>
<pin id="2333" dir="0" index="1" bw="16" slack="0"/>
<pin id="2334" dir="0" index="2" bw="31" slack="0"/>
<pin id="2335" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_6/4 tmp35/6 "/>
</bind>
</comp>

<comp id="2340" class="1007" name="grp_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="16" slack="0"/>
<pin id="2342" dir="0" index="1" bw="16" slack="0"/>
<pin id="2343" dir="0" index="2" bw="31" slack="0"/>
<pin id="2344" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln80_3/4 tmp37/6 "/>
</bind>
</comp>

<comp id="2349" class="1007" name="grp_fu_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="16" slack="0"/>
<pin id="2351" dir="0" index="1" bw="16" slack="0"/>
<pin id="2352" dir="0" index="2" bw="31" slack="0"/>
<pin id="2353" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln81_7/4 tmp39/6 "/>
</bind>
</comp>

<comp id="2358" class="1005" name="phi_urem355_reg_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="11" slack="0"/>
<pin id="2360" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem355 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="phi_mul353_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="22" slack="0"/>
<pin id="2368" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul353 "/>
</bind>
</comp>

<comp id="2373" class="1005" name="k_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="11" slack="0"/>
<pin id="2375" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2380" class="1005" name="write_bank_idx_load_read_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="2" slack="1"/>
<pin id="2382" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="write_bank_idx_load_read "/>
</bind>
</comp>

<comp id="2408" class="1005" name="k_1_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="11" slack="1"/>
<pin id="2410" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="2417" class="1005" name="trunc_ln56_reg_2417">
<pin_list>
<pin id="2418" dir="0" index="0" bw="3" slack="1"/>
<pin id="2419" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="tmp_1_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="9" slack="2"/>
<pin id="2427" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="tmp_3_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="10" slack="1"/>
<pin id="2432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="input_pack_i_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="16" slack="1"/>
<pin id="2437" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_pack_i "/>
</bind>
</comp>

<comp id="2440" class="1005" name="input_pack_q_reg_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="16" slack="1"/>
<pin id="2442" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_pack_q "/>
</bind>
</comp>

<comp id="2445" class="1005" name="input_pack_i_4_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="16" slack="1"/>
<pin id="2447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_pack_i_4 "/>
</bind>
</comp>

<comp id="2450" class="1005" name="input_pack_q_4_reg_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="16" slack="1"/>
<pin id="2452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_pack_q_4 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="input_pack_i_5_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="16" slack="1"/>
<pin id="2457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_pack_i_5 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="input_pack_q_5_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="16" slack="1"/>
<pin id="2462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_pack_q_5 "/>
</bind>
</comp>

<comp id="2465" class="1005" name="input_pack_i_6_reg_2465">
<pin_list>
<pin id="2466" dir="0" index="0" bw="16" slack="2"/>
<pin id="2467" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_pack_i_6 "/>
</bind>
</comp>

<comp id="2470" class="1005" name="input_pack_q_6_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="16" slack="2"/>
<pin id="2472" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_pack_q_6 "/>
</bind>
</comp>

<comp id="2475" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr_reg_2475">
<pin_list>
<pin id="2476" dir="0" index="0" bw="10" slack="1"/>
<pin id="2477" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr "/>
</bind>
</comp>

<comp id="2480" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="10" slack="1"/>
<pin id="2482" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr "/>
</bind>
</comp>

<comp id="2485" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr_reg_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="10" slack="1"/>
<pin id="2487" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr "/>
</bind>
</comp>

<comp id="2490" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="10" slack="1"/>
<pin id="2492" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr "/>
</bind>
</comp>

<comp id="2495" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr_reg_2495">
<pin_list>
<pin id="2496" dir="0" index="0" bw="10" slack="1"/>
<pin id="2497" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr "/>
</bind>
</comp>

<comp id="2500" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr_reg_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="10" slack="1"/>
<pin id="2502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr "/>
</bind>
</comp>

<comp id="2505" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="10" slack="1"/>
<pin id="2507" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr "/>
</bind>
</comp>

<comp id="2510" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr_reg_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="10" slack="1"/>
<pin id="2512" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr "/>
</bind>
</comp>

<comp id="2515" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="10" slack="1"/>
<pin id="2517" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr "/>
</bind>
</comp>

<comp id="2520" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr_reg_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="10" slack="1"/>
<pin id="2522" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr "/>
</bind>
</comp>

<comp id="2525" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr_reg_2525">
<pin_list>
<pin id="2526" dir="0" index="0" bw="10" slack="1"/>
<pin id="2527" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr "/>
</bind>
</comp>

<comp id="2530" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="10" slack="1"/>
<pin id="2532" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr "/>
</bind>
</comp>

<comp id="2535" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="10" slack="1"/>
<pin id="2537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr "/>
</bind>
</comp>

<comp id="2540" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="10" slack="1"/>
<pin id="2542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr "/>
</bind>
</comp>

<comp id="2545" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="10" slack="1"/>
<pin id="2547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr "/>
</bind>
</comp>

<comp id="2550" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="10" slack="1"/>
<pin id="2552" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr "/>
</bind>
</comp>

<comp id="2555" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="10" slack="1"/>
<pin id="2557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr "/>
</bind>
</comp>

<comp id="2560" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="10" slack="1"/>
<pin id="2562" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr "/>
</bind>
</comp>

<comp id="2565" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="10" slack="1"/>
<pin id="2567" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr "/>
</bind>
</comp>

<comp id="2570" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="10" slack="1"/>
<pin id="2572" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr "/>
</bind>
</comp>

<comp id="2575" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="10" slack="1"/>
<pin id="2577" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr "/>
</bind>
</comp>

<comp id="2580" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="10" slack="1"/>
<pin id="2582" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr "/>
</bind>
</comp>

<comp id="2585" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr_reg_2585">
<pin_list>
<pin id="2586" dir="0" index="0" bw="10" slack="1"/>
<pin id="2587" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr "/>
</bind>
</comp>

<comp id="2590" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr_reg_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="10" slack="1"/>
<pin id="2592" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr "/>
</bind>
</comp>

<comp id="2595" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr_reg_2595">
<pin_list>
<pin id="2596" dir="0" index="0" bw="10" slack="1"/>
<pin id="2597" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr "/>
</bind>
</comp>

<comp id="2600" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr_reg_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="10" slack="1"/>
<pin id="2602" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr "/>
</bind>
</comp>

<comp id="2605" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr_reg_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="10" slack="1"/>
<pin id="2607" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr "/>
</bind>
</comp>

<comp id="2610" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr_reg_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="10" slack="1"/>
<pin id="2612" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr "/>
</bind>
</comp>

<comp id="2615" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="10" slack="1"/>
<pin id="2617" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr "/>
</bind>
</comp>

<comp id="2620" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="10" slack="1"/>
<pin id="2622" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr "/>
</bind>
</comp>

<comp id="2625" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="10" slack="1"/>
<pin id="2627" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr "/>
</bind>
</comp>

<comp id="2630" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="10" slack="1"/>
<pin id="2632" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr "/>
</bind>
</comp>

<comp id="2635" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="10" slack="1"/>
<pin id="2637" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr "/>
</bind>
</comp>

<comp id="2640" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="10" slack="1"/>
<pin id="2642" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr "/>
</bind>
</comp>

<comp id="2645" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="10" slack="1"/>
<pin id="2647" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr "/>
</bind>
</comp>

<comp id="2650" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="10" slack="1"/>
<pin id="2652" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr "/>
</bind>
</comp>

<comp id="2655" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_reg_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="10" slack="1"/>
<pin id="2657" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr "/>
</bind>
</comp>

<comp id="2660" class="1005" name="tmp_2_reg_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="10" slack="1"/>
<pin id="2662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2665" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3_reg_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="10" slack="1"/>
<pin id="2667" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="10" slack="1"/>
<pin id="2672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 "/>
</bind>
</comp>

<comp id="2675" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3_reg_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="10" slack="1"/>
<pin id="2677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 "/>
</bind>
</comp>

<comp id="2680" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3_reg_2680">
<pin_list>
<pin id="2681" dir="0" index="0" bw="10" slack="1"/>
<pin id="2682" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 "/>
</bind>
</comp>

<comp id="2685" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3_reg_2685">
<pin_list>
<pin id="2686" dir="0" index="0" bw="10" slack="1"/>
<pin id="2687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="2690" class="1005" name="sext_ln80_reg_2690">
<pin_list>
<pin id="2691" dir="0" index="0" bw="31" slack="1"/>
<pin id="2692" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80 "/>
</bind>
</comp>

<comp id="2702" class="1005" name="sext_ln80_1_reg_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="31" slack="1"/>
<pin id="2704" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_1 "/>
</bind>
</comp>

<comp id="2707" class="1005" name="sext_ln81_reg_2707">
<pin_list>
<pin id="2708" dir="0" index="0" bw="31" slack="1"/>
<pin id="2709" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81 "/>
</bind>
</comp>

<comp id="2712" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1_reg_2712">
<pin_list>
<pin id="2713" dir="0" index="0" bw="10" slack="1"/>
<pin id="2714" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 "/>
</bind>
</comp>

<comp id="2717" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1_reg_2717">
<pin_list>
<pin id="2718" dir="0" index="0" bw="10" slack="1"/>
<pin id="2719" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 "/>
</bind>
</comp>

<comp id="2722" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1_reg_2722">
<pin_list>
<pin id="2723" dir="0" index="0" bw="10" slack="1"/>
<pin id="2724" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 "/>
</bind>
</comp>

<comp id="2727" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1_reg_2727">
<pin_list>
<pin id="2728" dir="0" index="0" bw="10" slack="1"/>
<pin id="2729" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 "/>
</bind>
</comp>

<comp id="2732" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1_reg_2732">
<pin_list>
<pin id="2733" dir="0" index="0" bw="10" slack="1"/>
<pin id="2734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="2737" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2_reg_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="10" slack="1"/>
<pin id="2739" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 "/>
</bind>
</comp>

<comp id="2742" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2_reg_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="10" slack="1"/>
<pin id="2744" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 "/>
</bind>
</comp>

<comp id="2747" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2_reg_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="10" slack="1"/>
<pin id="2749" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 "/>
</bind>
</comp>

<comp id="2752" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2_reg_2752">
<pin_list>
<pin id="2753" dir="0" index="0" bw="10" slack="1"/>
<pin id="2754" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 "/>
</bind>
</comp>

<comp id="2757" class="1005" name="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2_reg_2757">
<pin_list>
<pin id="2758" dir="0" index="0" bw="10" slack="1"/>
<pin id="2759" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="2762" class="1005" name="sext_ln80_2_reg_2762">
<pin_list>
<pin id="2763" dir="0" index="0" bw="31" slack="1"/>
<pin id="2764" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_2 "/>
</bind>
</comp>

<comp id="2767" class="1005" name="sext_ln81_1_reg_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="31" slack="1"/>
<pin id="2769" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_1 "/>
</bind>
</comp>

<comp id="2772" class="1005" name="sext_ln80_3_reg_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="31" slack="1"/>
<pin id="2774" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_3 "/>
</bind>
</comp>

<comp id="2777" class="1005" name="sext_ln81_2_reg_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="31" slack="1"/>
<pin id="2779" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_2 "/>
</bind>
</comp>

<comp id="2782" class="1005" name="sample_i_1_reg_2782">
<pin_list>
<pin id="2783" dir="0" index="0" bw="16" slack="2"/>
<pin id="2784" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i_1 "/>
</bind>
</comp>

<comp id="2787" class="1005" name="sample_i_2_reg_2787">
<pin_list>
<pin id="2788" dir="0" index="0" bw="16" slack="2"/>
<pin id="2789" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i_2 "/>
</bind>
</comp>

<comp id="2792" class="1005" name="sext_ln80_9_reg_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="31" slack="1"/>
<pin id="2794" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_9 "/>
</bind>
</comp>

<comp id="2797" class="1005" name="sext_ln80_10_reg_2797">
<pin_list>
<pin id="2798" dir="0" index="0" bw="31" slack="1"/>
<pin id="2799" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_10 "/>
</bind>
</comp>

<comp id="2809" class="1005" name="sample_i_5_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="16" slack="2"/>
<pin id="2811" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i_5 "/>
</bind>
</comp>

<comp id="2814" class="1005" name="sample_i_6_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="16" slack="2"/>
<pin id="2816" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i_6 "/>
</bind>
</comp>

<comp id="2819" class="1005" name="sext_ln80_13_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="31" slack="1"/>
<pin id="2821" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_13 "/>
</bind>
</comp>

<comp id="2824" class="1005" name="sample_i_9_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="16" slack="2"/>
<pin id="2826" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i_9 "/>
</bind>
</comp>

<comp id="2829" class="1005" name="sample_i_reg_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="16" slack="2"/>
<pin id="2831" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i "/>
</bind>
</comp>

<comp id="2834" class="1005" name="sext_ln80_16_reg_2834">
<pin_list>
<pin id="2835" dir="0" index="0" bw="31" slack="1"/>
<pin id="2836" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_16 "/>
</bind>
</comp>

<comp id="2839" class="1005" name="sample_i_10_reg_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="16" slack="2"/>
<pin id="2841" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i_10 "/>
</bind>
</comp>

<comp id="2844" class="1005" name="sample_i_11_reg_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="16" slack="2"/>
<pin id="2846" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_i_11 "/>
</bind>
</comp>

<comp id="2849" class="1005" name="sample_q_1_reg_2849">
<pin_list>
<pin id="2850" dir="0" index="0" bw="16" slack="2"/>
<pin id="2851" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q_1 "/>
</bind>
</comp>

<comp id="2854" class="1005" name="sample_q_2_reg_2854">
<pin_list>
<pin id="2855" dir="0" index="0" bw="16" slack="2"/>
<pin id="2856" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q_2 "/>
</bind>
</comp>

<comp id="2859" class="1005" name="sext_ln81_6_reg_2859">
<pin_list>
<pin id="2860" dir="0" index="0" bw="31" slack="1"/>
<pin id="2861" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_6 "/>
</bind>
</comp>

<comp id="2864" class="1005" name="sample_q_5_reg_2864">
<pin_list>
<pin id="2865" dir="0" index="0" bw="16" slack="2"/>
<pin id="2866" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q_5 "/>
</bind>
</comp>

<comp id="2869" class="1005" name="sample_q_6_reg_2869">
<pin_list>
<pin id="2870" dir="0" index="0" bw="16" slack="2"/>
<pin id="2871" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q_6 "/>
</bind>
</comp>

<comp id="2874" class="1005" name="sext_ln81_9_reg_2874">
<pin_list>
<pin id="2875" dir="0" index="0" bw="31" slack="1"/>
<pin id="2876" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_9 "/>
</bind>
</comp>

<comp id="2879" class="1005" name="sample_q_9_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="16" slack="2"/>
<pin id="2881" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q_9 "/>
</bind>
</comp>

<comp id="2884" class="1005" name="sample_q_reg_2884">
<pin_list>
<pin id="2885" dir="0" index="0" bw="16" slack="2"/>
<pin id="2886" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q "/>
</bind>
</comp>

<comp id="2889" class="1005" name="sext_ln81_12_reg_2889">
<pin_list>
<pin id="2890" dir="0" index="0" bw="31" slack="1"/>
<pin id="2891" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_12 "/>
</bind>
</comp>

<comp id="2894" class="1005" name="sample_q_10_reg_2894">
<pin_list>
<pin id="2895" dir="0" index="0" bw="16" slack="2"/>
<pin id="2896" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q_10 "/>
</bind>
</comp>

<comp id="2899" class="1005" name="sample_q_11_reg_2899">
<pin_list>
<pin id="2900" dir="0" index="0" bw="16" slack="2"/>
<pin id="2901" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_q_11 "/>
</bind>
</comp>

<comp id="2904" class="1005" name="sext_ln80_19_reg_2904">
<pin_list>
<pin id="2905" dir="0" index="0" bw="31" slack="1"/>
<pin id="2906" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln80_19 "/>
</bind>
</comp>

<comp id="2909" class="1005" name="sext_ln81_15_reg_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="31" slack="1"/>
<pin id="2911" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_15 "/>
</bind>
</comp>

<comp id="2914" class="1005" name="w_1_reg_2914">
<pin_list>
<pin id="2915" dir="0" index="0" bw="16" slack="1"/>
<pin id="2916" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="2919" class="1005" name="w_2_reg_2919">
<pin_list>
<pin id="2920" dir="0" index="0" bw="16" slack="1"/>
<pin id="2921" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

<comp id="2924" class="1005" name="mul_ln81_3_reg_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="31" slack="2"/>
<pin id="2926" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln81_3 "/>
</bind>
</comp>

<comp id="2929" class="1005" name="mul_ln77_3_reg_2929">
<pin_list>
<pin id="2930" dir="0" index="0" bw="31" slack="2"/>
<pin id="2931" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln77_3 "/>
</bind>
</comp>

<comp id="2934" class="1005" name="mul_ln77_4_reg_2934">
<pin_list>
<pin id="2935" dir="0" index="0" bw="31" slack="1"/>
<pin id="2936" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_4 "/>
</bind>
</comp>

<comp id="2939" class="1005" name="mul_ln77_5_reg_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="31" slack="1"/>
<pin id="2941" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_5 "/>
</bind>
</comp>

<comp id="2944" class="1005" name="mul_ln77_6_reg_2944">
<pin_list>
<pin id="2945" dir="0" index="0" bw="31" slack="1"/>
<pin id="2946" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_6 "/>
</bind>
</comp>

<comp id="2949" class="1005" name="mul_ln77_7_reg_2949">
<pin_list>
<pin id="2950" dir="0" index="0" bw="31" slack="1"/>
<pin id="2951" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_7 "/>
</bind>
</comp>

<comp id="2954" class="1005" name="mul_ln77_8_reg_2954">
<pin_list>
<pin id="2955" dir="0" index="0" bw="31" slack="1"/>
<pin id="2956" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_8 "/>
</bind>
</comp>

<comp id="2959" class="1005" name="mul_ln77_9_reg_2959">
<pin_list>
<pin id="2960" dir="0" index="0" bw="31" slack="1"/>
<pin id="2961" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_9 "/>
</bind>
</comp>

<comp id="2964" class="1005" name="mul_ln77_10_reg_2964">
<pin_list>
<pin id="2965" dir="0" index="0" bw="31" slack="1"/>
<pin id="2966" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_10 "/>
</bind>
</comp>

<comp id="2969" class="1005" name="mul_ln77_11_reg_2969">
<pin_list>
<pin id="2970" dir="0" index="0" bw="31" slack="1"/>
<pin id="2971" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_11 "/>
</bind>
</comp>

<comp id="2974" class="1005" name="mul_ln77_12_reg_2974">
<pin_list>
<pin id="2975" dir="0" index="0" bw="31" slack="1"/>
<pin id="2976" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_12 "/>
</bind>
</comp>

<comp id="2979" class="1005" name="mul_ln77_13_reg_2979">
<pin_list>
<pin id="2980" dir="0" index="0" bw="31" slack="1"/>
<pin id="2981" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_13 "/>
</bind>
</comp>

<comp id="2984" class="1005" name="mul_ln77_14_reg_2984">
<pin_list>
<pin id="2985" dir="0" index="0" bw="31" slack="1"/>
<pin id="2986" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_14 "/>
</bind>
</comp>

<comp id="2989" class="1005" name="mul_ln77_15_reg_2989">
<pin_list>
<pin id="2990" dir="0" index="0" bw="31" slack="1"/>
<pin id="2991" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_15 "/>
</bind>
</comp>

<comp id="2994" class="1005" name="mul_ln77_16_reg_2994">
<pin_list>
<pin id="2995" dir="0" index="0" bw="31" slack="1"/>
<pin id="2996" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_16 "/>
</bind>
</comp>

<comp id="2999" class="1005" name="mul_ln77_17_reg_2999">
<pin_list>
<pin id="3000" dir="0" index="0" bw="31" slack="1"/>
<pin id="3001" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_17 "/>
</bind>
</comp>

<comp id="3004" class="1005" name="mul_ln77_18_reg_3004">
<pin_list>
<pin id="3005" dir="0" index="0" bw="31" slack="1"/>
<pin id="3006" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_18 "/>
</bind>
</comp>

<comp id="3009" class="1005" name="mul_ln77_19_reg_3009">
<pin_list>
<pin id="3010" dir="0" index="0" bw="31" slack="1"/>
<pin id="3011" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln77_19 "/>
</bind>
</comp>

<comp id="3014" class="1005" name="result_pack_i_1_reg_3014">
<pin_list>
<pin id="3015" dir="0" index="0" bw="16" slack="1"/>
<pin id="3016" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i_1 "/>
</bind>
</comp>

<comp id="3019" class="1005" name="result_pack_i_2_reg_3019">
<pin_list>
<pin id="3020" dir="0" index="0" bw="16" slack="1"/>
<pin id="3021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i_2 "/>
</bind>
</comp>

<comp id="3024" class="1005" name="result_pack_i_3_reg_3024">
<pin_list>
<pin id="3025" dir="0" index="0" bw="16" slack="1"/>
<pin id="3026" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i_3 "/>
</bind>
</comp>

<comp id="3029" class="1005" name="result_pack_q_1_reg_3029">
<pin_list>
<pin id="3030" dir="0" index="0" bw="16" slack="1"/>
<pin id="3031" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q_1 "/>
</bind>
</comp>

<comp id="3034" class="1005" name="result_pack_q_2_reg_3034">
<pin_list>
<pin id="3035" dir="0" index="0" bw="16" slack="1"/>
<pin id="3036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q_2 "/>
</bind>
</comp>

<comp id="3039" class="1005" name="result_pack_q_3_reg_3039">
<pin_list>
<pin id="3040" dir="0" index="0" bw="16" slack="1"/>
<pin id="3041" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q_3 "/>
</bind>
</comp>

<comp id="3044" class="1005" name="result_pack_i_reg_3044">
<pin_list>
<pin id="3045" dir="0" index="0" bw="16" slack="1"/>
<pin id="3046" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_i "/>
</bind>
</comp>

<comp id="3049" class="1005" name="result_pack_q_reg_3049">
<pin_list>
<pin id="3050" dir="0" index="0" bw="16" slack="1"/>
<pin id="3051" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_pack_q "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="80" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="100" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="144" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="214" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="176" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="176" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="176" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="176" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="176" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="176" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="176" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="176" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="176" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="176" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="176" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="176" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="176" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="176" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="176" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="176" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="176" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="176" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="176" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="176" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="176" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="176" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="176" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="176" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="18" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="176" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="176" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="176" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="176" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="20" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="176" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="176" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="176" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="176" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="22" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="176" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="24" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="176" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="26" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="176" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="176" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="30" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="176" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="515"><net_src comp="471" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="525"><net_src comp="478" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="535"><net_src comp="485" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="545"><net_src comp="492" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="555"><net_src comp="499" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="561"><net_src comp="22" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="176" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="24" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="176" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="26" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="176" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="28" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="176" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="30" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="176" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="556" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="592"><net_src comp="563" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="593"><net_src comp="570" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="594"><net_src comp="577" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="601"><net_src comp="247" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="607"><net_src comp="254" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="613"><net_src comp="261" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="619"><net_src comp="268" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="625"><net_src comp="275" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="631"><net_src comp="282" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="637"><net_src comp="289" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="643"><net_src comp="296" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="303" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="655"><net_src comp="310" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="661"><net_src comp="317" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="667"><net_src comp="324" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="673"><net_src comp="331" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="679"><net_src comp="338" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="685"><net_src comp="345" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="691"><net_src comp="352" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="697"><net_src comp="359" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="703"><net_src comp="366" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="709"><net_src comp="373" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="715"><net_src comp="380" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="721"><net_src comp="387" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="394" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="733"><net_src comp="401" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="739"><net_src comp="408" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="745"><net_src comp="415" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="751"><net_src comp="422" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="429" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="436" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="769"><net_src comp="443" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="775"><net_src comp="450" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="457" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="787"><net_src comp="464" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="793"><net_src comp="22" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="176" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="24" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="176" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="26" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="176" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="814"><net_src comp="28" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="176" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="821"><net_src comp="30" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="176" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="788" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="824"><net_src comp="795" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="825"><net_src comp="802" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="826"><net_src comp="809" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="827"><net_src comp="816" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="833"><net_src comp="22" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="176" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="24" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="176" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="847"><net_src comp="26" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="176" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="854"><net_src comp="28" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="176" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="861"><net_src comp="30" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="176" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="828" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="864"><net_src comp="835" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="865"><net_src comp="842" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="866"><net_src comp="849" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="867"><net_src comp="856" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="872"><net_src comp="102" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="104" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="102" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="106" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="883" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="108" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="905"><net_src comp="883" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="106" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="898" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="901" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="911" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="110" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="927"><net_src comp="112" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="915" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="114" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="116" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="934"><net_src comp="901" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="931" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="935" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="118" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="951"><net_src comp="120" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="953"><net_src comp="122" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="954"><net_src comp="124" pin="0"/><net_sink comp="945" pin=3"/></net>

<net id="962"><net_src comp="955" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="108" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="132" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="975"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="958" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="102" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="982"><net_src comp="892" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="970" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="994"><net_src comp="991" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="997"><net_src comp="991" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="998"><net_src comp="991" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="999"><net_src comp="991" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1001"><net_src comp="991" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1002"><net_src comp="991" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1003"><net_src comp="991" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1004"><net_src comp="991" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1005"><net_src comp="991" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1006"><net_src comp="991" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1007"><net_src comp="991" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1008"><net_src comp="991" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1009"><net_src comp="991" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1010"><net_src comp="991" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1011"><net_src comp="991" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1012"><net_src comp="991" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1013"><net_src comp="991" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1014"><net_src comp="991" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1015"><net_src comp="991" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1016"><net_src comp="991" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1017"><net_src comp="991" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1018"><net_src comp="991" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1019"><net_src comp="991" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1020"><net_src comp="991" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1021"><net_src comp="991" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1022"><net_src comp="991" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1023"><net_src comp="991" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1024"><net_src comp="991" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1025"><net_src comp="991" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1031"><net_src comp="134" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="136" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1037"><net_src comp="988" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="138" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1045"><net_src comp="140" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="988" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1047"><net_src comp="114" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1048"><net_src comp="142" pin="0"/><net_sink comp="1039" pin=3"/></net>

<net id="1052"><net_src comp="1039" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1057"><net_src comp="1049" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1061"><net_src comp="234" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1072"><net_src comp="146" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="234" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1074"><net_src comp="148" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1075"><net_src comp="150" pin="0"/><net_sink comp="1066" pin=3"/></net>

<net id="1076"><net_src comp="1066" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="1077"><net_src comp="1066" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="1078"><net_src comp="1066" pin="4"/><net_sink comp="692" pin=1"/></net>

<net id="1079"><net_src comp="1066" pin="4"/><net_sink comp="710" pin=1"/></net>

<net id="1086"><net_src comp="146" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="234" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1088"><net_src comp="152" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1089"><net_src comp="154" pin="0"/><net_sink comp="1080" pin=3"/></net>

<net id="1090"><net_src comp="1080" pin="4"/><net_sink comp="632" pin=1"/></net>

<net id="1091"><net_src comp="1080" pin="4"/><net_sink comp="626" pin=1"/></net>

<net id="1092"><net_src comp="1080" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="1093"><net_src comp="1080" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="1100"><net_src comp="146" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="234" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1102"><net_src comp="156" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1103"><net_src comp="158" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1104"><net_src comp="1094" pin="4"/><net_sink comp="728" pin=1"/></net>

<net id="1105"><net_src comp="1094" pin="4"/><net_sink comp="722" pin=1"/></net>

<net id="1106"><net_src comp="1094" pin="4"/><net_sink comp="716" pin=1"/></net>

<net id="1107"><net_src comp="1094" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="1114"><net_src comp="146" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="234" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1116"><net_src comp="160" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1117"><net_src comp="162" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1118"><net_src comp="1108" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="1119"><net_src comp="1108" pin="4"/><net_sink comp="650" pin=1"/></net>

<net id="1120"><net_src comp="1108" pin="4"/><net_sink comp="644" pin=1"/></net>

<net id="1121"><net_src comp="1108" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="1128"><net_src comp="146" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="234" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1130"><net_src comp="164" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1131"><net_src comp="166" pin="0"/><net_sink comp="1122" pin=3"/></net>

<net id="1132"><net_src comp="1122" pin="4"/><net_sink comp="752" pin=1"/></net>

<net id="1133"><net_src comp="1122" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="1134"><net_src comp="1122" pin="4"/><net_sink comp="740" pin=1"/></net>

<net id="1135"><net_src comp="1122" pin="4"/><net_sink comp="758" pin=1"/></net>

<net id="1142"><net_src comp="146" pin="0"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="234" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1144"><net_src comp="168" pin="0"/><net_sink comp="1136" pin=2"/></net>

<net id="1145"><net_src comp="170" pin="0"/><net_sink comp="1136" pin=3"/></net>

<net id="1146"><net_src comp="1136" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="1147"><net_src comp="1136" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="1148"><net_src comp="1136" pin="4"/><net_sink comp="668" pin=1"/></net>

<net id="1149"><net_src comp="1136" pin="4"/><net_sink comp="686" pin=1"/></net>

<net id="1156"><net_src comp="146" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="234" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="172" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1159"><net_src comp="174" pin="0"/><net_sink comp="1150" pin=3"/></net>

<net id="1160"><net_src comp="1150" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="1161"><net_src comp="1150" pin="4"/><net_sink comp="770" pin=1"/></net>

<net id="1162"><net_src comp="1150" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="1163"><net_src comp="1150" pin="4"/><net_sink comp="782" pin=1"/></net>

<net id="1167"><net_src comp="1026" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1172"><net_src comp="1164" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="118" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1180"><net_src comp="120" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="122" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1183"><net_src comp="124" pin="0"/><net_sink comp="1174" pin=3"/></net>

<net id="1187"><net_src comp="1184" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1191"><net_src comp="1184" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="1196"><net_src comp="1033" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1212"><net_src comp="178" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1213"><net_src comp="180" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1214"><net_src comp="506" pin="7"/><net_sink comp="1197" pin=2"/></net>

<net id="1215"><net_src comp="182" pin="0"/><net_sink comp="1197" pin=3"/></net>

<net id="1216"><net_src comp="516" pin="7"/><net_sink comp="1197" pin=4"/></net>

<net id="1217"><net_src comp="184" pin="0"/><net_sink comp="1197" pin=5"/></net>

<net id="1218"><net_src comp="526" pin="7"/><net_sink comp="1197" pin=6"/></net>

<net id="1219"><net_src comp="186" pin="0"/><net_sink comp="1197" pin=7"/></net>

<net id="1220"><net_src comp="536" pin="7"/><net_sink comp="1197" pin=8"/></net>

<net id="1221"><net_src comp="188" pin="0"/><net_sink comp="1197" pin=9"/></net>

<net id="1222"><net_src comp="546" pin="7"/><net_sink comp="1197" pin=10"/></net>

<net id="1223"><net_src comp="190" pin="0"/><net_sink comp="1197" pin=11"/></net>

<net id="1227"><net_src comp="1197" pin="13"/><net_sink comp="1224" pin=0"/></net>

<net id="1237"><net_src comp="1234" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="1241"><net_src comp="1234" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="1245"><net_src comp="1242" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="1249"><net_src comp="1242" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="1265"><net_src comp="178" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1266"><net_src comp="186" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1267"><net_src comp="506" pin="7"/><net_sink comp="1250" pin=2"/></net>

<net id="1268"><net_src comp="188" pin="0"/><net_sink comp="1250" pin=3"/></net>

<net id="1269"><net_src comp="516" pin="7"/><net_sink comp="1250" pin=4"/></net>

<net id="1270"><net_src comp="180" pin="0"/><net_sink comp="1250" pin=5"/></net>

<net id="1271"><net_src comp="526" pin="7"/><net_sink comp="1250" pin=6"/></net>

<net id="1272"><net_src comp="182" pin="0"/><net_sink comp="1250" pin=7"/></net>

<net id="1273"><net_src comp="536" pin="7"/><net_sink comp="1250" pin=8"/></net>

<net id="1274"><net_src comp="184" pin="0"/><net_sink comp="1250" pin=9"/></net>

<net id="1275"><net_src comp="546" pin="7"/><net_sink comp="1250" pin=10"/></net>

<net id="1276"><net_src comp="190" pin="0"/><net_sink comp="1250" pin=11"/></net>

<net id="1302"><net_src comp="192" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1303"><net_src comp="128" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1304"><net_src comp="596" pin="3"/><net_sink comp="1289" pin=2"/></net>

<net id="1305"><net_src comp="130" pin="0"/><net_sink comp="1289" pin=3"/></net>

<net id="1306"><net_src comp="602" pin="3"/><net_sink comp="1289" pin=4"/></net>

<net id="1307"><net_src comp="194" pin="0"/><net_sink comp="1289" pin=5"/></net>

<net id="1308"><net_src comp="608" pin="3"/><net_sink comp="1289" pin=6"/></net>

<net id="1309"><net_src comp="126" pin="0"/><net_sink comp="1289" pin=7"/></net>

<net id="1310"><net_src comp="614" pin="3"/><net_sink comp="1289" pin=8"/></net>

<net id="1311"><net_src comp="190" pin="0"/><net_sink comp="1289" pin=9"/></net>

<net id="1325"><net_src comp="192" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1326"><net_src comp="130" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1327"><net_src comp="596" pin="3"/><net_sink comp="1312" pin=2"/></net>

<net id="1328"><net_src comp="194" pin="0"/><net_sink comp="1312" pin=3"/></net>

<net id="1329"><net_src comp="602" pin="3"/><net_sink comp="1312" pin=4"/></net>

<net id="1330"><net_src comp="126" pin="0"/><net_sink comp="1312" pin=5"/></net>

<net id="1331"><net_src comp="608" pin="3"/><net_sink comp="1312" pin=6"/></net>

<net id="1332"><net_src comp="128" pin="0"/><net_sink comp="1312" pin=7"/></net>

<net id="1333"><net_src comp="614" pin="3"/><net_sink comp="1312" pin=8"/></net>

<net id="1334"><net_src comp="190" pin="0"/><net_sink comp="1312" pin=9"/></net>

<net id="1348"><net_src comp="192" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1349"><net_src comp="194" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1350"><net_src comp="596" pin="3"/><net_sink comp="1335" pin=2"/></net>

<net id="1351"><net_src comp="126" pin="0"/><net_sink comp="1335" pin=3"/></net>

<net id="1352"><net_src comp="602" pin="3"/><net_sink comp="1335" pin=4"/></net>

<net id="1353"><net_src comp="128" pin="0"/><net_sink comp="1335" pin=5"/></net>

<net id="1354"><net_src comp="608" pin="3"/><net_sink comp="1335" pin=6"/></net>

<net id="1355"><net_src comp="130" pin="0"/><net_sink comp="1335" pin=7"/></net>

<net id="1356"><net_src comp="614" pin="3"/><net_sink comp="1335" pin=8"/></net>

<net id="1357"><net_src comp="190" pin="0"/><net_sink comp="1335" pin=9"/></net>

<net id="1361"><net_src comp="1335" pin="11"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="1250" pin="13"/><net_sink comp="1362" pin=0"/></net>

<net id="1379"><net_src comp="192" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1380"><net_src comp="128" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1381"><net_src comp="620" pin="3"/><net_sink comp="1366" pin=2"/></net>

<net id="1382"><net_src comp="130" pin="0"/><net_sink comp="1366" pin=3"/></net>

<net id="1383"><net_src comp="626" pin="3"/><net_sink comp="1366" pin=4"/></net>

<net id="1384"><net_src comp="194" pin="0"/><net_sink comp="1366" pin=5"/></net>

<net id="1385"><net_src comp="632" pin="3"/><net_sink comp="1366" pin=6"/></net>

<net id="1386"><net_src comp="126" pin="0"/><net_sink comp="1366" pin=7"/></net>

<net id="1387"><net_src comp="638" pin="3"/><net_sink comp="1366" pin=8"/></net>

<net id="1388"><net_src comp="190" pin="0"/><net_sink comp="1366" pin=9"/></net>

<net id="1402"><net_src comp="192" pin="0"/><net_sink comp="1389" pin=0"/></net>

<net id="1403"><net_src comp="130" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1404"><net_src comp="620" pin="3"/><net_sink comp="1389" pin=2"/></net>

<net id="1405"><net_src comp="194" pin="0"/><net_sink comp="1389" pin=3"/></net>

<net id="1406"><net_src comp="626" pin="3"/><net_sink comp="1389" pin=4"/></net>

<net id="1407"><net_src comp="126" pin="0"/><net_sink comp="1389" pin=5"/></net>

<net id="1408"><net_src comp="632" pin="3"/><net_sink comp="1389" pin=6"/></net>

<net id="1409"><net_src comp="128" pin="0"/><net_sink comp="1389" pin=7"/></net>

<net id="1410"><net_src comp="638" pin="3"/><net_sink comp="1389" pin=8"/></net>

<net id="1411"><net_src comp="190" pin="0"/><net_sink comp="1389" pin=9"/></net>

<net id="1425"><net_src comp="192" pin="0"/><net_sink comp="1412" pin=0"/></net>

<net id="1426"><net_src comp="194" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1427"><net_src comp="620" pin="3"/><net_sink comp="1412" pin=2"/></net>

<net id="1428"><net_src comp="126" pin="0"/><net_sink comp="1412" pin=3"/></net>

<net id="1429"><net_src comp="626" pin="3"/><net_sink comp="1412" pin=4"/></net>

<net id="1430"><net_src comp="128" pin="0"/><net_sink comp="1412" pin=5"/></net>

<net id="1431"><net_src comp="632" pin="3"/><net_sink comp="1412" pin=6"/></net>

<net id="1432"><net_src comp="130" pin="0"/><net_sink comp="1412" pin=7"/></net>

<net id="1433"><net_src comp="638" pin="3"/><net_sink comp="1412" pin=8"/></net>

<net id="1434"><net_src comp="190" pin="0"/><net_sink comp="1412" pin=9"/></net>

<net id="1438"><net_src comp="1412" pin="11"/><net_sink comp="1435" pin=0"/></net>

<net id="1452"><net_src comp="192" pin="0"/><net_sink comp="1439" pin=0"/></net>

<net id="1453"><net_src comp="128" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1454"><net_src comp="644" pin="3"/><net_sink comp="1439" pin=2"/></net>

<net id="1455"><net_src comp="130" pin="0"/><net_sink comp="1439" pin=3"/></net>

<net id="1456"><net_src comp="650" pin="3"/><net_sink comp="1439" pin=4"/></net>

<net id="1457"><net_src comp="194" pin="0"/><net_sink comp="1439" pin=5"/></net>

<net id="1458"><net_src comp="656" pin="3"/><net_sink comp="1439" pin=6"/></net>

<net id="1459"><net_src comp="126" pin="0"/><net_sink comp="1439" pin=7"/></net>

<net id="1460"><net_src comp="662" pin="3"/><net_sink comp="1439" pin=8"/></net>

<net id="1461"><net_src comp="190" pin="0"/><net_sink comp="1439" pin=9"/></net>

<net id="1475"><net_src comp="192" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1476"><net_src comp="130" pin="0"/><net_sink comp="1462" pin=1"/></net>

<net id="1477"><net_src comp="644" pin="3"/><net_sink comp="1462" pin=2"/></net>

<net id="1478"><net_src comp="194" pin="0"/><net_sink comp="1462" pin=3"/></net>

<net id="1479"><net_src comp="650" pin="3"/><net_sink comp="1462" pin=4"/></net>

<net id="1480"><net_src comp="126" pin="0"/><net_sink comp="1462" pin=5"/></net>

<net id="1481"><net_src comp="656" pin="3"/><net_sink comp="1462" pin=6"/></net>

<net id="1482"><net_src comp="128" pin="0"/><net_sink comp="1462" pin=7"/></net>

<net id="1483"><net_src comp="662" pin="3"/><net_sink comp="1462" pin=8"/></net>

<net id="1484"><net_src comp="190" pin="0"/><net_sink comp="1462" pin=9"/></net>

<net id="1498"><net_src comp="192" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1499"><net_src comp="194" pin="0"/><net_sink comp="1485" pin=1"/></net>

<net id="1500"><net_src comp="644" pin="3"/><net_sink comp="1485" pin=2"/></net>

<net id="1501"><net_src comp="126" pin="0"/><net_sink comp="1485" pin=3"/></net>

<net id="1502"><net_src comp="650" pin="3"/><net_sink comp="1485" pin=4"/></net>

<net id="1503"><net_src comp="128" pin="0"/><net_sink comp="1485" pin=5"/></net>

<net id="1504"><net_src comp="656" pin="3"/><net_sink comp="1485" pin=6"/></net>

<net id="1505"><net_src comp="130" pin="0"/><net_sink comp="1485" pin=7"/></net>

<net id="1506"><net_src comp="662" pin="3"/><net_sink comp="1485" pin=8"/></net>

<net id="1507"><net_src comp="190" pin="0"/><net_sink comp="1485" pin=9"/></net>

<net id="1511"><net_src comp="1485" pin="11"/><net_sink comp="1508" pin=0"/></net>

<net id="1525"><net_src comp="192" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1526"><net_src comp="128" pin="0"/><net_sink comp="1512" pin=1"/></net>

<net id="1527"><net_src comp="668" pin="3"/><net_sink comp="1512" pin=2"/></net>

<net id="1528"><net_src comp="130" pin="0"/><net_sink comp="1512" pin=3"/></net>

<net id="1529"><net_src comp="674" pin="3"/><net_sink comp="1512" pin=4"/></net>

<net id="1530"><net_src comp="194" pin="0"/><net_sink comp="1512" pin=5"/></net>

<net id="1531"><net_src comp="680" pin="3"/><net_sink comp="1512" pin=6"/></net>

<net id="1532"><net_src comp="126" pin="0"/><net_sink comp="1512" pin=7"/></net>

<net id="1533"><net_src comp="686" pin="3"/><net_sink comp="1512" pin=8"/></net>

<net id="1534"><net_src comp="190" pin="0"/><net_sink comp="1512" pin=9"/></net>

<net id="1548"><net_src comp="192" pin="0"/><net_sink comp="1535" pin=0"/></net>

<net id="1549"><net_src comp="130" pin="0"/><net_sink comp="1535" pin=1"/></net>

<net id="1550"><net_src comp="668" pin="3"/><net_sink comp="1535" pin=2"/></net>

<net id="1551"><net_src comp="194" pin="0"/><net_sink comp="1535" pin=3"/></net>

<net id="1552"><net_src comp="674" pin="3"/><net_sink comp="1535" pin=4"/></net>

<net id="1553"><net_src comp="126" pin="0"/><net_sink comp="1535" pin=5"/></net>

<net id="1554"><net_src comp="680" pin="3"/><net_sink comp="1535" pin=6"/></net>

<net id="1555"><net_src comp="128" pin="0"/><net_sink comp="1535" pin=7"/></net>

<net id="1556"><net_src comp="686" pin="3"/><net_sink comp="1535" pin=8"/></net>

<net id="1557"><net_src comp="190" pin="0"/><net_sink comp="1535" pin=9"/></net>

<net id="1571"><net_src comp="192" pin="0"/><net_sink comp="1558" pin=0"/></net>

<net id="1572"><net_src comp="194" pin="0"/><net_sink comp="1558" pin=1"/></net>

<net id="1573"><net_src comp="668" pin="3"/><net_sink comp="1558" pin=2"/></net>

<net id="1574"><net_src comp="126" pin="0"/><net_sink comp="1558" pin=3"/></net>

<net id="1575"><net_src comp="674" pin="3"/><net_sink comp="1558" pin=4"/></net>

<net id="1576"><net_src comp="128" pin="0"/><net_sink comp="1558" pin=5"/></net>

<net id="1577"><net_src comp="680" pin="3"/><net_sink comp="1558" pin=6"/></net>

<net id="1578"><net_src comp="130" pin="0"/><net_sink comp="1558" pin=7"/></net>

<net id="1579"><net_src comp="686" pin="3"/><net_sink comp="1558" pin=8"/></net>

<net id="1580"><net_src comp="190" pin="0"/><net_sink comp="1558" pin=9"/></net>

<net id="1594"><net_src comp="192" pin="0"/><net_sink comp="1581" pin=0"/></net>

<net id="1595"><net_src comp="128" pin="0"/><net_sink comp="1581" pin=1"/></net>

<net id="1596"><net_src comp="692" pin="3"/><net_sink comp="1581" pin=2"/></net>

<net id="1597"><net_src comp="130" pin="0"/><net_sink comp="1581" pin=3"/></net>

<net id="1598"><net_src comp="698" pin="3"/><net_sink comp="1581" pin=4"/></net>

<net id="1599"><net_src comp="194" pin="0"/><net_sink comp="1581" pin=5"/></net>

<net id="1600"><net_src comp="704" pin="3"/><net_sink comp="1581" pin=6"/></net>

<net id="1601"><net_src comp="126" pin="0"/><net_sink comp="1581" pin=7"/></net>

<net id="1602"><net_src comp="710" pin="3"/><net_sink comp="1581" pin=8"/></net>

<net id="1603"><net_src comp="190" pin="0"/><net_sink comp="1581" pin=9"/></net>

<net id="1617"><net_src comp="192" pin="0"/><net_sink comp="1604" pin=0"/></net>

<net id="1618"><net_src comp="130" pin="0"/><net_sink comp="1604" pin=1"/></net>

<net id="1619"><net_src comp="692" pin="3"/><net_sink comp="1604" pin=2"/></net>

<net id="1620"><net_src comp="194" pin="0"/><net_sink comp="1604" pin=3"/></net>

<net id="1621"><net_src comp="698" pin="3"/><net_sink comp="1604" pin=4"/></net>

<net id="1622"><net_src comp="126" pin="0"/><net_sink comp="1604" pin=5"/></net>

<net id="1623"><net_src comp="704" pin="3"/><net_sink comp="1604" pin=6"/></net>

<net id="1624"><net_src comp="128" pin="0"/><net_sink comp="1604" pin=7"/></net>

<net id="1625"><net_src comp="710" pin="3"/><net_sink comp="1604" pin=8"/></net>

<net id="1626"><net_src comp="190" pin="0"/><net_sink comp="1604" pin=9"/></net>

<net id="1640"><net_src comp="192" pin="0"/><net_sink comp="1627" pin=0"/></net>

<net id="1641"><net_src comp="194" pin="0"/><net_sink comp="1627" pin=1"/></net>

<net id="1642"><net_src comp="692" pin="3"/><net_sink comp="1627" pin=2"/></net>

<net id="1643"><net_src comp="126" pin="0"/><net_sink comp="1627" pin=3"/></net>

<net id="1644"><net_src comp="698" pin="3"/><net_sink comp="1627" pin=4"/></net>

<net id="1645"><net_src comp="128" pin="0"/><net_sink comp="1627" pin=5"/></net>

<net id="1646"><net_src comp="704" pin="3"/><net_sink comp="1627" pin=6"/></net>

<net id="1647"><net_src comp="130" pin="0"/><net_sink comp="1627" pin=7"/></net>

<net id="1648"><net_src comp="710" pin="3"/><net_sink comp="1627" pin=8"/></net>

<net id="1649"><net_src comp="190" pin="0"/><net_sink comp="1627" pin=9"/></net>

<net id="1653"><net_src comp="1627" pin="11"/><net_sink comp="1650" pin=0"/></net>

<net id="1667"><net_src comp="192" pin="0"/><net_sink comp="1654" pin=0"/></net>

<net id="1668"><net_src comp="128" pin="0"/><net_sink comp="1654" pin=1"/></net>

<net id="1669"><net_src comp="716" pin="3"/><net_sink comp="1654" pin=2"/></net>

<net id="1670"><net_src comp="130" pin="0"/><net_sink comp="1654" pin=3"/></net>

<net id="1671"><net_src comp="722" pin="3"/><net_sink comp="1654" pin=4"/></net>

<net id="1672"><net_src comp="194" pin="0"/><net_sink comp="1654" pin=5"/></net>

<net id="1673"><net_src comp="728" pin="3"/><net_sink comp="1654" pin=6"/></net>

<net id="1674"><net_src comp="126" pin="0"/><net_sink comp="1654" pin=7"/></net>

<net id="1675"><net_src comp="734" pin="3"/><net_sink comp="1654" pin=8"/></net>

<net id="1676"><net_src comp="190" pin="0"/><net_sink comp="1654" pin=9"/></net>

<net id="1690"><net_src comp="192" pin="0"/><net_sink comp="1677" pin=0"/></net>

<net id="1691"><net_src comp="130" pin="0"/><net_sink comp="1677" pin=1"/></net>

<net id="1692"><net_src comp="716" pin="3"/><net_sink comp="1677" pin=2"/></net>

<net id="1693"><net_src comp="194" pin="0"/><net_sink comp="1677" pin=3"/></net>

<net id="1694"><net_src comp="722" pin="3"/><net_sink comp="1677" pin=4"/></net>

<net id="1695"><net_src comp="126" pin="0"/><net_sink comp="1677" pin=5"/></net>

<net id="1696"><net_src comp="728" pin="3"/><net_sink comp="1677" pin=6"/></net>

<net id="1697"><net_src comp="128" pin="0"/><net_sink comp="1677" pin=7"/></net>

<net id="1698"><net_src comp="734" pin="3"/><net_sink comp="1677" pin=8"/></net>

<net id="1699"><net_src comp="190" pin="0"/><net_sink comp="1677" pin=9"/></net>

<net id="1713"><net_src comp="192" pin="0"/><net_sink comp="1700" pin=0"/></net>

<net id="1714"><net_src comp="194" pin="0"/><net_sink comp="1700" pin=1"/></net>

<net id="1715"><net_src comp="716" pin="3"/><net_sink comp="1700" pin=2"/></net>

<net id="1716"><net_src comp="126" pin="0"/><net_sink comp="1700" pin=3"/></net>

<net id="1717"><net_src comp="722" pin="3"/><net_sink comp="1700" pin=4"/></net>

<net id="1718"><net_src comp="128" pin="0"/><net_sink comp="1700" pin=5"/></net>

<net id="1719"><net_src comp="728" pin="3"/><net_sink comp="1700" pin=6"/></net>

<net id="1720"><net_src comp="130" pin="0"/><net_sink comp="1700" pin=7"/></net>

<net id="1721"><net_src comp="734" pin="3"/><net_sink comp="1700" pin=8"/></net>

<net id="1722"><net_src comp="190" pin="0"/><net_sink comp="1700" pin=9"/></net>

<net id="1726"><net_src comp="1700" pin="11"/><net_sink comp="1723" pin=0"/></net>

<net id="1740"><net_src comp="192" pin="0"/><net_sink comp="1727" pin=0"/></net>

<net id="1741"><net_src comp="128" pin="0"/><net_sink comp="1727" pin=1"/></net>

<net id="1742"><net_src comp="740" pin="3"/><net_sink comp="1727" pin=2"/></net>

<net id="1743"><net_src comp="130" pin="0"/><net_sink comp="1727" pin=3"/></net>

<net id="1744"><net_src comp="746" pin="3"/><net_sink comp="1727" pin=4"/></net>

<net id="1745"><net_src comp="194" pin="0"/><net_sink comp="1727" pin=5"/></net>

<net id="1746"><net_src comp="752" pin="3"/><net_sink comp="1727" pin=6"/></net>

<net id="1747"><net_src comp="126" pin="0"/><net_sink comp="1727" pin=7"/></net>

<net id="1748"><net_src comp="758" pin="3"/><net_sink comp="1727" pin=8"/></net>

<net id="1749"><net_src comp="190" pin="0"/><net_sink comp="1727" pin=9"/></net>

<net id="1763"><net_src comp="192" pin="0"/><net_sink comp="1750" pin=0"/></net>

<net id="1764"><net_src comp="130" pin="0"/><net_sink comp="1750" pin=1"/></net>

<net id="1765"><net_src comp="740" pin="3"/><net_sink comp="1750" pin=2"/></net>

<net id="1766"><net_src comp="194" pin="0"/><net_sink comp="1750" pin=3"/></net>

<net id="1767"><net_src comp="746" pin="3"/><net_sink comp="1750" pin=4"/></net>

<net id="1768"><net_src comp="126" pin="0"/><net_sink comp="1750" pin=5"/></net>

<net id="1769"><net_src comp="752" pin="3"/><net_sink comp="1750" pin=6"/></net>

<net id="1770"><net_src comp="128" pin="0"/><net_sink comp="1750" pin=7"/></net>

<net id="1771"><net_src comp="758" pin="3"/><net_sink comp="1750" pin=8"/></net>

<net id="1772"><net_src comp="190" pin="0"/><net_sink comp="1750" pin=9"/></net>

<net id="1786"><net_src comp="192" pin="0"/><net_sink comp="1773" pin=0"/></net>

<net id="1787"><net_src comp="194" pin="0"/><net_sink comp="1773" pin=1"/></net>

<net id="1788"><net_src comp="740" pin="3"/><net_sink comp="1773" pin=2"/></net>

<net id="1789"><net_src comp="126" pin="0"/><net_sink comp="1773" pin=3"/></net>

<net id="1790"><net_src comp="746" pin="3"/><net_sink comp="1773" pin=4"/></net>

<net id="1791"><net_src comp="128" pin="0"/><net_sink comp="1773" pin=5"/></net>

<net id="1792"><net_src comp="752" pin="3"/><net_sink comp="1773" pin=6"/></net>

<net id="1793"><net_src comp="130" pin="0"/><net_sink comp="1773" pin=7"/></net>

<net id="1794"><net_src comp="758" pin="3"/><net_sink comp="1773" pin=8"/></net>

<net id="1795"><net_src comp="190" pin="0"/><net_sink comp="1773" pin=9"/></net>

<net id="1799"><net_src comp="1773" pin="11"/><net_sink comp="1796" pin=0"/></net>

<net id="1813"><net_src comp="192" pin="0"/><net_sink comp="1800" pin=0"/></net>

<net id="1814"><net_src comp="128" pin="0"/><net_sink comp="1800" pin=1"/></net>

<net id="1815"><net_src comp="764" pin="3"/><net_sink comp="1800" pin=2"/></net>

<net id="1816"><net_src comp="130" pin="0"/><net_sink comp="1800" pin=3"/></net>

<net id="1817"><net_src comp="770" pin="3"/><net_sink comp="1800" pin=4"/></net>

<net id="1818"><net_src comp="194" pin="0"/><net_sink comp="1800" pin=5"/></net>

<net id="1819"><net_src comp="776" pin="3"/><net_sink comp="1800" pin=6"/></net>

<net id="1820"><net_src comp="126" pin="0"/><net_sink comp="1800" pin=7"/></net>

<net id="1821"><net_src comp="782" pin="3"/><net_sink comp="1800" pin=8"/></net>

<net id="1822"><net_src comp="190" pin="0"/><net_sink comp="1800" pin=9"/></net>

<net id="1836"><net_src comp="192" pin="0"/><net_sink comp="1823" pin=0"/></net>

<net id="1837"><net_src comp="130" pin="0"/><net_sink comp="1823" pin=1"/></net>

<net id="1838"><net_src comp="764" pin="3"/><net_sink comp="1823" pin=2"/></net>

<net id="1839"><net_src comp="194" pin="0"/><net_sink comp="1823" pin=3"/></net>

<net id="1840"><net_src comp="770" pin="3"/><net_sink comp="1823" pin=4"/></net>

<net id="1841"><net_src comp="126" pin="0"/><net_sink comp="1823" pin=5"/></net>

<net id="1842"><net_src comp="776" pin="3"/><net_sink comp="1823" pin=6"/></net>

<net id="1843"><net_src comp="128" pin="0"/><net_sink comp="1823" pin=7"/></net>

<net id="1844"><net_src comp="782" pin="3"/><net_sink comp="1823" pin=8"/></net>

<net id="1845"><net_src comp="190" pin="0"/><net_sink comp="1823" pin=9"/></net>

<net id="1859"><net_src comp="192" pin="0"/><net_sink comp="1846" pin=0"/></net>

<net id="1860"><net_src comp="194" pin="0"/><net_sink comp="1846" pin=1"/></net>

<net id="1861"><net_src comp="764" pin="3"/><net_sink comp="1846" pin=2"/></net>

<net id="1862"><net_src comp="126" pin="0"/><net_sink comp="1846" pin=3"/></net>

<net id="1863"><net_src comp="770" pin="3"/><net_sink comp="1846" pin=4"/></net>

<net id="1864"><net_src comp="128" pin="0"/><net_sink comp="1846" pin=5"/></net>

<net id="1865"><net_src comp="776" pin="3"/><net_sink comp="1846" pin=6"/></net>

<net id="1866"><net_src comp="130" pin="0"/><net_sink comp="1846" pin=7"/></net>

<net id="1867"><net_src comp="782" pin="3"/><net_sink comp="1846" pin=8"/></net>

<net id="1868"><net_src comp="190" pin="0"/><net_sink comp="1846" pin=9"/></net>

<net id="1872"><net_src comp="1558" pin="11"/><net_sink comp="1869" pin=0"/></net>

<net id="1876"><net_src comp="1846" pin="11"/><net_sink comp="1873" pin=0"/></net>

<net id="1892"><net_src comp="178" pin="0"/><net_sink comp="1877" pin=0"/></net>

<net id="1893"><net_src comp="182" pin="0"/><net_sink comp="1877" pin=1"/></net>

<net id="1894"><net_src comp="506" pin="3"/><net_sink comp="1877" pin=2"/></net>

<net id="1895"><net_src comp="184" pin="0"/><net_sink comp="1877" pin=3"/></net>

<net id="1896"><net_src comp="516" pin="3"/><net_sink comp="1877" pin=4"/></net>

<net id="1897"><net_src comp="186" pin="0"/><net_sink comp="1877" pin=5"/></net>

<net id="1898"><net_src comp="526" pin="3"/><net_sink comp="1877" pin=6"/></net>

<net id="1899"><net_src comp="188" pin="0"/><net_sink comp="1877" pin=7"/></net>

<net id="1900"><net_src comp="536" pin="3"/><net_sink comp="1877" pin=8"/></net>

<net id="1901"><net_src comp="180" pin="0"/><net_sink comp="1877" pin=9"/></net>

<net id="1902"><net_src comp="546" pin="3"/><net_sink comp="1877" pin=10"/></net>

<net id="1903"><net_src comp="190" pin="0"/><net_sink comp="1877" pin=11"/></net>

<net id="1919"><net_src comp="178" pin="0"/><net_sink comp="1904" pin=0"/></net>

<net id="1920"><net_src comp="184" pin="0"/><net_sink comp="1904" pin=1"/></net>

<net id="1921"><net_src comp="506" pin="3"/><net_sink comp="1904" pin=2"/></net>

<net id="1922"><net_src comp="186" pin="0"/><net_sink comp="1904" pin=3"/></net>

<net id="1923"><net_src comp="516" pin="3"/><net_sink comp="1904" pin=4"/></net>

<net id="1924"><net_src comp="188" pin="0"/><net_sink comp="1904" pin=5"/></net>

<net id="1925"><net_src comp="526" pin="3"/><net_sink comp="1904" pin=6"/></net>

<net id="1926"><net_src comp="180" pin="0"/><net_sink comp="1904" pin=7"/></net>

<net id="1927"><net_src comp="536" pin="3"/><net_sink comp="1904" pin=8"/></net>

<net id="1928"><net_src comp="182" pin="0"/><net_sink comp="1904" pin=9"/></net>

<net id="1929"><net_src comp="546" pin="3"/><net_sink comp="1904" pin=10"/></net>

<net id="1930"><net_src comp="190" pin="0"/><net_sink comp="1904" pin=11"/></net>

<net id="1938"><net_src comp="1931" pin="1"/><net_sink comp="1934" pin=1"/></net>

<net id="1946"><net_src comp="1939" pin="1"/><net_sink comp="1942" pin=1"/></net>

<net id="1957"><net_src comp="1947" pin="1"/><net_sink comp="1953" pin=0"/></net>

<net id="1958"><net_src comp="1950" pin="1"/><net_sink comp="1953" pin=1"/></net>

<net id="1969"><net_src comp="1959" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="1970"><net_src comp="1962" pin="1"/><net_sink comp="1965" pin=1"/></net>

<net id="1978"><net_src comp="1971" pin="1"/><net_sink comp="1974" pin=0"/></net>

<net id="1979"><net_src comp="1950" pin="1"/><net_sink comp="1974" pin=1"/></net>

<net id="1987"><net_src comp="1980" pin="1"/><net_sink comp="1983" pin=0"/></net>

<net id="1988"><net_src comp="1962" pin="1"/><net_sink comp="1983" pin=1"/></net>

<net id="1996"><net_src comp="1989" pin="1"/><net_sink comp="1992" pin=0"/></net>

<net id="1997"><net_src comp="1950" pin="1"/><net_sink comp="1992" pin=1"/></net>

<net id="2005"><net_src comp="1998" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2006"><net_src comp="1962" pin="1"/><net_sink comp="2001" pin=1"/></net>

<net id="2014"><net_src comp="2007" pin="1"/><net_sink comp="2010" pin=0"/></net>

<net id="2015"><net_src comp="1950" pin="1"/><net_sink comp="2010" pin=1"/></net>

<net id="2023"><net_src comp="2016" pin="1"/><net_sink comp="2019" pin=0"/></net>

<net id="2024"><net_src comp="1962" pin="1"/><net_sink comp="2019" pin=1"/></net>

<net id="2032"><net_src comp="2025" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2033"><net_src comp="1950" pin="1"/><net_sink comp="2028" pin=1"/></net>

<net id="2041"><net_src comp="2034" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2042"><net_src comp="1962" pin="1"/><net_sink comp="2037" pin=1"/></net>

<net id="2050"><net_src comp="2043" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2051"><net_src comp="1950" pin="1"/><net_sink comp="2046" pin=1"/></net>

<net id="2059"><net_src comp="2052" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2060"><net_src comp="1962" pin="1"/><net_sink comp="2055" pin=1"/></net>

<net id="2068"><net_src comp="2061" pin="1"/><net_sink comp="2064" pin=0"/></net>

<net id="2069"><net_src comp="1950" pin="1"/><net_sink comp="2064" pin=1"/></net>

<net id="2077"><net_src comp="2070" pin="1"/><net_sink comp="2073" pin=0"/></net>

<net id="2078"><net_src comp="1962" pin="1"/><net_sink comp="2073" pin=1"/></net>

<net id="2086"><net_src comp="2079" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="2087"><net_src comp="1950" pin="1"/><net_sink comp="2082" pin=1"/></net>

<net id="2095"><net_src comp="2088" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="2096"><net_src comp="1962" pin="1"/><net_sink comp="2091" pin=1"/></net>

<net id="2107"><net_src comp="208" pin="0"/><net_sink comp="2101" pin=0"/></net>

<net id="2108"><net_src comp="2097" pin="2"/><net_sink comp="2101" pin=1"/></net>

<net id="2109"><net_src comp="122" pin="0"/><net_sink comp="2101" pin=2"/></net>

<net id="2110"><net_src comp="210" pin="0"/><net_sink comp="2101" pin=3"/></net>

<net id="2121"><net_src comp="208" pin="0"/><net_sink comp="2115" pin=0"/></net>

<net id="2122"><net_src comp="2111" pin="2"/><net_sink comp="2115" pin=1"/></net>

<net id="2123"><net_src comp="122" pin="0"/><net_sink comp="2115" pin=2"/></net>

<net id="2124"><net_src comp="210" pin="0"/><net_sink comp="2115" pin=3"/></net>

<net id="2135"><net_src comp="208" pin="0"/><net_sink comp="2129" pin=0"/></net>

<net id="2136"><net_src comp="2125" pin="2"/><net_sink comp="2129" pin=1"/></net>

<net id="2137"><net_src comp="122" pin="0"/><net_sink comp="2129" pin=2"/></net>

<net id="2138"><net_src comp="210" pin="0"/><net_sink comp="2129" pin=3"/></net>

<net id="2149"><net_src comp="208" pin="0"/><net_sink comp="2143" pin=0"/></net>

<net id="2150"><net_src comp="2139" pin="2"/><net_sink comp="2143" pin=1"/></net>

<net id="2151"><net_src comp="122" pin="0"/><net_sink comp="2143" pin=2"/></net>

<net id="2152"><net_src comp="210" pin="0"/><net_sink comp="2143" pin=3"/></net>

<net id="2163"><net_src comp="208" pin="0"/><net_sink comp="2157" pin=0"/></net>

<net id="2164"><net_src comp="2153" pin="2"/><net_sink comp="2157" pin=1"/></net>

<net id="2165"><net_src comp="122" pin="0"/><net_sink comp="2157" pin=2"/></net>

<net id="2166"><net_src comp="210" pin="0"/><net_sink comp="2157" pin=3"/></net>

<net id="2177"><net_src comp="208" pin="0"/><net_sink comp="2171" pin=0"/></net>

<net id="2178"><net_src comp="2167" pin="2"/><net_sink comp="2171" pin=1"/></net>

<net id="2179"><net_src comp="122" pin="0"/><net_sink comp="2171" pin=2"/></net>

<net id="2180"><net_src comp="210" pin="0"/><net_sink comp="2171" pin=3"/></net>

<net id="2189"><net_src comp="2181" pin="2"/><net_sink comp="2185" pin=1"/></net>

<net id="2198"><net_src comp="2190" pin="2"/><net_sink comp="2194" pin=1"/></net>

<net id="2205"><net_src comp="208" pin="0"/><net_sink comp="2199" pin=0"/></net>

<net id="2206"><net_src comp="2185" pin="2"/><net_sink comp="2199" pin=1"/></net>

<net id="2207"><net_src comp="122" pin="0"/><net_sink comp="2199" pin=2"/></net>

<net id="2208"><net_src comp="210" pin="0"/><net_sink comp="2199" pin=3"/></net>

<net id="2215"><net_src comp="208" pin="0"/><net_sink comp="2209" pin=0"/></net>

<net id="2216"><net_src comp="2194" pin="2"/><net_sink comp="2209" pin=1"/></net>

<net id="2217"><net_src comp="122" pin="0"/><net_sink comp="2209" pin=2"/></net>

<net id="2218"><net_src comp="210" pin="0"/><net_sink comp="2209" pin=3"/></net>

<net id="2230"><net_src comp="212" pin="0"/><net_sink comp="2219" pin=0"/></net>

<net id="2231"><net_src comp="2219" pin="9"/><net_sink comp="240" pin=2"/></net>

<net id="2237"><net_src comp="1224" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2238"><net_src comp="1228" pin="1"/><net_sink comp="2232" pin=1"/></net>

<net id="2239"><net_src comp="1953" pin="2"/><net_sink comp="2232" pin=2"/></net>

<net id="2240"><net_src comp="2232" pin="3"/><net_sink comp="2097" pin=1"/></net>

<net id="2246"><net_src comp="1224" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="2247"><net_src comp="1231" pin="1"/><net_sink comp="2241" pin=1"/></net>

<net id="2248"><net_src comp="2028" pin="2"/><net_sink comp="2241" pin=2"/></net>

<net id="2249"><net_src comp="2241" pin="3"/><net_sink comp="2139" pin=1"/></net>

<net id="2255"><net_src comp="1224" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="2256"><net_src comp="1277" pin="1"/><net_sink comp="2250" pin=1"/></net>

<net id="2257"><net_src comp="1974" pin="2"/><net_sink comp="2250" pin=2"/></net>

<net id="2258"><net_src comp="2250" pin="3"/><net_sink comp="2111" pin=1"/></net>

<net id="2264"><net_src comp="1224" pin="1"/><net_sink comp="2259" pin=0"/></net>

<net id="2265"><net_src comp="1280" pin="1"/><net_sink comp="2259" pin=1"/></net>

<net id="2266"><net_src comp="2046" pin="2"/><net_sink comp="2259" pin=2"/></net>

<net id="2267"><net_src comp="2259" pin="3"/><net_sink comp="2153" pin=1"/></net>

<net id="2273"><net_src comp="1224" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="2274"><net_src comp="1283" pin="1"/><net_sink comp="2268" pin=1"/></net>

<net id="2275"><net_src comp="1992" pin="2"/><net_sink comp="2268" pin=2"/></net>

<net id="2276"><net_src comp="2268" pin="3"/><net_sink comp="2125" pin=1"/></net>

<net id="2282"><net_src comp="1224" pin="1"/><net_sink comp="2277" pin=0"/></net>

<net id="2283"><net_src comp="1286" pin="1"/><net_sink comp="2277" pin=1"/></net>

<net id="2284"><net_src comp="2064" pin="2"/><net_sink comp="2277" pin=2"/></net>

<net id="2285"><net_src comp="2277" pin="3"/><net_sink comp="2167" pin=1"/></net>

<net id="2291"><net_src comp="1358" pin="1"/><net_sink comp="2286" pin=0"/></net>

<net id="2292"><net_src comp="1362" pin="1"/><net_sink comp="2286" pin=1"/></net>

<net id="2293"><net_src comp="1965" pin="2"/><net_sink comp="2286" pin=2"/></net>

<net id="2294"><net_src comp="2286" pin="3"/><net_sink comp="2097" pin=0"/></net>

<net id="2300"><net_src comp="1435" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2301"><net_src comp="1362" pin="1"/><net_sink comp="2295" pin=1"/></net>

<net id="2302"><net_src comp="1983" pin="2"/><net_sink comp="2295" pin=2"/></net>

<net id="2303"><net_src comp="2295" pin="3"/><net_sink comp="2111" pin=0"/></net>

<net id="2309"><net_src comp="1508" pin="1"/><net_sink comp="2304" pin=0"/></net>

<net id="2310"><net_src comp="1362" pin="1"/><net_sink comp="2304" pin=1"/></net>

<net id="2311"><net_src comp="2001" pin="2"/><net_sink comp="2304" pin=2"/></net>

<net id="2312"><net_src comp="2304" pin="3"/><net_sink comp="2125" pin=0"/></net>

<net id="2318"><net_src comp="1650" pin="1"/><net_sink comp="2313" pin=0"/></net>

<net id="2319"><net_src comp="1362" pin="1"/><net_sink comp="2313" pin=1"/></net>

<net id="2320"><net_src comp="2037" pin="2"/><net_sink comp="2313" pin=2"/></net>

<net id="2321"><net_src comp="2313" pin="3"/><net_sink comp="2139" pin=0"/></net>

<net id="2327"><net_src comp="1723" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="2328"><net_src comp="1362" pin="1"/><net_sink comp="2322" pin=1"/></net>

<net id="2329"><net_src comp="2055" pin="2"/><net_sink comp="2322" pin=2"/></net>

<net id="2330"><net_src comp="2322" pin="3"/><net_sink comp="2153" pin=0"/></net>

<net id="2336"><net_src comp="1796" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2337"><net_src comp="1362" pin="1"/><net_sink comp="2331" pin=1"/></net>

<net id="2338"><net_src comp="2073" pin="2"/><net_sink comp="2331" pin=2"/></net>

<net id="2339"><net_src comp="2331" pin="3"/><net_sink comp="2167" pin=0"/></net>

<net id="2345"><net_src comp="1869" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2346"><net_src comp="1362" pin="1"/><net_sink comp="2340" pin=1"/></net>

<net id="2347"><net_src comp="2019" pin="2"/><net_sink comp="2340" pin=2"/></net>

<net id="2348"><net_src comp="2340" pin="3"/><net_sink comp="2185" pin=0"/></net>

<net id="2354"><net_src comp="1873" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="2355"><net_src comp="1362" pin="1"/><net_sink comp="2349" pin=1"/></net>

<net id="2356"><net_src comp="2091" pin="2"/><net_sink comp="2349" pin=2"/></net>

<net id="2357"><net_src comp="2349" pin="3"/><net_sink comp="2194" pin=0"/></net>

<net id="2361"><net_src comp="216" pin="1"/><net_sink comp="2358" pin=0"/></net>

<net id="2362"><net_src comp="2358" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="2363"><net_src comp="2358" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="2364"><net_src comp="2358" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="2365"><net_src comp="2358" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="2369"><net_src comp="220" pin="1"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="2371"><net_src comp="2366" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="2372"><net_src comp="2366" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="2376"><net_src comp="224" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="2378"><net_src comp="2373" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="2379"><net_src comp="2373" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="2383"><net_src comp="228" pin="2"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1289" pin=10"/></net>

<net id="2385"><net_src comp="2380" pin="1"/><net_sink comp="1312" pin=10"/></net>

<net id="2386"><net_src comp="2380" pin="1"/><net_sink comp="1335" pin=10"/></net>

<net id="2387"><net_src comp="2380" pin="1"/><net_sink comp="1366" pin=10"/></net>

<net id="2388"><net_src comp="2380" pin="1"/><net_sink comp="1389" pin=10"/></net>

<net id="2389"><net_src comp="2380" pin="1"/><net_sink comp="1412" pin=10"/></net>

<net id="2390"><net_src comp="2380" pin="1"/><net_sink comp="1439" pin=10"/></net>

<net id="2391"><net_src comp="2380" pin="1"/><net_sink comp="1462" pin=10"/></net>

<net id="2392"><net_src comp="2380" pin="1"/><net_sink comp="1485" pin=10"/></net>

<net id="2393"><net_src comp="2380" pin="1"/><net_sink comp="1512" pin=10"/></net>

<net id="2394"><net_src comp="2380" pin="1"/><net_sink comp="1535" pin=10"/></net>

<net id="2395"><net_src comp="2380" pin="1"/><net_sink comp="1558" pin=10"/></net>

<net id="2396"><net_src comp="2380" pin="1"/><net_sink comp="1581" pin=10"/></net>

<net id="2397"><net_src comp="2380" pin="1"/><net_sink comp="1604" pin=10"/></net>

<net id="2398"><net_src comp="2380" pin="1"/><net_sink comp="1627" pin=10"/></net>

<net id="2399"><net_src comp="2380" pin="1"/><net_sink comp="1654" pin=10"/></net>

<net id="2400"><net_src comp="2380" pin="1"/><net_sink comp="1677" pin=10"/></net>

<net id="2401"><net_src comp="2380" pin="1"/><net_sink comp="1700" pin=10"/></net>

<net id="2402"><net_src comp="2380" pin="1"/><net_sink comp="1727" pin=10"/></net>

<net id="2403"><net_src comp="2380" pin="1"/><net_sink comp="1750" pin=10"/></net>

<net id="2404"><net_src comp="2380" pin="1"/><net_sink comp="1773" pin=10"/></net>

<net id="2405"><net_src comp="2380" pin="1"/><net_sink comp="1800" pin=10"/></net>

<net id="2406"><net_src comp="2380" pin="1"/><net_sink comp="1823" pin=10"/></net>

<net id="2407"><net_src comp="2380" pin="1"/><net_sink comp="1846" pin=10"/></net>

<net id="2411"><net_src comp="883" pin="1"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="2413"><net_src comp="2408" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="2420"><net_src comp="907" pin="1"/><net_sink comp="2417" pin=0"/></net>

<net id="2421"><net_src comp="2417" pin="1"/><net_sink comp="1197" pin=12"/></net>

<net id="2422"><net_src comp="2417" pin="1"/><net_sink comp="1250" pin=12"/></net>

<net id="2423"><net_src comp="2417" pin="1"/><net_sink comp="1877" pin=12"/></net>

<net id="2424"><net_src comp="2417" pin="1"/><net_sink comp="1904" pin=12"/></net>

<net id="2428"><net_src comp="921" pin="4"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="2433"><net_src comp="945" pin="4"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="2438"><net_src comp="1058" pin="1"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="2443"><net_src comp="1066" pin="4"/><net_sink comp="2440" pin=0"/></net>

<net id="2444"><net_src comp="2440" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="2448"><net_src comp="1080" pin="4"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="2453"><net_src comp="1094" pin="4"/><net_sink comp="2450" pin=0"/></net>

<net id="2454"><net_src comp="2450" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="2458"><net_src comp="1108" pin="4"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="2463"><net_src comp="1122" pin="4"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="2468"><net_src comp="1136" pin="4"/><net_sink comp="2465" pin=0"/></net>

<net id="2469"><net_src comp="2465" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="2473"><net_src comp="1150" pin="4"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="1939" pin=0"/></net>

<net id="2478"><net_src comp="247" pin="3"/><net_sink comp="2475" pin=0"/></net>

<net id="2479"><net_src comp="2475" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="2483"><net_src comp="254" pin="3"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="2488"><net_src comp="261" pin="3"/><net_sink comp="2485" pin=0"/></net>

<net id="2489"><net_src comp="2485" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="2493"><net_src comp="268" pin="3"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="2498"><net_src comp="275" pin="3"/><net_sink comp="2495" pin=0"/></net>

<net id="2499"><net_src comp="2495" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="2503"><net_src comp="282" pin="3"/><net_sink comp="2500" pin=0"/></net>

<net id="2504"><net_src comp="2500" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="2508"><net_src comp="289" pin="3"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="2513"><net_src comp="296" pin="3"/><net_sink comp="2510" pin=0"/></net>

<net id="2514"><net_src comp="2510" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="2518"><net_src comp="303" pin="3"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="2523"><net_src comp="310" pin="3"/><net_sink comp="2520" pin=0"/></net>

<net id="2524"><net_src comp="2520" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="2528"><net_src comp="317" pin="3"/><net_sink comp="2525" pin=0"/></net>

<net id="2529"><net_src comp="2525" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="2533"><net_src comp="324" pin="3"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="2538"><net_src comp="331" pin="3"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="2543"><net_src comp="338" pin="3"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="2548"><net_src comp="345" pin="3"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="2553"><net_src comp="352" pin="3"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="2558"><net_src comp="359" pin="3"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="2563"><net_src comp="366" pin="3"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="2568"><net_src comp="373" pin="3"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="2573"><net_src comp="380" pin="3"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="2578"><net_src comp="387" pin="3"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="2583"><net_src comp="394" pin="3"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="2588"><net_src comp="401" pin="3"/><net_sink comp="2585" pin=0"/></net>

<net id="2589"><net_src comp="2585" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="2593"><net_src comp="408" pin="3"/><net_sink comp="2590" pin=0"/></net>

<net id="2594"><net_src comp="2590" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="2598"><net_src comp="415" pin="3"/><net_sink comp="2595" pin=0"/></net>

<net id="2599"><net_src comp="2595" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="2603"><net_src comp="422" pin="3"/><net_sink comp="2600" pin=0"/></net>

<net id="2604"><net_src comp="2600" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="2608"><net_src comp="429" pin="3"/><net_sink comp="2605" pin=0"/></net>

<net id="2609"><net_src comp="2605" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="2613"><net_src comp="436" pin="3"/><net_sink comp="2610" pin=0"/></net>

<net id="2614"><net_src comp="2610" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="2618"><net_src comp="443" pin="3"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="2623"><net_src comp="450" pin="3"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="2628"><net_src comp="457" pin="3"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="2633"><net_src comp="464" pin="3"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="2638"><net_src comp="471" pin="3"/><net_sink comp="2635" pin=0"/></net>

<net id="2639"><net_src comp="2635" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="2643"><net_src comp="478" pin="3"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="2648"><net_src comp="485" pin="3"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="2653"><net_src comp="492" pin="3"/><net_sink comp="2650" pin=0"/></net>

<net id="2654"><net_src comp="2650" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="2658"><net_src comp="499" pin="3"/><net_sink comp="2655" pin=0"/></net>

<net id="2659"><net_src comp="2655" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="2663"><net_src comp="1174" pin="4"/><net_sink comp="2660" pin=0"/></net>

<net id="2664"><net_src comp="2660" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="2668"><net_src comp="556" pin="3"/><net_sink comp="2665" pin=0"/></net>

<net id="2669"><net_src comp="2665" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="2673"><net_src comp="563" pin="3"/><net_sink comp="2670" pin=0"/></net>

<net id="2674"><net_src comp="2670" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="2678"><net_src comp="570" pin="3"/><net_sink comp="2675" pin=0"/></net>

<net id="2679"><net_src comp="2675" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="2683"><net_src comp="577" pin="3"/><net_sink comp="2680" pin=0"/></net>

<net id="2684"><net_src comp="2680" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="2688"><net_src comp="584" pin="3"/><net_sink comp="2685" pin=0"/></net>

<net id="2689"><net_src comp="2685" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="2693"><net_src comp="1224" pin="1"/><net_sink comp="2690" pin=0"/></net>

<net id="2694"><net_src comp="2690" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2695"><net_src comp="2690" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="2696"><net_src comp="2690" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="2697"><net_src comp="2690" pin="1"/><net_sink comp="2259" pin=0"/></net>

<net id="2698"><net_src comp="2690" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="2699"><net_src comp="2690" pin="1"/><net_sink comp="2277" pin=0"/></net>

<net id="2700"><net_src comp="2690" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="2701"><net_src comp="2690" pin="1"/><net_sink comp="1942" pin=0"/></net>

<net id="2705"><net_src comp="1228" pin="1"/><net_sink comp="2702" pin=0"/></net>

<net id="2706"><net_src comp="2702" pin="1"/><net_sink comp="2232" pin=1"/></net>

<net id="2710"><net_src comp="1231" pin="1"/><net_sink comp="2707" pin=0"/></net>

<net id="2711"><net_src comp="2707" pin="1"/><net_sink comp="2241" pin=1"/></net>

<net id="2715"><net_src comp="788" pin="3"/><net_sink comp="2712" pin=0"/></net>

<net id="2716"><net_src comp="2712" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="2720"><net_src comp="795" pin="3"/><net_sink comp="2717" pin=0"/></net>

<net id="2721"><net_src comp="2717" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="2725"><net_src comp="802" pin="3"/><net_sink comp="2722" pin=0"/></net>

<net id="2726"><net_src comp="2722" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="2730"><net_src comp="809" pin="3"/><net_sink comp="2727" pin=0"/></net>

<net id="2731"><net_src comp="2727" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="2735"><net_src comp="816" pin="3"/><net_sink comp="2732" pin=0"/></net>

<net id="2736"><net_src comp="2732" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="2740"><net_src comp="828" pin="3"/><net_sink comp="2737" pin=0"/></net>

<net id="2741"><net_src comp="2737" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="2745"><net_src comp="835" pin="3"/><net_sink comp="2742" pin=0"/></net>

<net id="2746"><net_src comp="2742" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="2750"><net_src comp="842" pin="3"/><net_sink comp="2747" pin=0"/></net>

<net id="2751"><net_src comp="2747" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="2755"><net_src comp="849" pin="3"/><net_sink comp="2752" pin=0"/></net>

<net id="2756"><net_src comp="2752" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="2760"><net_src comp="856" pin="3"/><net_sink comp="2757" pin=0"/></net>

<net id="2761"><net_src comp="2757" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="2765"><net_src comp="1277" pin="1"/><net_sink comp="2762" pin=0"/></net>

<net id="2766"><net_src comp="2762" pin="1"/><net_sink comp="2250" pin=1"/></net>

<net id="2770"><net_src comp="1280" pin="1"/><net_sink comp="2767" pin=0"/></net>

<net id="2771"><net_src comp="2767" pin="1"/><net_sink comp="2259" pin=1"/></net>

<net id="2775"><net_src comp="1283" pin="1"/><net_sink comp="2772" pin=0"/></net>

<net id="2776"><net_src comp="2772" pin="1"/><net_sink comp="2268" pin=1"/></net>

<net id="2780"><net_src comp="1286" pin="1"/><net_sink comp="2777" pin=0"/></net>

<net id="2781"><net_src comp="2777" pin="1"/><net_sink comp="2277" pin=1"/></net>

<net id="2785"><net_src comp="1289" pin="11"/><net_sink comp="2782" pin=0"/></net>

<net id="2786"><net_src comp="2782" pin="1"/><net_sink comp="1947" pin=0"/></net>

<net id="2790"><net_src comp="1312" pin="11"/><net_sink comp="2787" pin=0"/></net>

<net id="2791"><net_src comp="2787" pin="1"/><net_sink comp="1959" pin=0"/></net>

<net id="2795"><net_src comp="1358" pin="1"/><net_sink comp="2792" pin=0"/></net>

<net id="2796"><net_src comp="2792" pin="1"/><net_sink comp="2286" pin=0"/></net>

<net id="2800"><net_src comp="1362" pin="1"/><net_sink comp="2797" pin=0"/></net>

<net id="2801"><net_src comp="2797" pin="1"/><net_sink comp="2286" pin=1"/></net>

<net id="2802"><net_src comp="2797" pin="1"/><net_sink comp="2295" pin=1"/></net>

<net id="2803"><net_src comp="2797" pin="1"/><net_sink comp="2304" pin=1"/></net>

<net id="2804"><net_src comp="2797" pin="1"/><net_sink comp="2313" pin=1"/></net>

<net id="2805"><net_src comp="2797" pin="1"/><net_sink comp="2322" pin=1"/></net>

<net id="2806"><net_src comp="2797" pin="1"/><net_sink comp="2331" pin=1"/></net>

<net id="2807"><net_src comp="2797" pin="1"/><net_sink comp="2340" pin=1"/></net>

<net id="2808"><net_src comp="2797" pin="1"/><net_sink comp="2349" pin=1"/></net>

<net id="2812"><net_src comp="1366" pin="11"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="2817"><net_src comp="1389" pin="11"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="2822"><net_src comp="1435" pin="1"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2827"><net_src comp="1439" pin="11"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="1989" pin=0"/></net>

<net id="2832"><net_src comp="1462" pin="11"/><net_sink comp="2829" pin=0"/></net>

<net id="2833"><net_src comp="2829" pin="1"/><net_sink comp="1998" pin=0"/></net>

<net id="2837"><net_src comp="1508" pin="1"/><net_sink comp="2834" pin=0"/></net>

<net id="2838"><net_src comp="2834" pin="1"/><net_sink comp="2304" pin=0"/></net>

<net id="2842"><net_src comp="1512" pin="11"/><net_sink comp="2839" pin=0"/></net>

<net id="2843"><net_src comp="2839" pin="1"/><net_sink comp="2007" pin=0"/></net>

<net id="2847"><net_src comp="1535" pin="11"/><net_sink comp="2844" pin=0"/></net>

<net id="2848"><net_src comp="2844" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2852"><net_src comp="1581" pin="11"/><net_sink comp="2849" pin=0"/></net>

<net id="2853"><net_src comp="2849" pin="1"/><net_sink comp="2025" pin=0"/></net>

<net id="2857"><net_src comp="1604" pin="11"/><net_sink comp="2854" pin=0"/></net>

<net id="2858"><net_src comp="2854" pin="1"/><net_sink comp="2034" pin=0"/></net>

<net id="2862"><net_src comp="1650" pin="1"/><net_sink comp="2859" pin=0"/></net>

<net id="2863"><net_src comp="2859" pin="1"/><net_sink comp="2313" pin=0"/></net>

<net id="2867"><net_src comp="1654" pin="11"/><net_sink comp="2864" pin=0"/></net>

<net id="2868"><net_src comp="2864" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2872"><net_src comp="1677" pin="11"/><net_sink comp="2869" pin=0"/></net>

<net id="2873"><net_src comp="2869" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2877"><net_src comp="1723" pin="1"/><net_sink comp="2874" pin=0"/></net>

<net id="2878"><net_src comp="2874" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="2882"><net_src comp="1727" pin="11"/><net_sink comp="2879" pin=0"/></net>

<net id="2883"><net_src comp="2879" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="2887"><net_src comp="1750" pin="11"/><net_sink comp="2884" pin=0"/></net>

<net id="2888"><net_src comp="2884" pin="1"/><net_sink comp="2070" pin=0"/></net>

<net id="2892"><net_src comp="1796" pin="1"/><net_sink comp="2889" pin=0"/></net>

<net id="2893"><net_src comp="2889" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2897"><net_src comp="1800" pin="11"/><net_sink comp="2894" pin=0"/></net>

<net id="2898"><net_src comp="2894" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="2902"><net_src comp="1823" pin="11"/><net_sink comp="2899" pin=0"/></net>

<net id="2903"><net_src comp="2899" pin="1"/><net_sink comp="2088" pin=0"/></net>

<net id="2907"><net_src comp="1869" pin="1"/><net_sink comp="2904" pin=0"/></net>

<net id="2908"><net_src comp="2904" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2912"><net_src comp="1873" pin="1"/><net_sink comp="2909" pin=0"/></net>

<net id="2913"><net_src comp="2909" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="2917"><net_src comp="1877" pin="13"/><net_sink comp="2914" pin=0"/></net>

<net id="2918"><net_src comp="2914" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="2922"><net_src comp="1904" pin="13"/><net_sink comp="2919" pin=0"/></net>

<net id="2923"><net_src comp="2919" pin="1"/><net_sink comp="1962" pin=0"/></net>

<net id="2927"><net_src comp="1934" pin="2"/><net_sink comp="2924" pin=0"/></net>

<net id="2928"><net_src comp="2924" pin="1"/><net_sink comp="2181" pin=1"/></net>

<net id="2932"><net_src comp="1942" pin="2"/><net_sink comp="2929" pin=0"/></net>

<net id="2933"><net_src comp="2929" pin="1"/><net_sink comp="2190" pin=1"/></net>

<net id="2937"><net_src comp="1953" pin="2"/><net_sink comp="2934" pin=0"/></net>

<net id="2938"><net_src comp="2934" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2942"><net_src comp="1965" pin="2"/><net_sink comp="2939" pin=0"/></net>

<net id="2943"><net_src comp="2939" pin="1"/><net_sink comp="2286" pin=0"/></net>

<net id="2947"><net_src comp="1974" pin="2"/><net_sink comp="2944" pin=0"/></net>

<net id="2948"><net_src comp="2944" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="2952"><net_src comp="1983" pin="2"/><net_sink comp="2949" pin=0"/></net>

<net id="2953"><net_src comp="2949" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2957"><net_src comp="1992" pin="2"/><net_sink comp="2954" pin=0"/></net>

<net id="2958"><net_src comp="2954" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="2962"><net_src comp="2001" pin="2"/><net_sink comp="2959" pin=0"/></net>

<net id="2963"><net_src comp="2959" pin="1"/><net_sink comp="2304" pin=0"/></net>

<net id="2967"><net_src comp="2010" pin="2"/><net_sink comp="2964" pin=0"/></net>

<net id="2968"><net_src comp="2964" pin="1"/><net_sink comp="2181" pin=0"/></net>

<net id="2972"><net_src comp="2019" pin="2"/><net_sink comp="2969" pin=0"/></net>

<net id="2973"><net_src comp="2969" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2977"><net_src comp="2028" pin="2"/><net_sink comp="2974" pin=0"/></net>

<net id="2978"><net_src comp="2974" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="2982"><net_src comp="2037" pin="2"/><net_sink comp="2979" pin=0"/></net>

<net id="2983"><net_src comp="2979" pin="1"/><net_sink comp="2313" pin=0"/></net>

<net id="2987"><net_src comp="2046" pin="2"/><net_sink comp="2984" pin=0"/></net>

<net id="2988"><net_src comp="2984" pin="1"/><net_sink comp="2259" pin=0"/></net>

<net id="2992"><net_src comp="2055" pin="2"/><net_sink comp="2989" pin=0"/></net>

<net id="2993"><net_src comp="2989" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="2997"><net_src comp="2064" pin="2"/><net_sink comp="2994" pin=0"/></net>

<net id="2998"><net_src comp="2994" pin="1"/><net_sink comp="2277" pin=0"/></net>

<net id="3002"><net_src comp="2073" pin="2"/><net_sink comp="2999" pin=0"/></net>

<net id="3003"><net_src comp="2999" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="3007"><net_src comp="2082" pin="2"/><net_sink comp="3004" pin=0"/></net>

<net id="3008"><net_src comp="3004" pin="1"/><net_sink comp="2190" pin=0"/></net>

<net id="3012"><net_src comp="2091" pin="2"/><net_sink comp="3009" pin=0"/></net>

<net id="3013"><net_src comp="3009" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="3017"><net_src comp="2101" pin="4"/><net_sink comp="3014" pin=0"/></net>

<net id="3018"><net_src comp="3014" pin="1"/><net_sink comp="2219" pin=8"/></net>

<net id="3022"><net_src comp="2115" pin="4"/><net_sink comp="3019" pin=0"/></net>

<net id="3023"><net_src comp="3019" pin="1"/><net_sink comp="2219" pin=6"/></net>

<net id="3027"><net_src comp="2129" pin="4"/><net_sink comp="3024" pin=0"/></net>

<net id="3028"><net_src comp="3024" pin="1"/><net_sink comp="2219" pin=4"/></net>

<net id="3032"><net_src comp="2143" pin="4"/><net_sink comp="3029" pin=0"/></net>

<net id="3033"><net_src comp="3029" pin="1"/><net_sink comp="2219" pin=7"/></net>

<net id="3037"><net_src comp="2157" pin="4"/><net_sink comp="3034" pin=0"/></net>

<net id="3038"><net_src comp="3034" pin="1"/><net_sink comp="2219" pin=5"/></net>

<net id="3042"><net_src comp="2171" pin="4"/><net_sink comp="3039" pin=0"/></net>

<net id="3043"><net_src comp="3039" pin="1"/><net_sink comp="2219" pin=3"/></net>

<net id="3047"><net_src comp="2199" pin="4"/><net_sink comp="3044" pin=0"/></net>

<net id="3048"><net_src comp="3044" pin="1"/><net_sink comp="2219" pin=2"/></net>

<net id="3052"><net_src comp="2209" pin="4"/><net_sink comp="3049" pin=0"/></net>

<net id="3053"><net_src comp="3049" pin="1"/><net_sink comp="2219" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_compute_to_write | {8 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7 | {3 }
	Port: compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6 | {3 }
 - Input state : 
	Port: compute_pfb_Pipeline_compute_loop : stream_read_to_compute | {3 }
	Port: compute_pfb_Pipeline_compute_loop : write_bank_idx_load | {1 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {3 4 5 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {3 4 5 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {3 4 5 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {3 4 5 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {3 4 5 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7 | {3 4 }
	Port: compute_pfb_Pipeline_compute_loop : compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6 | {3 4 }
  - Chain level:
	State 1
		store_ln56 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		xor_ln56 : 1
		trunc_ln56 : 1
		zext_ln78_3 : 1
		mul_ln78 : 2
		tmp_1 : 3
		sext_ln78 : 1
		zext_ln78_5 : 2
		mul_ln78_2 : 3
		tmp_3 : 4
		add_ln77 : 1
		icmp_ln77 : 2
		select_ln77 : 3
		store_ln56 : 2
		store_ln77 : 4
	State 3
		add_ln56_1 : 1
		tmp : 1
		zext_ln56_1 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load : 4
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load : 4
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load : 4
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load : 4
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load : 4
		zext_ln78_4 : 1
		mul_ln78_1 : 2
		tmp_2 : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load : 2
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln63 : 1
		store_ln56 : 2
	State 4
		w : 1
		sext_ln80 : 2
		mul_ln81 : 3
		mul_ln77 : 3
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 : 1
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 : 2
		compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 : 2
		w_3 : 1
		mul_ln81_1 : 3
		mul_ln77_1 : 3
		mul_ln81_2 : 3
		mul_ln77_2 : 3
		sample_i_1 : 1
		sample_i_2 : 1
		sample_i_3 : 1
		sext_ln80_9 : 2
		sext_ln80_10 : 2
		mul_ln80 : 3
		sample_i_5 : 1
		sample_i_6 : 1
		sample_i_7 : 1
		sext_ln80_13 : 2
		mul_ln80_1 : 3
		sample_i_9 : 1
		sample_i : 1
		sample_i_16 : 1
		sext_ln80_16 : 2
		mul_ln80_2 : 3
		sample_i_10 : 1
		sample_i_11 : 1
		sample_i_13 : 1
		sample_q_1 : 1
		sample_q_2 : 1
		sample_q_3 : 1
		sext_ln81_6 : 2
		mul_ln81_4 : 3
		sample_q_5 : 1
		sample_q_6 : 1
		sample_q_7 : 1
		sext_ln81_9 : 2
		mul_ln81_5 : 3
		sample_q_9 : 1
		sample_q : 1
		sample_q_16 : 1
		sext_ln81_12 : 2
		mul_ln81_6 : 3
		sample_q_10 : 1
		sample_q_11 : 1
		sample_q_13 : 1
		sext_ln80_19 : 2
		mul_ln80_3 : 3
		sext_ln81_15 : 2
		mul_ln81_7 : 3
	State 5
		w_1 : 1
		w_2 : 1
		mul_ln81_3 : 1
		mul_ln77_3 : 1
	State 6
		mul_ln77_4 : 1
		mul_ln77_5 : 1
		tmp3 : 2
		tmp7 : 2
		mul_ln77_6 : 1
		mul_ln77_7 : 1
		tmp11 : 2
		tmp15 : 2
		mul_ln77_8 : 1
		mul_ln77_9 : 1
		tmp19 : 2
		tmp23 : 2
		mul_ln77_10 : 1
		mul_ln77_11 : 1
		mul_ln77_12 : 1
		mul_ln77_13 : 1
		tmp27 : 2
		tmp31 : 2
		mul_ln77_14 : 1
		mul_ln77_15 : 1
		tmp32 : 2
		tmp33 : 2
		mul_ln77_16 : 1
		mul_ln77_17 : 1
		tmp34 : 2
		tmp35 : 2
		mul_ln77_18 : 1
		mul_ln77_19 : 1
		tmp37 : 2
		tmp39 : 2
	State 7
		tmp2 : 1
		result_pack_i_1 : 2
		tmp6 : 1
		result_pack_i_2 : 2
		tmp10 : 1
		result_pack_i_3 : 2
		tmp14 : 1
		result_pack_q_1 : 2
		tmp18 : 1
		result_pack_q_2 : 2
		tmp22 : 1
		result_pack_q_3 : 2
		tmp26 : 1
		tmp30 : 1
		result_pack_i : 2
		result_pack_q : 2
	State 8
		write_ln87 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                w_fu_1197                |    0    |    0    |    21   |
|          |               w_3_fu_1250               |    0    |    0    |    21   |
|          |            sample_i_1_fu_1289           |    0    |    0    |    17   |
|          |            sample_i_2_fu_1312           |    0    |    0    |    17   |
|          |            sample_i_3_fu_1335           |    0    |    0    |    17   |
|          |            sample_i_5_fu_1366           |    0    |    0    |    17   |
|          |            sample_i_6_fu_1389           |    0    |    0    |    17   |
|          |            sample_i_7_fu_1412           |    0    |    0    |    17   |
|          |            sample_i_9_fu_1439           |    0    |    0    |    17   |
|          |             sample_i_fu_1462            |    0    |    0    |    17   |
|          |           sample_i_16_fu_1485           |    0    |    0    |    17   |
|          |           sample_i_10_fu_1512           |    0    |    0    |    17   |
|          |           sample_i_11_fu_1535           |    0    |    0    |    17   |
| sparsemux|           sample_i_13_fu_1558           |    0    |    0    |    17   |
|          |            sample_q_1_fu_1581           |    0    |    0    |    17   |
|          |            sample_q_2_fu_1604           |    0    |    0    |    17   |
|          |            sample_q_3_fu_1627           |    0    |    0    |    17   |
|          |            sample_q_5_fu_1654           |    0    |    0    |    17   |
|          |            sample_q_6_fu_1677           |    0    |    0    |    17   |
|          |            sample_q_7_fu_1700           |    0    |    0    |    17   |
|          |            sample_q_9_fu_1727           |    0    |    0    |    17   |
|          |             sample_q_fu_1750            |    0    |    0    |    17   |
|          |           sample_q_16_fu_1773           |    0    |    0    |    17   |
|          |           sample_q_10_fu_1800           |    0    |    0    |    17   |
|          |           sample_q_11_fu_1823           |    0    |    0    |    17   |
|          |           sample_q_13_fu_1846           |    0    |    0    |    17   |
|          |               w_1_fu_1877               |    0    |    0    |    21   |
|          |               w_2_fu_1904               |    0    |    0    |    21   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln56_fu_892             |    0    |    0    |    11   |
|          |             add_ln77_fu_958             |    0    |    0    |    11   |
|          |            add_ln56_1_fu_1033           |    0    |    0    |    22   |
|          |               tmp2_fu_2097              |    0    |    0    |    31   |
|          |               tmp6_fu_2111              |    0    |    0    |    31   |
|          |              tmp10_fu_2125              |    0    |    0    |    31   |
|    add   |              tmp14_fu_2139              |    0    |    0    |    31   |
|          |              tmp18_fu_2153              |    0    |    0    |    31   |
|          |              tmp22_fu_2167              |    0    |    0    |    31   |
|          |              tmp36_fu_2181              |    0    |    0    |    31   |
|          |              tmp26_fu_2185              |    0    |    0    |    31   |
|          |              tmp38_fu_2190              |    0    |    0    |    31   |
|          |              tmp30_fu_2194              |    0    |    0    |    31   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             mul_ln78_fu_915             |    1    |    0    |    6    |
|          |            mul_ln78_2_fu_939            |    1    |    0    |    6    |
|          |            mul_ln78_1_fu_1168           |    1    |    0    |    6    |
|          |            mul_ln81_3_fu_1934           |    1    |    0    |    6    |
|          |            mul_ln77_3_fu_1942           |    1    |    0    |    6    |
|          |            mul_ln77_4_fu_1953           |    1    |    0    |    6    |
|          |            mul_ln77_5_fu_1965           |    1    |    0    |    6    |
|          |            mul_ln77_6_fu_1974           |    1    |    0    |    6    |
|          |            mul_ln77_7_fu_1983           |    1    |    0    |    6    |
|          |            mul_ln77_8_fu_1992           |    1    |    0    |    6    |
|    mul   |            mul_ln77_9_fu_2001           |    1    |    0    |    6    |
|          |           mul_ln77_10_fu_2010           |    1    |    0    |    6    |
|          |           mul_ln77_11_fu_2019           |    1    |    0    |    6    |
|          |           mul_ln77_12_fu_2028           |    1    |    0    |    6    |
|          |           mul_ln77_13_fu_2037           |    1    |    0    |    6    |
|          |           mul_ln77_14_fu_2046           |    1    |    0    |    6    |
|          |           mul_ln77_15_fu_2055           |    1    |    0    |    6    |
|          |           mul_ln77_16_fu_2064           |    1    |    0    |    6    |
|          |           mul_ln77_17_fu_2073           |    1    |    0    |    6    |
|          |           mul_ln77_18_fu_2082           |    1    |    0    |    6    |
|          |           mul_ln77_19_fu_2091           |    1    |    0    |    6    |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln56_fu_886            |    0    |    0    |    11   |
|          |             icmp_ln77_fu_964            |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               grp_fu_2232               |    1    |    0    |    0    |
|          |               grp_fu_2241               |    1    |    0    |    0    |
|          |               grp_fu_2250               |    1    |    0    |    0    |
|          |               grp_fu_2259               |    1    |    0    |    0    |
|          |               grp_fu_2268               |    1    |    0    |    0    |
|          |               grp_fu_2277               |    1    |    0    |    0    |
|  muladd  |               grp_fu_2286               |    1    |    0    |    0    |
|          |               grp_fu_2295               |    1    |    0    |    0    |
|          |               grp_fu_2304               |    1    |    0    |    0    |
|          |               grp_fu_2313               |    1    |    0    |    0    |
|          |               grp_fu_2322               |    1    |    0    |    0    |
|          |               grp_fu_2331               |    1    |    0    |    0    |
|          |               grp_fu_2340               |    1    |    0    |    0    |
|          |               grp_fu_2349               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|    xor   |             xor_ln56_fu_901             |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|
|  select  |            select_ln77_fu_970           |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |   write_bank_idx_load_read_read_fu_228  |    0    |    0    |    0    |
|          | stream_read_to_compute_read_read_fu_234 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |         write_ln87_write_fu_240         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln56_fu_907            |    0    |    0    |    0    |
|          |           input_pack_i_fu_1058          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln78_3_fu_911           |    0    |    0    |    0    |
|          |            zext_ln78_5_fu_935           |    0    |    0    |    0    |
|          |             zext_ln56_fu_991            |    0    |    0    |    0    |
|   zext   |           zext_ln56_1_fu_1049           |    0    |    0    |    0    |
|          |           zext_ln78_4_fu_1164           |    0    |    0    |    0    |
|          |           zext_ln78_2_fu_1184           |    0    |    0    |    0    |
|          |            zext_ln78_fu_1234            |    0    |    0    |    0    |
|          |           zext_ln78_1_fu_1242           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |               tmp_1_fu_921              |    0    |    0    |    0    |
|          |               tmp_3_fu_945              |    0    |    0    |    0    |
|          |               tmp_fu_1039               |    0    |    0    |    0    |
|          |           input_pack_q_fu_1066          |    0    |    0    |    0    |
|          |          input_pack_i_4_fu_1080         |    0    |    0    |    0    |
|          |          input_pack_q_4_fu_1094         |    0    |    0    |    0    |
|          |          input_pack_i_5_fu_1108         |    0    |    0    |    0    |
|          |          input_pack_q_5_fu_1122         |    0    |    0    |    0    |
|          |          input_pack_i_6_fu_1136         |    0    |    0    |    0    |
|partselect|          input_pack_q_6_fu_1150         |    0    |    0    |    0    |
|          |              tmp_2_fu_1174              |    0    |    0    |    0    |
|          |         result_pack_i_1_fu_2101         |    0    |    0    |    0    |
|          |         result_pack_i_2_fu_2115         |    0    |    0    |    0    |
|          |         result_pack_i_3_fu_2129         |    0    |    0    |    0    |
|          |         result_pack_q_1_fu_2143         |    0    |    0    |    0    |
|          |         result_pack_q_2_fu_2157         |    0    |    0    |    0    |
|          |         result_pack_q_3_fu_2171         |    0    |    0    |    0    |
|          |          result_pack_i_fu_2199          |    0    |    0    |    0    |
|          |          result_pack_q_fu_2209          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             sext_ln78_fu_931            |    0    |    0    |    0    |
|          |            sext_ln80_fu_1224            |    0    |    0    |    0    |
|          |           sext_ln80_1_fu_1228           |    0    |    0    |    0    |
|          |            sext_ln81_fu_1231            |    0    |    0    |    0    |
|          |           sext_ln80_2_fu_1277           |    0    |    0    |    0    |
|          |           sext_ln81_1_fu_1280           |    0    |    0    |    0    |
|          |           sext_ln80_3_fu_1283           |    0    |    0    |    0    |
|          |           sext_ln81_2_fu_1286           |    0    |    0    |    0    |
|          |           sext_ln80_9_fu_1358           |    0    |    0    |    0    |
|          |           sext_ln80_10_fu_1362          |    0    |    0    |    0    |
|          |           sext_ln80_13_fu_1435          |    0    |    0    |    0    |
|          |           sext_ln80_16_fu_1508          |    0    |    0    |    0    |
|          |           sext_ln81_6_fu_1650           |    0    |    0    |    0    |
|          |           sext_ln81_9_fu_1723           |    0    |    0    |    0    |
|          |           sext_ln81_12_fu_1796          |    0    |    0    |    0    |
|          |           sext_ln80_19_fu_1869          |    0    |    0    |    0    |
|          |           sext_ln81_15_fu_1873          |    0    |    0    |    0    |
|          |           sext_ln80_4_fu_1931           |    0    |    0    |    0    |
|   sext   |           sext_ln81_3_fu_1939           |    0    |    0    |    0    |
|          |           sext_ln80_5_fu_1947           |    0    |    0    |    0    |
|          |           sext_ln80_6_fu_1950           |    0    |    0    |    0    |
|          |           sext_ln80_7_fu_1959           |    0    |    0    |    0    |
|          |           sext_ln80_8_fu_1962           |    0    |    0    |    0    |
|          |           sext_ln80_11_fu_1971          |    0    |    0    |    0    |
|          |           sext_ln80_12_fu_1980          |    0    |    0    |    0    |
|          |           sext_ln80_14_fu_1989          |    0    |    0    |    0    |
|          |           sext_ln80_15_fu_1998          |    0    |    0    |    0    |
|          |           sext_ln80_17_fu_2007          |    0    |    0    |    0    |
|          |           sext_ln80_18_fu_2016          |    0    |    0    |    0    |
|          |           sext_ln81_4_fu_2025           |    0    |    0    |    0    |
|          |           sext_ln81_5_fu_2034           |    0    |    0    |    0    |
|          |           sext_ln81_7_fu_2043           |    0    |    0    |    0    |
|          |           sext_ln81_8_fu_2052           |    0    |    0    |    0    |
|          |           sext_ln81_10_fu_2061          |    0    |    0    |    0    |
|          |           sext_ln81_11_fu_2070          |    0    |    0    |    0    |
|          |           sext_ln81_13_fu_2079          |    0    |    0    |    0    |
|          |           sext_ln81_14_fu_2088          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|bitconcatenate|         zext_ln78_4_cast_fu_1026        |    0    |    0    |    0    |
|          |               p_0_fu_2219               |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    35   |    0    |   1016  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------------+--------+
|                                                                                  |   FF   |
+----------------------------------------------------------------------------------+--------+
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr_reg_2615|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr_reg_2610|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr_reg_2605|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr_reg_2600|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr_reg_2595|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr_reg_2590|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr_reg_2585|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr_reg_2580|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr_reg_2575|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr_reg_2485|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr_reg_2515|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr_reg_2570|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr_reg_2565|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr_reg_2560|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr_reg_2555|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr_reg_2550|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr_reg_2545|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr_reg_2540|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr_reg_2535|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr_reg_2530|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr_reg_2525|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr_reg_2510|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr_reg_2480|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr_reg_2475|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr_reg_2505|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr_reg_2500|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr_reg_2495|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr_reg_2630|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr_reg_2625|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr_reg_2490|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr_reg_2620|   10   |
|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr_reg_2520 |   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1_reg_2727|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2_reg_2752|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3_reg_2680|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_reg_2650 |   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1_reg_2722|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2_reg_2747|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3_reg_2675|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_reg_2645 |   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1_reg_2717|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2_reg_2742|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3_reg_2670|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_reg_2640 |   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1_reg_2712|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2_reg_2737|   10   |
|compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3_reg_2665|   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_reg_2635 |   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1_reg_2732 |   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2_reg_2757 |   10   |
| compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3_reg_2685 |   10   |
|  compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_reg_2655  |   10   |
|                              input_pack_i_4_reg_2445                             |   16   |
|                              input_pack_i_5_reg_2455                             |   16   |
|                              input_pack_i_6_reg_2465                             |   16   |
|                               input_pack_i_reg_2435                              |   16   |
|                              input_pack_q_4_reg_2450                             |   16   |
|                              input_pack_q_5_reg_2460                             |   16   |
|                              input_pack_q_6_reg_2470                             |   16   |
|                               input_pack_q_reg_2440                              |   16   |
|                                   k_1_reg_2408                                   |   11   |
|                                    k_reg_2373                                    |   11   |
|                               mul_ln77_10_reg_2964                               |   31   |
|                               mul_ln77_11_reg_2969                               |   31   |
|                               mul_ln77_12_reg_2974                               |   31   |
|                               mul_ln77_13_reg_2979                               |   31   |
|                               mul_ln77_14_reg_2984                               |   31   |
|                               mul_ln77_15_reg_2989                               |   31   |
|                               mul_ln77_16_reg_2994                               |   31   |
|                               mul_ln77_17_reg_2999                               |   31   |
|                               mul_ln77_18_reg_3004                               |   31   |
|                               mul_ln77_19_reg_3009                               |   31   |
|                                mul_ln77_3_reg_2929                               |   31   |
|                                mul_ln77_4_reg_2934                               |   31   |
|                                mul_ln77_5_reg_2939                               |   31   |
|                                mul_ln77_6_reg_2944                               |   31   |
|                                mul_ln77_7_reg_2949                               |   31   |
|                                mul_ln77_8_reg_2954                               |   31   |
|                                mul_ln77_9_reg_2959                               |   31   |
|                                mul_ln81_3_reg_2924                               |   31   |
|                                phi_mul353_reg_2366                               |   22   |
|                               phi_urem355_reg_2358                               |   11   |
|                             result_pack_i_1_reg_3014                             |   16   |
|                             result_pack_i_2_reg_3019                             |   16   |
|                             result_pack_i_3_reg_3024                             |   16   |
|                              result_pack_i_reg_3044                              |   16   |
|                             result_pack_q_1_reg_3029                             |   16   |
|                             result_pack_q_2_reg_3034                             |   16   |
|                             result_pack_q_3_reg_3039                             |   16   |
|                              result_pack_q_reg_3049                              |   16   |
|                               sample_i_10_reg_2839                               |   16   |
|                               sample_i_11_reg_2844                               |   16   |
|                                sample_i_1_reg_2782                               |   16   |
|                                sample_i_2_reg_2787                               |   16   |
|                                sample_i_5_reg_2809                               |   16   |
|                                sample_i_6_reg_2814                               |   16   |
|                                sample_i_9_reg_2824                               |   16   |
|                                 sample_i_reg_2829                                |   16   |
|                               sample_q_10_reg_2894                               |   16   |
|                               sample_q_11_reg_2899                               |   16   |
|                                sample_q_1_reg_2849                               |   16   |
|                                sample_q_2_reg_2854                               |   16   |
|                                sample_q_5_reg_2864                               |   16   |
|                                sample_q_6_reg_2869                               |   16   |
|                                sample_q_9_reg_2879                               |   16   |
|                                 sample_q_reg_2884                                |   16   |
|                               sext_ln80_10_reg_2797                              |   31   |
|                               sext_ln80_13_reg_2819                              |   31   |
|                               sext_ln80_16_reg_2834                              |   31   |
|                               sext_ln80_19_reg_2904                              |   31   |
|                               sext_ln80_1_reg_2702                               |   31   |
|                               sext_ln80_2_reg_2762                               |   31   |
|                               sext_ln80_3_reg_2772                               |   31   |
|                               sext_ln80_9_reg_2792                               |   31   |
|                                sext_ln80_reg_2690                                |   31   |
|                               sext_ln81_12_reg_2889                              |   31   |
|                               sext_ln81_15_reg_2909                              |   31   |
|                               sext_ln81_1_reg_2767                               |   31   |
|                               sext_ln81_2_reg_2777                               |   31   |
|                               sext_ln81_6_reg_2859                               |   31   |
|                               sext_ln81_9_reg_2874                               |   31   |
|                                sext_ln81_reg_2707                                |   31   |
|                                  tmp_1_reg_2425                                  |    9   |
|                                  tmp_2_reg_2660                                  |   10   |
|                                  tmp_3_reg_2430                                  |   10   |
|                                trunc_ln56_reg_2417                               |    3   |
|                                   w_1_reg_2914                                   |   16   |
|                                   w_2_reg_2919                                   |   16   |
|                         write_bank_idx_load_read_reg_2380                        |    2   |
+----------------------------------------------------------------------------------+--------+
|                                       Total                                      |  2207  |
+----------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_506 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_506 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_516 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_516 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_526 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_526 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_536 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_536 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_546 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_546 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_596 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_602 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_608 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_614 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_620 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_626 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_632 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_638 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_644 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_650 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_656 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_662 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_668 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_674 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_680 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_686 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_692 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_698 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_704 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_710 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_716 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_722 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_728 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_734 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_740 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_746 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_752 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_758 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_764 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_770 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_776 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_782 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_2232    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2232    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2241    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2241    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2250    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2250    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2259    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2259    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2268    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2268    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2277    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2277    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2286    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2286    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2295    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2295    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2304    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2304    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2313    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2313    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2322    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2322    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2331    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2331    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2340    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2340    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_2349    |  p0  |   3  |  16  |   48   ||    13   |
|    grp_fu_2349    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1960  || 91.7804 ||   766   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   35   |    -   |    0   |  1016  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   91   |    -   |   766  |
|  Register |    -   |    -   |  2207  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   35   |   91   |  2207  |  1782  |
+-----------+--------+--------+--------+--------+
