#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffcc0d1ea0 .scope module, "BancoPruebas" "BancoPruebas" 2 11;
 .timescale -9 -10;
L_0x7f3b134e0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffcc106aa0_0 .net/2u *"_s0", 0 0, L_0x7f3b134e0060;  1 drivers
v0x7fffcc106ba0_0 .net "clk", 0 0, v0x7fffcc105db0_0;  1 drivers
v0x7fffcc106c60_0 .net "data_in0", 1 0, v0x7fffcc105f10_0;  1 drivers
v0x7fffcc106d00_0 .net "data_in1", 1 0, v0x7fffcc106020_0;  1 drivers
v0x7fffcc106da0_0 .net "data_out_cond", 1 0, v0x7fffcc0fc220_0;  1 drivers
v0x7fffcc106e60_0 .net "data_out_estr", 1 0, v0x7fffcc1007c0_0;  1 drivers
v0x7fffcc106f20_0 .net "gate_stim1", 0 0, v0x7fffcc106290_0;  1 drivers
v0x7fffcc107050_0 .net "gate_stim2", 0 0, v0x7fffcc106330_0;  1 drivers
v0x7fffcc1070f0_0 .net "gate_stim_indiv", 0 0, v0x7fffcc1063d0_0;  1 drivers
v0x7fffcc107220_0 .net "outAND", 0 0, L_0x7fffcc10b240;  1 drivers
v0x7fffcc1072c0_0 .net "outFFD", 0 0, L_0x7fffcc10b150;  1 drivers
v0x7fffcc107360_0 .net "outNOT", 0 0, L_0x7fffcc10add0;  1 drivers
v0x7fffcc107400_0 .net "outOR", 0 0, L_0x7fffcc10b490;  1 drivers
v0x7fffcc1074f0_0 .net "reset_L", 0 0, v0x7fffcc1066f0_0;  1 drivers
v0x7fffcc107590_0 .net "selector", 0 0, v0x7fffcc106790_0;  1 drivers
L_0x7fffcc10b020 .concat [ 1 1 0 0], v0x7fffcc106330_0, L_0x7f3b134e0060;
L_0x7fffcc10b150 .part v0x7fffcc0dee10_0, 0, 1;
S_0x7fffcc0d3e20 .scope module, "andy" "my_and" 2 48, 3 19 0, S_0x7fffcc0d1ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc10b240/d .functor AND 1, v0x7fffcc106290_0, v0x7fffcc106330_0, C4<1>, C4<1>;
L_0x7fffcc10b240 .delay 1 (33,33,33) L_0x7fffcc10b240/d;
v0x7fffcc0dd990_0 .net "A", 0 0, v0x7fffcc106290_0;  alias, 1 drivers
v0x7fffcc0dddc0_0 .net "B", 0 0, v0x7fffcc106330_0;  alias, 1 drivers
v0x7fffcc0de300_0 .net "OUT", 0 0, L_0x7fffcc10b240;  alias, 1 drivers
S_0x7fffcc0fba70 .scope module, "flopy" "my_flop" 2 44, 3 27 0, S_0x7fffcc0d1ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffcc0de840_0 .net "D", 1 0, L_0x7fffcc10b020;  1 drivers
v0x7fffcc0dee10_0 .var "Q", 1 0;
v0x7fffcc0e0a30_0 .net "clk", 0 0, v0x7fffcc106290_0;  alias, 1 drivers
E_0x7fffcc0c4f90 .event posedge, v0x7fffcc0dd990_0;
S_0x7fffcc0fbdb0 .scope module, "muxConductual" "desc_conductual_tarea2" 2 20, 4 1 0, S_0x7fffcc0d1ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_cond"
v0x7fffcc0fbfc0_0 .net "clk", 0 0, v0x7fffcc105db0_0;  alias, 1 drivers
v0x7fffcc0fc080_0 .net "data_in0", 1 0, v0x7fffcc105f10_0;  alias, 1 drivers
v0x7fffcc0fc160_0 .net "data_in1", 1 0, v0x7fffcc106020_0;  alias, 1 drivers
v0x7fffcc0fc220_0 .var "data_out_cond", 1 0;
v0x7fffcc0fc300_0 .net "reset_L", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc0fc410_0 .var "salMux1", 1 0;
v0x7fffcc0fc4f0_0 .net "selector", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
E_0x7fffcc0c4170 .event posedge, v0x7fffcc0fbfc0_0;
E_0x7fffcc0c4280 .event edge, v0x7fffcc0fc4f0_0, v0x7fffcc0fc160_0, v0x7fffcc0fc080_0;
S_0x7fffcc0fc670 .scope module, "muxEstructural" "desc_estructural_tarea2" 2 31, 5 3 0, S_0x7fffcc0d1ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_estr"
v0x7fffcc104670_0 .net "D", 1 0, L_0x7fffcc10ad30;  1 drivers
v0x7fffcc1047a0_0 .net "clk", 0 0, v0x7fffcc105db0_0;  alias, 1 drivers
v0x7fffcc1048b0_0 .net "data_in0", 1 0, v0x7fffcc105f10_0;  alias, 1 drivers
v0x7fffcc1049a0_0 .net "data_in1", 1 0, v0x7fffcc106020_0;  alias, 1 drivers
v0x7fffcc104a90_0 .net "data_out_estr", 1 0, v0x7fffcc1007c0_0;  alias, 1 drivers
v0x7fffcc104ba0_0 .net "reset_L", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc104c40_0 .net "salMux1", 1 0, L_0x7fffcc1091a0;  1 drivers
v0x7fffcc104d30_0 .net "selector", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
S_0x7fffcc0fc8e0 .scope module, "firstMux" "my_2bit_mux" 5 12, 3 57 0, S_0x7fffcc0fc670;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 2 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 2 "OUT"
v0x7fffcc100140_0 .net "A", 1 0, v0x7fffcc105f10_0;  alias, 1 drivers
v0x7fffcc100220_0 .net "B", 1 0, v0x7fffcc106020_0;  alias, 1 drivers
v0x7fffcc1002c0_0 .net "OUT", 1 0, L_0x7fffcc1091a0;  alias, 1 drivers
v0x7fffcc100360_0 .net "SEL", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
L_0x7fffcc108310 .part v0x7fffcc105f10_0, 0, 1;
L_0x7fffcc1083d0 .part v0x7fffcc106020_0, 0, 1;
L_0x7fffcc109060 .part v0x7fffcc105f10_0, 1, 1;
L_0x7fffcc109100 .part v0x7fffcc106020_0, 1, 1;
L_0x7fffcc1091a0 .concat8 [ 1 1 0 0], L_0x7fffcc107fb0, L_0x7fffcc108d00;
S_0x7fffcc0fcad0 .scope module, "mux0" "my_1bit_mux" 3 62, 3 36 0, S_0x7fffcc0fc8e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffcc0fe000_0 .net "A", 0 0, L_0x7fffcc108310;  1 drivers
v0x7fffcc0fe0d0_0 .net "B", 0 0, L_0x7fffcc1083d0;  1 drivers
v0x7fffcc0fe1a0_0 .net "OUT", 0 0, L_0x7fffcc107fb0;  1 drivers
v0x7fffcc0fe2a0_0 .net "SEL", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
v0x7fffcc0fe340_0 .net "salAndA_notSel", 0 0, L_0x7fffcc1079b0;  1 drivers
v0x7fffcc0fe480_0 .net "salAndB_Sel", 0 0, L_0x7fffcc107cd0;  1 drivers
v0x7fffcc0fe570_0 .net "salNotSel", 0 0, L_0x7fffcc107630;  1 drivers
S_0x7fffcc0fccf0 .scope module, "andA_notSel" "my_and" 3 44, 3 19 0, S_0x7fffcc0fcad0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc1079b0/d .functor AND 1, L_0x7fffcc108310, L_0x7fffcc107630, C4<1>, C4<1>;
L_0x7fffcc1079b0 .delay 1 (33,33,33) L_0x7fffcc1079b0/d;
v0x7fffcc0fcf50_0 .net "A", 0 0, L_0x7fffcc108310;  alias, 1 drivers
v0x7fffcc0fd030_0 .net "B", 0 0, L_0x7fffcc107630;  alias, 1 drivers
v0x7fffcc0fd0f0_0 .net "OUT", 0 0, L_0x7fffcc1079b0;  alias, 1 drivers
S_0x7fffcc0fd240 .scope module, "andB_Sel" "my_and" 3 48, 3 19 0, S_0x7fffcc0fcad0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc107cd0/d .functor AND 1, L_0x7fffcc1083d0, v0x7fffcc106790_0, C4<1>, C4<1>;
L_0x7fffcc107cd0 .delay 1 (33,33,33) L_0x7fffcc107cd0/d;
v0x7fffcc0fd460_0 .net "A", 0 0, L_0x7fffcc1083d0;  alias, 1 drivers
v0x7fffcc0fd540_0 .net "B", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
v0x7fffcc0fd630_0 .net "OUT", 0 0, L_0x7fffcc107cd0;  alias, 1 drivers
S_0x7fffcc0fd740 .scope module, "notSel" "my_not" 3 41, 3 4 0, S_0x7fffcc0fcad0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffcc107630/d .functor NOT 1, v0x7fffcc106790_0, C4<0>, C4<0>, C4<0>;
L_0x7fffcc107630 .delay 1 (40,40,40) L_0x7fffcc107630/d;
v0x7fffcc0fd940_0 .net "IN", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
v0x7fffcc0fda30_0 .net "OUT", 0 0, L_0x7fffcc107630;  alias, 1 drivers
S_0x7fffcc0fdb10 .scope module, "orOUT" "my_or" 3 52, 3 11 0, S_0x7fffcc0fcad0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc107fb0/d .functor OR 1, L_0x7fffcc1079b0, L_0x7fffcc107cd0, C4<0>, C4<0>;
L_0x7fffcc107fb0 .delay 1 (58,58,58) L_0x7fffcc107fb0/d;
v0x7fffcc0fdd30_0 .net "A", 0 0, L_0x7fffcc1079b0;  alias, 1 drivers
v0x7fffcc0fde20_0 .net "B", 0 0, L_0x7fffcc107cd0;  alias, 1 drivers
v0x7fffcc0fdef0_0 .net "OUT", 0 0, L_0x7fffcc107fb0;  alias, 1 drivers
S_0x7fffcc0fe660 .scope module, "mux1" "my_1bit_mux" 3 67, 3 36 0, S_0x7fffcc0fc8e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffcc0ffae0_0 .net "A", 0 0, L_0x7fffcc109060;  1 drivers
v0x7fffcc0ffbb0_0 .net "B", 0 0, L_0x7fffcc109100;  1 drivers
v0x7fffcc0ffc80_0 .net "OUT", 0 0, L_0x7fffcc108d00;  1 drivers
v0x7fffcc0ffd80_0 .net "SEL", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
v0x7fffcc0ffe20_0 .net "salAndA_notSel", 0 0, L_0x7fffcc108700;  1 drivers
v0x7fffcc0fff60_0 .net "salAndB_Sel", 0 0, L_0x7fffcc108a20;  1 drivers
v0x7fffcc100050_0 .net "salNotSel", 0 0, L_0x7fffcc108470;  1 drivers
S_0x7fffcc0fe8c0 .scope module, "andA_notSel" "my_and" 3 44, 3 19 0, S_0x7fffcc0fe660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc108700/d .functor AND 1, L_0x7fffcc109060, L_0x7fffcc108470, C4<1>, C4<1>;
L_0x7fffcc108700 .delay 1 (33,33,33) L_0x7fffcc108700/d;
v0x7fffcc0feb00_0 .net "A", 0 0, L_0x7fffcc109060;  alias, 1 drivers
v0x7fffcc0febe0_0 .net "B", 0 0, L_0x7fffcc108470;  alias, 1 drivers
v0x7fffcc0feca0_0 .net "OUT", 0 0, L_0x7fffcc108700;  alias, 1 drivers
S_0x7fffcc0fedc0 .scope module, "andB_Sel" "my_and" 3 48, 3 19 0, S_0x7fffcc0fe660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc108a20/d .functor AND 1, L_0x7fffcc109100, v0x7fffcc106790_0, C4<1>, C4<1>;
L_0x7fffcc108a20 .delay 1 (33,33,33) L_0x7fffcc108a20/d;
v0x7fffcc0fefe0_0 .net "A", 0 0, L_0x7fffcc109100;  alias, 1 drivers
v0x7fffcc0ff0c0_0 .net "B", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
v0x7fffcc0ff180_0 .net "OUT", 0 0, L_0x7fffcc108a20;  alias, 1 drivers
S_0x7fffcc0ff280 .scope module, "notSel" "my_not" 3 41, 3 4 0, S_0x7fffcc0fe660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffcc108470/d .functor NOT 1, v0x7fffcc106790_0, C4<0>, C4<0>, C4<0>;
L_0x7fffcc108470 .delay 1 (40,40,40) L_0x7fffcc108470/d;
v0x7fffcc0ff440_0 .net "IN", 0 0, v0x7fffcc106790_0;  alias, 1 drivers
v0x7fffcc0ff4e0_0 .net "OUT", 0 0, L_0x7fffcc108470;  alias, 1 drivers
S_0x7fffcc0ff5f0 .scope module, "orOUT" "my_or" 3 52, 3 11 0, S_0x7fffcc0fe660;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc108d00/d .functor OR 1, L_0x7fffcc108700, L_0x7fffcc108a20, C4<0>, C4<0>;
L_0x7fffcc108d00 .delay 1 (58,58,58) L_0x7fffcc108d00/d;
v0x7fffcc0ff810_0 .net "A", 0 0, L_0x7fffcc108700;  alias, 1 drivers
v0x7fffcc0ff900_0 .net "B", 0 0, L_0x7fffcc108a20;  alias, 1 drivers
v0x7fffcc0ff9d0_0 .net "OUT", 0 0, L_0x7fffcc108d00;  alias, 1 drivers
S_0x7fffcc100480 .scope module, "outFlop" "my_flop" 5 22, 3 27 0, S_0x7fffcc0fc670;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffcc1006c0_0 .net "D", 1 0, L_0x7fffcc10ad30;  alias, 1 drivers
v0x7fffcc1007c0_0 .var "Q", 1 0;
v0x7fffcc1008a0_0 .net "clk", 0 0, v0x7fffcc105db0_0;  alias, 1 drivers
S_0x7fffcc1009b0 .scope module, "secondMux" "my_2bit_mux" 5 17, 3 57 0, S_0x7fffcc0fc670;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 2 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 2 "OUT"
L_0x7f3b134e0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffcc104330_0 .net "A", 1 0, L_0x7f3b134e0018;  1 drivers
v0x7fffcc104430_0 .net "B", 1 0, L_0x7fffcc1091a0;  alias, 1 drivers
v0x7fffcc1044f0_0 .net "OUT", 1 0, L_0x7fffcc10ad30;  alias, 1 drivers
v0x7fffcc104590_0 .net "SEL", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
L_0x7fffcc109e30 .part L_0x7f3b134e0018, 0, 1;
L_0x7fffcc109ed0 .part L_0x7fffcc1091a0, 0, 1;
L_0x7fffcc10aba0 .part L_0x7f3b134e0018, 1, 1;
L_0x7fffcc10ac90 .part L_0x7fffcc1091a0, 1, 1;
L_0x7fffcc10ad30 .concat8 [ 1 1 0 0], L_0x7fffcc109ad0, L_0x7fffcc10a840;
S_0x7fffcc100c50 .scope module, "mux0" "my_1bit_mux" 3 62, 3 36 0, S_0x7fffcc1009b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffcc1021f0_0 .net "A", 0 0, L_0x7fffcc109e30;  1 drivers
v0x7fffcc1022c0_0 .net "B", 0 0, L_0x7fffcc109ed0;  1 drivers
v0x7fffcc102390_0 .net "OUT", 0 0, L_0x7fffcc109ad0;  1 drivers
v0x7fffcc102490_0 .net "SEL", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc102530_0 .net "salAndA_notSel", 0 0, L_0x7fffcc1094d0;  1 drivers
v0x7fffcc102670_0 .net "salAndB_Sel", 0 0, L_0x7fffcc1097f0;  1 drivers
v0x7fffcc102760_0 .net "salNotSel", 0 0, L_0x7fffcc109240;  1 drivers
S_0x7fffcc100ec0 .scope module, "andA_notSel" "my_and" 3 44, 3 19 0, S_0x7fffcc100c50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc1094d0/d .functor AND 1, L_0x7fffcc109e30, L_0x7fffcc109240, C4<1>, C4<1>;
L_0x7fffcc1094d0 .delay 1 (33,33,33) L_0x7fffcc1094d0/d;
v0x7fffcc101100_0 .net "A", 0 0, L_0x7fffcc109e30;  alias, 1 drivers
v0x7fffcc1011e0_0 .net "B", 0 0, L_0x7fffcc109240;  alias, 1 drivers
v0x7fffcc1012a0_0 .net "OUT", 0 0, L_0x7fffcc1094d0;  alias, 1 drivers
S_0x7fffcc1013f0 .scope module, "andB_Sel" "my_and" 3 48, 3 19 0, S_0x7fffcc100c50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc1097f0/d .functor AND 1, L_0x7fffcc109ed0, v0x7fffcc1066f0_0, C4<1>, C4<1>;
L_0x7fffcc1097f0 .delay 1 (33,33,33) L_0x7fffcc1097f0/d;
v0x7fffcc101610_0 .net "A", 0 0, L_0x7fffcc109ed0;  alias, 1 drivers
v0x7fffcc1016f0_0 .net "B", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc1017e0_0 .net "OUT", 0 0, L_0x7fffcc1097f0;  alias, 1 drivers
S_0x7fffcc1018f0 .scope module, "notSel" "my_not" 3 41, 3 4 0, S_0x7fffcc100c50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffcc109240/d .functor NOT 1, v0x7fffcc1066f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffcc109240 .delay 1 (40,40,40) L_0x7fffcc109240/d;
v0x7fffcc101b30_0 .net "IN", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc101c20_0 .net "OUT", 0 0, L_0x7fffcc109240;  alias, 1 drivers
S_0x7fffcc101d00 .scope module, "orOUT" "my_or" 3 52, 3 11 0, S_0x7fffcc100c50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc109ad0/d .functor OR 1, L_0x7fffcc1094d0, L_0x7fffcc1097f0, C4<0>, C4<0>;
L_0x7fffcc109ad0 .delay 1 (58,58,58) L_0x7fffcc109ad0/d;
v0x7fffcc101f20_0 .net "A", 0 0, L_0x7fffcc1094d0;  alias, 1 drivers
v0x7fffcc102010_0 .net "B", 0 0, L_0x7fffcc1097f0;  alias, 1 drivers
v0x7fffcc1020e0_0 .net "OUT", 0 0, L_0x7fffcc109ad0;  alias, 1 drivers
S_0x7fffcc102850 .scope module, "mux1" "my_1bit_mux" 3 67, 3 36 0, S_0x7fffcc1009b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffcc103cd0_0 .net "A", 0 0, L_0x7fffcc10aba0;  1 drivers
v0x7fffcc103da0_0 .net "B", 0 0, L_0x7fffcc10ac90;  1 drivers
v0x7fffcc103e70_0 .net "OUT", 0 0, L_0x7fffcc10a840;  1 drivers
v0x7fffcc103f70_0 .net "SEL", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc104010_0 .net "salAndA_notSel", 0 0, L_0x7fffcc10a240;  1 drivers
v0x7fffcc104150_0 .net "salAndB_Sel", 0 0, L_0x7fffcc10a560;  1 drivers
v0x7fffcc104240_0 .net "salNotSel", 0 0, L_0x7fffcc10a000;  1 drivers
S_0x7fffcc102ab0 .scope module, "andA_notSel" "my_and" 3 44, 3 19 0, S_0x7fffcc102850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc10a240/d .functor AND 1, L_0x7fffcc10aba0, L_0x7fffcc10a000, C4<1>, C4<1>;
L_0x7fffcc10a240 .delay 1 (33,33,33) L_0x7fffcc10a240/d;
v0x7fffcc102cf0_0 .net "A", 0 0, L_0x7fffcc10aba0;  alias, 1 drivers
v0x7fffcc102dd0_0 .net "B", 0 0, L_0x7fffcc10a000;  alias, 1 drivers
v0x7fffcc102e90_0 .net "OUT", 0 0, L_0x7fffcc10a240;  alias, 1 drivers
S_0x7fffcc102fb0 .scope module, "andB_Sel" "my_and" 3 48, 3 19 0, S_0x7fffcc102850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc10a560/d .functor AND 1, L_0x7fffcc10ac90, v0x7fffcc1066f0_0, C4<1>, C4<1>;
L_0x7fffcc10a560 .delay 1 (33,33,33) L_0x7fffcc10a560/d;
v0x7fffcc1031d0_0 .net "A", 0 0, L_0x7fffcc10ac90;  alias, 1 drivers
v0x7fffcc1032b0_0 .net "B", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc103370_0 .net "OUT", 0 0, L_0x7fffcc10a560;  alias, 1 drivers
S_0x7fffcc103470 .scope module, "notSel" "my_not" 3 41, 3 4 0, S_0x7fffcc102850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffcc10a000/d .functor NOT 1, v0x7fffcc1066f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffcc10a000 .delay 1 (40,40,40) L_0x7fffcc10a000/d;
v0x7fffcc103630_0 .net "IN", 0 0, v0x7fffcc1066f0_0;  alias, 1 drivers
v0x7fffcc1036d0_0 .net "OUT", 0 0, L_0x7fffcc10a000;  alias, 1 drivers
S_0x7fffcc1037e0 .scope module, "orOUT" "my_or" 3 52, 3 11 0, S_0x7fffcc102850;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc10a840/d .functor OR 1, L_0x7fffcc10a240, L_0x7fffcc10a560, C4<0>, C4<0>;
L_0x7fffcc10a840 .delay 1 (58,58,58) L_0x7fffcc10a840/d;
v0x7fffcc103a00_0 .net "A", 0 0, L_0x7fffcc10a240;  alias, 1 drivers
v0x7fffcc103af0_0 .net "B", 0 0, L_0x7fffcc10a560;  alias, 1 drivers
v0x7fffcc103bc0_0 .net "OUT", 0 0, L_0x7fffcc10a840;  alias, 1 drivers
S_0x7fffcc104ed0 .scope module, "noty" "my_not" 2 41, 3 4 0, S_0x7fffcc0d1ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffcc10add0/d .functor NOT 1, v0x7fffcc1063d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffcc10add0 .delay 1 (40,40,40) L_0x7fffcc10add0/d;
v0x7fffcc105110_0 .net "IN", 0 0, v0x7fffcc1063d0_0;  alias, 1 drivers
v0x7fffcc1051f0_0 .net "OUT", 0 0, L_0x7fffcc10add0;  alias, 1 drivers
S_0x7fffcc105310 .scope module, "ory" "my_or" 2 52, 3 11 0, S_0x7fffcc0d1ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffcc10b490/d .functor OR 1, v0x7fffcc106290_0, v0x7fffcc106330_0, C4<0>, C4<0>;
L_0x7fffcc10b490 .delay 1 (58,58,58) L_0x7fffcc10b490/d;
v0x7fffcc105530_0 .net "A", 0 0, v0x7fffcc106290_0;  alias, 1 drivers
v0x7fffcc105640_0 .net "B", 0 0, v0x7fffcc106330_0;  alias, 1 drivers
v0x7fffcc105700_0 .net "OUT", 0 0, L_0x7fffcc10b490;  alias, 1 drivers
S_0x7fffcc1057e0 .scope module, "prob" "probador" 2 57, 6 2 0, S_0x7fffcc0d1ea0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /OUTPUT 1 "gate_stim_indiv"
    .port_info 6 /OUTPUT 1 "gate_stim1"
    .port_info 7 /OUTPUT 1 "gate_stim2"
    .port_info 8 /INPUT 2 "data_out_cond"
    .port_info 9 /INPUT 2 "data_out_estr"
    .port_info 10 /INPUT 1 "outAND"
    .port_info 11 /INPUT 1 "outOR"
    .port_info 12 /INPUT 1 "outNOT"
    .port_info 13 /INPUT 1 "outFFD"
v0x7fffcc105bd0_0 .net *"_s20", 0 0, L_0x7fffcc10b6e0;  1 drivers
v0x7fffcc105cd0_0 .net *"_s24", 0 0, L_0x7fffcc10b810;  1 drivers
v0x7fffcc105db0_0 .var "clk", 0 0;
v0x7fffcc105e50_0 .var "cnt", 7 0;
v0x7fffcc105f10_0 .var "data_in0", 1 0;
v0x7fffcc106020_0 .var "data_in1", 1 0;
v0x7fffcc1060e0_0 .net "data_out_cond", 1 0, v0x7fffcc0fc220_0;  alias, 1 drivers
v0x7fffcc1061a0_0 .net "data_out_estr", 1 0, v0x7fffcc1007c0_0;  alias, 1 drivers
v0x7fffcc106290_0 .var "gate_stim1", 0 0;
v0x7fffcc106330_0 .var "gate_stim2", 0 0;
v0x7fffcc1063d0_0 .var "gate_stim_indiv", 0 0;
v0x7fffcc106470_0 .net "outAND", 0 0, L_0x7fffcc10b240;  alias, 1 drivers
v0x7fffcc106510_0 .net "outFFD", 0 0, L_0x7fffcc10b150;  alias, 1 drivers
v0x7fffcc1065b0_0 .net "outNOT", 0 0, L_0x7fffcc10add0;  alias, 1 drivers
v0x7fffcc106650_0 .net "outOR", 0 0, L_0x7fffcc10b490;  alias, 1 drivers
v0x7fffcc1066f0_0 .var "reset_L", 0 0;
v0x7fffcc106790_0 .var "selector", 0 0;
E_0x7fffcc105b10 .event posedge, L_0x7fffcc10b810;
E_0x7fffcc105b70 .event posedge, L_0x7fffcc10b6e0;
L_0x7fffcc10b6e0 .part v0x7fffcc1007c0_0, 0, 1;
L_0x7fffcc10b810 .part v0x7fffcc1007c0_0, 1, 1;
    .scope S_0x7fffcc0fbdb0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcc0fc410_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fffcc0fbdb0;
T_1 ;
    %wait E_0x7fffcc0c4280;
    %load/vec4 v0x7fffcc0fc4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fffcc0fc160_0;
    %store/vec4 v0x7fffcc0fc410_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffcc0fc080_0;
    %store/vec4 v0x7fffcc0fc410_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffcc0fbdb0;
T_2 ;
    %wait E_0x7fffcc0c4170;
    %load/vec4 v0x7fffcc0fc300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fffcc0fc410_0;
    %assign/vec4 v0x7fffcc0fc220_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffcc0fc220_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffcc100480;
T_3 ;
    %wait E_0x7fffcc0c4170;
    %delay 50, 0;
    %load/vec4 v0x7fffcc1006c0_0;
    %assign/vec4 v0x7fffcc1007c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffcc0fba70;
T_4 ;
    %wait E_0x7fffcc0c4f90;
    %delay 50, 0;
    %load/vec4 v0x7fffcc0de840_0;
    %assign/vec4 v0x7fffcc0dee10_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffcc1057e0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffcc105e50_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7fffcc1057e0;
T_6 ;
    %vpi_call 6 26 "$dumpfile", "estr.vcd" {0 0 0};
    %vpi_call 6 27 "$dumpvars" {0 0 0};
    %vpi_call 6 29 "$display", "\011\011clk,\011reset_L,\011selector,\011data_in0,\011data_in1,\011data_out_estr,\011data_out_cond,\011outNOT,\011outAND,\011outOR,\011outFFD\011cuenta" {0 0 0};
    %vpi_call 6 31 "$monitor", $time, "\011%b\011%b\011\011%b\011\011%b\011%b\011%b\011%b\011\011%d", v0x7fffcc105db0_0, v0x7fffcc1066f0_0, v0x7fffcc106790_0, v0x7fffcc105f10_0, v0x7fffcc106020_0, v0x7fffcc1061a0_0, v0x7fffcc1060e0_0, v0x7fffcc1065b0_0, v0x7fffcc106470_0, v0x7fffcc106650_0, v0x7fffcc106510_0, v0x7fffcc105e50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc1066f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcc106790_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fffcc106020_0, 0, 2;
    %store/vec4 v0x7fffcc105f10_0, 0, 2;
    %wait E_0x7fffcc0c4170;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc1066f0_0, 0;
    %wait E_0x7fffcc0c4170;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffcc105f10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffcc106020_0, 0;
    %wait E_0x7fffcc0c4170;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc106790_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffcc105f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffcc106020_0, 0;
    %wait E_0x7fffcc0c4170;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffcc105f10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffcc106020_0, 0;
    %wait E_0x7fffcc0c4170;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc106790_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffcc105f10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffcc106020_0, 0;
    %wait E_0x7fffcc0c4170;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc106790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffcc105f10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffcc106020_0, 0;
    %wait E_0x7fffcc0c4170;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc106790_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffcc105f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffcc106020_0, 0;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffcc0c4170;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 6 63 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffcc1057e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc106290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc106330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc1063d0_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc106290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc106330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc1063d0_0, 0;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc106290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc106330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc1063d0_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc106290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc106330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffcc1063d0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fffcc1057e0;
T_8 ;
    %wait E_0x7fffcc0c4170;
    %load/vec4 v0x7fffcc1066f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffcc1060e0_0;
    %load/vec4 v0x7fffcc1061a0_0;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 6 91 "$display", "Inconsistencia a los %t", $realtime {0 0 0};
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffcc1057e0;
T_9 ;
    %wait E_0x7fffcc105b70;
    %load/vec4 v0x7fffcc105e50_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffcc105e50_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffcc1057e0;
T_10 ;
    %wait E_0x7fffcc105b10;
    %load/vec4 v0x7fffcc105e50_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffcc105e50_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffcc1057e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffcc105db0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x7fffcc1057e0;
T_12 ;
    %delay 89, 0;
    %load/vec4 v0x7fffcc105db0_0;
    %inv;
    %assign/vec4 v0x7fffcc105db0_0, 0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./BancoPruebaConductual.v";
    "./biblioteca.v";
    "./desc_conductual_tarea2.v";
    "./desc_estructural_tarea2.v";
    "./probador.v";
