{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623944717204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623944717218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 16:45:17 2021 " "Processing started: Thu Jun 17 16:45:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623944717218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944717218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer2Demo -c Timer2Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer2Demo -c Timer2Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944717220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623944717914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623944717914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer2-Behavioral " "Found design unit 1: Timer2-Behavioral" {  } { { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623944728109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer2 " "Found entity 1: Timer2" {  } { { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623944728109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944728109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/timer2_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/timer2_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer2_Block " "Found entity 1: Timer2_Block" {  } { { "output_files/Timer2_Block.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/output_files/Timer2_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623944728109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944728109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer2_Block " "Elaborating entity \"Timer2_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623944728205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer2 Timer2:inst " "Elaborating entity \"Timer2\" for hierarchy \"Timer2:inst\"" {  } { { "output_files/Timer2_Block.bdf" "inst" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/output_files/Timer2_Block.bdf" { { 216 432 616 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944728205 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TIME_CYCLES Timer2.vhd(17) " "VHDL Signal Declaration warning at Timer2.vhd(17): used explicit default value for signal \"TIME_CYCLES\" because signal was never assigned a value" {  } { { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623944728205 "|Timer2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Timer2:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Timer2:inst\|Mult0\"" {  } { { "Timer2.vhd" "Mult0" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944728439 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623944728439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer2:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer2:inst\|lpm_mult:Mult0\"" {  } { { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944728512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer2:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"Timer2:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623944728512 ""}  } { { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623944728512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer2:inst\|lpm_mult:Mult0\|multcore:mult_core Timer2:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer2:inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Timer2:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/tiago/discod/intel/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944728590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer2:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Timer2:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer2:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Timer2:inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/users/tiago/discod/intel/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944728621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer2:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs Timer2:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer2:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Timer2:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/users/tiago/discod/intel/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Timer2.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/Timer2.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944728637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "output_files/Timer2_Block.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer2/output_files/Timer2_Block.bdf" { { 336 736 912 352 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623944728903 "|Timer2_Block|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623944728903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623944728985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623944729572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944729572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623944729655 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623944729655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623944729655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623944729655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623944729671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 16:45:29 2021 " "Processing ended: Thu Jun 17 16:45:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623944729671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623944729671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623944729671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944729671 ""}
