// Generated by CIRCT unknown git version
module FullAdder(	// file.cleaned.mlir:2:3
  input  X,	// file.cleaned.mlir:2:35
         Y,	// file.cleaned.mlir:2:47
         Z,	// file.cleaned.mlir:2:59
  output S,	// file.cleaned.mlir:2:72
         C	// file.cleaned.mlir:2:84
);

  assign S = X ^ Y ^ Z;	// file.cleaned.mlir:7:10, :8:5
  assign C = X & Y | Y & Z | Z & X;	// file.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :8:5
endmodule

module FullAdderProp(	// file.cleaned.mlir:10:3
  input  X,	// file.cleaned.mlir:10:31
         Y,	// file.cleaned.mlir:10:43
         Z,	// file.cleaned.mlir:10:55
  output S,	// file.cleaned.mlir:10:68
         C,	// file.cleaned.mlir:10:80
         P	// file.cleaned.mlir:10:92
);

  wire _GEN = X ^ Y;	// file.cleaned.mlir:15:10
  assign S = _GEN ^ Z;	// file.cleaned.mlir:15:10, :16:10, :17:5
  assign C = X & Y | Y & Z | Z & X;	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:10, :17:5
  assign P = _GEN;	// file.cleaned.mlir:15:10, :17:5
endmodule

module HalfAdder(	// file.cleaned.mlir:19:3
  input  X,	// file.cleaned.mlir:19:35
         Y,	// file.cleaned.mlir:19:47
  output S,	// file.cleaned.mlir:19:60
         C	// file.cleaned.mlir:19:72
);

  assign S = X ^ Y;	// file.cleaned.mlir:21:10, :22:5
  assign C = X & Y;	// file.cleaned.mlir:20:10, :22:5
endmodule

module ConstatntOne(	// file.cleaned.mlir:24:3
  output O	// file.cleaned.mlir:24:39
);

  assign O = 1'h1;	// file.cleaned.mlir:25:13, :26:5
endmodule

module Counter(	// file.cleaned.mlir:28:3
  input  X1,	// file.cleaned.mlir:28:25
         X2,	// file.cleaned.mlir:28:38
         X3,	// file.cleaned.mlir:28:51
         X4,	// file.cleaned.mlir:28:64
         X5,	// file.cleaned.mlir:28:77
         X6,	// file.cleaned.mlir:28:90
         X7,	// file.cleaned.mlir:28:103
  output S3,	// file.cleaned.mlir:28:117
         S2,	// file.cleaned.mlir:28:130
         S1	// file.cleaned.mlir:28:143
);

  wire W1 = X1 ^ X2 ^ X3;	// file.cleaned.mlir:30:10
  wire W2 = X4 ^ X5 ^ X6 ^ X7;	// file.cleaned.mlir:31:10
  wire _GEN = ~(X1 & X2) & ~(X1 & X3) & ~(X2 & X3);	// file.cleaned.mlir:32:10, :33:10, :34:10, :35:10, :36:10, :37:10, :38:10
  wire _GEN_0 = X4 & X5;	// file.cleaned.mlir:44:11
  wire _GEN_1 = ~((X4 | X5) & (X6 | X7)) & ~(_GEN_0 | X6 & X7);	// file.cleaned.mlir:40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11
  wire _GEN_2 = _GEN_0 & X6 & X7;	// file.cleaned.mlir:44:11, :50:11
  wire W6 = ~_GEN_1 & ~_GEN_2 ^ ~_GEN;	// file.cleaned.mlir:38:10, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11
  wire _GEN_3 = W1 & W2;	// file.cleaned.mlir:30:10, :31:10, :55:11
  assign S3 = W1 ^ W2;	// file.cleaned.mlir:30:10, :31:10, :54:11, :63:5
  assign S2 = W6 ^ _GEN_3;	// file.cleaned.mlir:53:11, :55:11, :56:11, :63:5
  assign S1 = ~(~_GEN_2 & ~(~_GEN & ~_GEN_1) & ~(_GEN_3 & W6));	// file.cleaned.mlir:38:10, :39:10, :48:11, :49:11, :50:11, :51:11, :53:11, :55:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:5
endmodule

module S_SP_2_3(	// file.cleaned.mlir:65:3
  input  [1:0] IN1,	// file.cleaned.mlir:65:34
  input  [2:0] IN2,	// file.cleaned.mlir:65:48
  output       P0,	// file.cleaned.mlir:65:63
  output [1:0] P1,	// file.cleaned.mlir:65:76
  output [2:0] P2,	// file.cleaned.mlir:65:89
               P3,	// file.cleaned.mlir:65:102
  output       P4,	// file.cleaned.mlir:65:115
               P5	// file.cleaned.mlir:65:128
);

  wire _GEN;	// file.cleaned.mlir:99:11
  wire _GEN_0;	// file.cleaned.mlir:98:11
  wire _GEN_1;	// file.cleaned.mlir:97:11
  wire _GEN_2;	// file.cleaned.mlir:95:11
  wire _GEN_3;	// file.cleaned.mlir:94:11
  wire _GEN_4;	// file.cleaned.mlir:92:11
  wire _GEN_5;	// file.cleaned.mlir:89:11
  wire _U9_O;	// file.cleaned.mlir:100:13
  assign _GEN_5 = IN1[0] & IN2[1];	// file.cleaned.mlir:85:11, :88:11, :89:11
  assign _GEN_4 = ~(IN1[0] & IN2[2]);	// file.cleaned.mlir:85:11, :90:11, :91:11, :92:11
  assign _GEN_3 = IN1[1] & IN2[0];	// file.cleaned.mlir:86:11, :93:11, :94:11
  assign _GEN_2 = IN1[1] & IN2[1];	// file.cleaned.mlir:88:11, :93:11, :95:11
  wire _GEN_6 = IN1[1] & IN2[2];	// file.cleaned.mlir:90:11, :93:11, :96:11
  assign _GEN_1 = ~_GEN_6;	// file.cleaned.mlir:96:11, :97:11
  assign _GEN_0 = ~_GEN_3;	// file.cleaned.mlir:94:11, :98:11
  assign _GEN = ~_GEN_2;	// file.cleaned.mlir:95:11, :99:11
  ConstatntOne U9 (	// file.cleaned.mlir:100:13
    .O (_U9_O)
  );	// file.cleaned.mlir:100:13
  ConstatntOne U10 (	// file.cleaned.mlir:101:14
    .O (P5)
  );	// file.cleaned.mlir:101:14
  assign P0 = IN1[0] & IN2[0];	// file.cleaned.mlir:85:11, :86:11, :87:11, :102:5
  assign P1 = {_GEN_3, 1'h0} | {1'h0, _GEN_5};	// file.cleaned.mlir:69:14, :70:10, :71:10, :72:10, :89:11, :94:11, :102:5
  assign P2 = {_GEN_0, 2'h0} | ({1'h0, _GEN_2, 1'h0} | {2'h0, _GEN_4}) & 3'h3;	// file.cleaned.mlir:66:14, :68:14, :69:14, :73:10, :74:10, :75:10, :76:10, :77:10, :78:10, :92:11, :95:11, :98:11, :102:5
  assign P3 = {_U9_O, 2'h0} | ({1'h0, _GEN, 1'h0} | {2'h0, _GEN_1}) & 3'h3;	// file.cleaned.mlir:66:14, :68:14, :69:14, :79:10, :80:11, :81:11, :82:11, :83:11, :84:11, :97:11, :99:11, :100:13, :102:5
  assign P4 = _GEN_6;	// file.cleaned.mlir:96:11, :102:5
endmodule

module WT(	// file.cleaned.mlir:104:3
  input        IN0,	// file.cleaned.mlir:104:28
  input  [1:0] IN1,	// file.cleaned.mlir:104:42
  input  [2:0] IN2,	// file.cleaned.mlir:104:56
               IN3,	// file.cleaned.mlir:104:70
  input        IN4,	// file.cleaned.mlir:104:84
               IN5,	// file.cleaned.mlir:104:98
  output [5:0] Out1,	// file.cleaned.mlir:104:113
  output [2:0] Out2	// file.cleaned.mlir:104:128
);

  wire _U2_S;	// file.cleaned.mlir:146:20
  wire _U2_C;	// file.cleaned.mlir:146:20
  wire _U1_S;	// file.cleaned.mlir:142:20
  wire _U1_C;	// file.cleaned.mlir:142:20
  wire _U0_S;	// file.cleaned.mlir:138:20
  wire _U0_C;	// file.cleaned.mlir:138:20
  HalfAdder U0 (	// file.cleaned.mlir:138:20
    .X (IN1[0]),	// file.cleaned.mlir:136:11
    .Y (IN1[1]),	// file.cleaned.mlir:137:11
    .S (_U0_S),
    .C (_U0_C)
  );	// file.cleaned.mlir:138:20
  FullAdder U1 (	// file.cleaned.mlir:142:20
    .X (IN2[0]),	// file.cleaned.mlir:139:11
    .Y (IN2[1]),	// file.cleaned.mlir:140:11
    .Z (IN2[2]),	// file.cleaned.mlir:141:11
    .S (_U1_S),
    .C (_U1_C)
  );	// file.cleaned.mlir:142:20
  FullAdder U2 (	// file.cleaned.mlir:146:20
    .X (IN3[0]),	// file.cleaned.mlir:143:11
    .Y (IN3[1]),	// file.cleaned.mlir:144:11
    .Z (IN3[2]),	// file.cleaned.mlir:145:11
    .S (_U2_S),
    .C (_U2_C)
  );	// file.cleaned.mlir:146:20
  assign Out1 =
    {IN5, 5'h0}
    | ({1'h0, IN4, 4'h0}
       | ({2'h0, _U1_C, 3'h0}
          | ({3'h0, _U0_C, 2'h0} | ({4'h0, _U0_S, 1'h0} | {5'h0, IN0}) & 6'h3B) & 6'h37)
       & 6'h2F) & 6'h1F;	// file.cleaned.mlir:105:14, :106:14, :107:14, :108:14, :110:15, :111:16, :112:15, :113:15, :114:14, :115:10, :116:10, :117:10, :118:10, :119:10, :120:10, :121:10, :122:10, :123:10, :124:10, :125:11, :126:11, :127:11, :128:11, :129:11, :138:20, :142:20, :147:5
  assign Out2 = {_U2_C, 2'h0} | ({1'h0, _U2_S, 1'h0} | {2'h0, _U1_S}) & 3'h3;	// file.cleaned.mlir:106:14, :108:14, :109:14, :130:11, :131:11, :132:11, :133:11, :134:11, :135:11, :142:20, :146:20, :147:5
endmodule

module CL_4_3(	// file.cleaned.mlir:149:3
  input  [3:0] IN1,	// file.cleaned.mlir:149:32
  input  [2:0] IN2,	// file.cleaned.mlir:149:46
  output [4:0] Out	// file.cleaned.mlir:149:61
);

  wire _GEN;	// file.cleaned.mlir:191:11
  wire w15;	// file.cleaned.mlir:186:11
  wire w14;	// file.cleaned.mlir:183:11
  wire _GEN_0;	// file.cleaned.mlir:181:11
  wire _GEN_1;	// file.cleaned.mlir:179:11
  wire _GEN_2;	// file.cleaned.mlir:178:11
  wire _U2_S;	// file.cleaned.mlir:177:20
  wire _U2_C;	// file.cleaned.mlir:177:20
  wire _U1_S;	// file.cleaned.mlir:174:20
  wire _U1_C;	// file.cleaned.mlir:174:20
  wire _U0_S;	// file.cleaned.mlir:171:20
  wire _U0_C;	// file.cleaned.mlir:171:20
  assign _GEN_2 = _U1_S ^ _U0_C;	// file.cleaned.mlir:171:20, :174:20, :178:11
  assign _GEN_1 = _U2_S ^ w14;	// file.cleaned.mlir:177:20, :179:11, :183:11
  assign _GEN_0 = IN1[3] ^ w15;	// file.cleaned.mlir:180:11, :181:11, :186:11
  assign w14 = _U1_S & _U0_C | _U1_C;	// file.cleaned.mlir:171:20, :174:20, :182:11, :183:11
  assign w15 = _U2_S & _U1_S & _U0_C | _U2_S & _U1_C | _U2_C;	// file.cleaned.mlir:171:20, :174:20, :177:20, :184:11, :185:11, :186:11
  wire _GEN_3 = IN1[3] & _U2_S;	// file.cleaned.mlir:177:20, :180:11, :187:11
  assign _GEN = _GEN_3 & _U1_S & _U0_C | _GEN_3 & _U1_C | IN1[3] & _U2_C;	// file.cleaned.mlir:171:20, :174:20, :177:20, :180:11, :187:11, :188:11, :189:11, :190:11, :191:11
  HalfAdder U0 (	// file.cleaned.mlir:171:20
    .X (IN1[0]),	// file.cleaned.mlir:169:11
    .Y (IN2[0]),	// file.cleaned.mlir:170:11
    .S (_U0_S),
    .C (_U0_C)
  );	// file.cleaned.mlir:171:20
  HalfAdder U1 (	// file.cleaned.mlir:174:20
    .X (IN1[1]),	// file.cleaned.mlir:172:11
    .Y (IN2[1]),	// file.cleaned.mlir:173:11
    .S (_U1_S),
    .C (_U1_C)
  );	// file.cleaned.mlir:174:20
  HalfAdder U2 (	// file.cleaned.mlir:177:20
    .X (IN1[2]),	// file.cleaned.mlir:175:11
    .Y (IN2[2]),	// file.cleaned.mlir:176:11
    .S (_U2_S),
    .C (_U2_C)
  );	// file.cleaned.mlir:177:20
  assign Out =
    {_GEN, 4'h0}
    | ({1'h0, _GEN_0, 3'h0}
       | ({2'h0, _GEN_1, 2'h0} | ({3'h0, _GEN_2, 1'h0} | {4'h0, _U0_S}) & 5'h1B) & 5'h17)
    & 5'hF;	// file.cleaned.mlir:150:14, :151:14, :152:14, :153:15, :154:15, :155:15, :156:14, :157:10, :158:10, :159:10, :160:10, :161:10, :162:10, :163:10, :164:10, :165:10, :166:10, :167:11, :168:11, :171:20, :178:11, :179:11, :181:11, :191:11, :192:5
endmodule

module Mult_2_3(	// file.cleaned.mlir:194:3
  input  [1:0] IN1,	// file.cleaned.mlir:194:26
  input  [2:0] IN2,	// file.cleaned.mlir:194:40
  output [4:0] Out	// file.cleaned.mlir:194:55
);

  wire       _S1_Out1_1;	// file.cleaned.mlir:210:10
  wire       _S1_Out1_0;	// file.cleaned.mlir:209:10
  wire [4:0] _S2_Out;	// file.cleaned.mlir:208:15
  wire [5:0] _S1_Out1;	// file.cleaned.mlir:206:26
  wire [2:0] _S1_Out2;	// file.cleaned.mlir:206:26
  wire       _S0_P0;	// file.cleaned.mlir:205:54
  wire [1:0] _S0_P1;	// file.cleaned.mlir:205:54
  wire [2:0] _S0_P2;	// file.cleaned.mlir:205:54
  wire [2:0] _S0_P3;	// file.cleaned.mlir:205:54
  wire       _S0_P4;	// file.cleaned.mlir:205:54
  wire       _S0_P5;	// file.cleaned.mlir:205:54
  assign _S1_Out1_0 = _S1_Out1[0];	// file.cleaned.mlir:206:26, :209:10
  assign _S1_Out1_1 = _S1_Out1[1];	// file.cleaned.mlir:206:26, :210:10
  S_SP_2_3 S0 (	// file.cleaned.mlir:205:54
    .IN1 (IN1),
    .IN2 (IN2),
    .P0  (_S0_P0),
    .P1  (_S0_P1),
    .P2  (_S0_P2),
    .P3  (_S0_P3),
    .P4  (_S0_P4),
    .P5  (_S0_P5)
  );	// file.cleaned.mlir:205:54
  WT S1 (	// file.cleaned.mlir:206:26
    .IN0  (_S0_P0),	// file.cleaned.mlir:205:54
    .IN1  (_S0_P1),	// file.cleaned.mlir:205:54
    .IN2  (_S0_P2),	// file.cleaned.mlir:205:54
    .IN3  (_S0_P3),	// file.cleaned.mlir:205:54
    .IN4  (_S0_P4),	// file.cleaned.mlir:205:54
    .IN5  (_S0_P5),	// file.cleaned.mlir:205:54
    .Out1 (_S1_Out1),
    .Out2 (_S1_Out2)
  );	// file.cleaned.mlir:206:26
  CL_4_3 S2 (	// file.cleaned.mlir:208:15
    .IN1 (_S1_Out1[5:2]),	// file.cleaned.mlir:206:26, :207:10
    .IN2 (_S1_Out2),	// file.cleaned.mlir:206:26
    .Out (_S2_Out)
  );	// file.cleaned.mlir:208:15
  assign Out = {_S2_Out[2:0], 2'h0} | {3'h0, {_S1_Out1_1, 1'h0} | {1'h0, _S1_Out1_0}};	// file.cleaned.mlir:195:14, :196:14, :197:14, :198:10, :199:10, :200:10, :201:10, :202:10, :203:10, :204:10, :208:15, :209:10, :210:10, :211:5
endmodule

