[["Stable and compact inductance modeling of 3-D interconnect structures.", ["Hong Li", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/1233501.1233503", 6], ["A fast block structure preserving model order reduction for inverse inductance circuits.", ["Hao Yu", "Yiyu Shi", "Lei He", "David Smart"], "https://doi.org/10.1145/1233501.1233504", 6], ["Fullwave volumetric Maxwell solver using conduction modes.", ["Salvador Ortiz", "Roberto Suaya"], "https://doi.org/10.1145/1233501.1233505", 6], ["Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization.", ["Murari Mani", "Ashish Kumar Singh", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233507", 8], ["Optimal useful clock skew scheduling in the presence of variations using robust ILP formulations.", ["Vaibhav Nawale", "Thomas W. Chen"], "https://doi.org/10.1145/1233501.1233508", 6], ["State re-encoding for peak current minimization.", ["Shih-Hsu Huang", "Chia-Ming Chang", "Yow-Tyng Nieh"], "https://doi.org/10.1145/1233501.1233509", 6], ["A statistical framework for post-silicon tuning through body bias clustering.", ["Sarvesh H. Kulkarni", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1233501.1233511", 8], ["A gate delay model focusing on current fluctuation over wide-range of process and environmental variability.", ["Kenichi Shinkai", "Masanori Hashimoto", "Atsushi Kurokawa", "Takao Onoye"], "https://doi.org/10.1145/1233501.1233512", 7], ["Practical variation-aware interconnect delay and slew analysis for statistical timing verification.", ["Xiaoji Ye", "Peng Li", "Frank Liu"], "https://doi.org/10.1145/1233501.1233513", 6], ["Analysis and modeling of CD variation for statistical static timing.", ["Brian Cline", "Kaviraj Chopra", "David T. Blaauw", "Yu Cao"], "https://doi.org/10.1145/1233501.1233514", 7], ["From single core to multi-core: preparing for a new exponential.", ["Jeff Parkhurst", "John A. Darringer", "Bill Grundmann"], "https://doi.org/10.1145/1233501.1233516", 6], ["UML for ESL design: basic principles, tools, and applications.", ["Wolfgang Mueller", "Alberto Rosti", "Sara Bocchio", "Elvinia Riccobene", "Patrizia Scandurra", "Wim Dehaene", "Yves Vanderperren"], "https://doi.org/10.1145/1233501.1233518", 8], ["On bounding the delay of a critical path.", ["Leonard Lee", "Li-C. Wang"], "https://doi.org/10.1145/1233501.1233520", 8], ["A delay fault model for at-speed fault simulation and test generation.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/1233501.1233521", 7], ["Efficient Boolean characteristic function for fast timed ATPG.", ["Yu-Min Kuo", "Yue-Lung Chang", "Shih-Chieh Chang"], "https://doi.org/10.1145/1233501.1233522", 4], ["Exploring linear structures of critical path delay faults to reduce test efforts.", ["Shun-Yen Lu", "Pei-Ying Hsieh", "Jing-Jia Liou"], "https://doi.org/10.1145/1233501.1233523", 7], ["Fast decap allocation based on algebraic multigrid.", ["Cheng Zhuo", "Jiang Hu", "Min Zhao", "Kangsheng Chen"], "https://doi.org/10.1145/1233501.1233525", 5], ["Precise identification of the worst-case voltage drop conditions in power grid verification.", ["Nestoras E. Evmorfopoulos", "Dimitris P. Karampatzakis", "Georgios I. Stamoulis"], "https://doi.org/10.1145/1233501.1233526", 7], ["Importance of volume discretization of single and coupled interconnects.", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1145/1233501.1233527", 8], ["Handling inductance in early power grid verification.", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/1233501.1233528", 8], ["Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs.", ["Gordon R. Chiu", "Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1233501.1233530", 8], ["Factor cuts.", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1233501.1233531", 8], ["An efficient technique for synthesis and optimization of polynomials in GF(2m).", ["Abusaleh M. Jabir", "Dhiraj K. Pradhan", "Jimson Mathew"], "https://doi.org/10.1145/1233501.1233532", 7], ["Cost-aware synthesis of asynchronous circuits based on partial acknowledgement.", ["Yu Zhou", "Danil Sokolov", "Alexandre Yakovlev"], "https://doi.org/10.1145/1233501.1233533", 6], ["A revisit to floorplan optimization by Lagrangian relaxation.", ["Chuan Lin", "Hai Zhou", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233535", 8], ["Fast wire length estimation by net bundling for block placement.", ["Tan Yan", "Hiroshi Murata"], "https://doi.org/10.1145/1233501.1233536", 7], ["Fast and robust quadratic placement combined with an exact linear net model.", ["Peter Spindler", "Frank M. Johannes"], "https://doi.org/10.1145/1233501.1233537", 8], ["A high-quality mixed-size analytical placer considering preplaced blocks and density constraints.", ["Tung-Chieh Chen", "Zhe-Wei Jiang", "Tien-Chang Hsu", "Hsin-Chen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233538", 6], ["Testing delay faults in asynchronous handshake circuits.", ["Feng Shi", "Yiorgos Makris"], "https://doi.org/10.1145/1233501.1233540", 5], ["A novel framework for faster-than-at-speed delay test considering IR-drop effects.", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1233501.1233541", 6], ["Design optimization for single-event upset robustness using simultaneous dual-VDD and sizing techniques.", ["Mihir R. Choudhury", "Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1145/1233501.1233542", 6], ["Enhanced error vector magnitude (EVM) measurements for testing WLAN transceivers.", ["Erkan Acar", "Sule Ozev", "Kevin B. Redmond"], "https://doi.org/10.1145/1233501.1233543", 7], ["A linear-time approach for static timing analysis covering all process corners.", ["Sari Onaissi", "Farid N. Najm"], "https://doi.org/10.1145/1233501.1233545", 8], ["A framework for statistical timing analysis using non-linear delay and slew models.", ["Sarvesh Bhardwaj", "Praveen Ghanta", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1233501.1233546", 6], ["An accurate sparse matrix based framework for statistical static timing analysis.", ["Anand Ramalingam", "Gi-Joon Nam", "Ashish Kumar Singh", "Michael Orshansky", "Sani R. Nassif", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233547", 6], ["A new statistical max operation for propagating skewness in statistical timing analysis.", ["Kaviraj Chopra", "Bo Zhai", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233548", 7], ["Cache miss clustering for banked memory systems.", ["Ozcan Ozturk", "G. Chen", "Mahmut T. Kandemir", "Mustafa Karakoy"], "https://doi.org/10.1145/1233501.1233550", 7], ["A bitmask-based code compression technique for embedded systems.", ["Seok-Won Seong", "Prabhat Mishra"], "https://doi.org/10.1145/1233501.1233551", 4], ["Allocation cost minimization for periodic hard real-time tasks in energy-constrained DVS systems.", ["Jian-Jia Chen", "Tei-Wei Kuo"], "https://doi.org/10.1145/1233501.1233552", 6], ["Application-specific customization of parameterized FPGA soft-core processors.", ["David Sheldon", "Rakesh Kumar", "Roman L. Lysecky", "Frank Vahid", "Dean M. Tullsen"], "https://doi.org/10.1145/1233501.1233553", 8], ["TP-PPV: piecewise nonlinear, time-shifted oscillator macromodel extraction for fast, accurate PLL simulation.", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1233501.1233555", 6], ["Verification of analog/mixed-signal circuits using labeled hybrid petri nets.", ["Scott Little", "Nicholas Seegmiller", "David Walter", "Chris J. Myers", "Tomohiro Yoneda"], "https://doi.org/10.1145/1233501.1233556", 8], ["PPV-HB: harmonic balance for oscillator/PLL phase macromodels.", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1233501.1233557", 6], ["Loop pipelining for high-throughput stream computation using self-timed rings.", ["Gennette Gill", "John Hansen", "Montek Singh"], "https://doi.org/10.1145/1233501.1233559", 8], ["Thermal-induced leakage power optimization by redundant resource allocation.", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233560", 6], ["Guaranteeing performance yield in high-level synthesis.", ["Wei-Lun Hung", "Xiaoxia Wu", "Yuan Xie"], "https://doi.org/10.1145/1233501.1233561", 7], ["Information theoretic approach to address delay and reliability in long on-chip interconnects.", ["Rohit Singhal", "Gwan S. Choi", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1233501.1233563", 5], ["Analytical modeling of SRAM dynamic stability.", ["Bin Zhang", "Ari Arapostathis", "Sani R. Nassif", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233564", 8], ["A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects.", ["Tudor Murgan", "Massoud Momeni", "Alberto Garcia Ortiz", "Manfred Glesner"], "https://doi.org/10.1145/1233501.1233565", 6], ["Design and CAD challenges in 45nm CMOS and beyond.", ["David J. Frank", "Ruchir Puri", "Dorel Toma"], "https://doi.org/10.1145/1233501.1233567", 5], ["Robust system level design with analog platforms.", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1233501.1233569", 8], ["Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts.", ["Nuttorn Jangkrajarng", "Lihong Zhang", "Sambuddha Bhattacharya", "Nathan Kohagen", "C.-J. Richard Shi"], "https://doi.org/10.1145/1233501.1233570", 7], ["Analog placement with symmetry and other placement constraints.", ["Yiu-Cheong Tam", "Evangeline F. Y. Young", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233571", 6], ["Designing application-specific networks on chips with floorplan information.", ["Srinivasan Murali", "Paolo Meloni", "Federico Angiolini", "David Atienza", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "https://doi.org/10.1145/1233501.1233573", 8], ["Fast and accurate transaction level models using result oriented modeling.", ["Gunar Schirner", "Rainer Domer"], "https://doi.org/10.1145/1233501.1233574", 6], ["Optimal memoryless encoding for low power off-chip data buses.", ["Yeow Meng Chee", "Charles J. Colbourn", "Alan C. H. Ling"], "https://doi.org/10.1145/1233501.1233575", 6], ["A network-flow approach to timing-driven incremental placement for ASICs.", ["Shantanu Dutt", "Huan Ren", "Fenghua Yuan", "Vishal Suthar"], "https://doi.org/10.1145/1233501.1233577", 8], ["Timing-driven placement for heterogeneous field programmable gate array.", ["Bo Hu"], "https://doi.org/10.1145/1233501.1233578", 6], ["Voltage island aware floorplanning for power and timing optimization.", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233579", 6], ["Decoupling capacitor planning and sizing for noise and leakage reduction.", ["Eric Wong", "Jacob R. Minz", "Sung Kyu Lim"], "https://doi.org/10.1145/1233501.1233580", 6], ["A timing dependent power estimation framework considering coupling.", ["Debjit Sinha", "DiaaEldin Khalil", "Yehea I. Ismail", "Hai Zhou"], "https://doi.org/10.1145/1233501.1233582", 7], ["Algorithms for MIS vector generation and pruning.", ["Kenneth S. Stevens", "Florentin Dartu"], "https://doi.org/10.1145/1233501.1233583", 7], ["Timing model reduction for hierarchical timing analysis.", ["Shuo Zhou", "Yi Zhu", "Yuanfang Hu", "Ronald L. Graham", "Mike Hutton", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233584", 8], ["A unified non-rectangular device and circuit simulation model for timing and power.", ["Sean X. Shi", "Peng Yu", "David Z. Pan"], "https://doi.org/10.1145/1233501.1233585", 6], ["Microarchitecture parameter selection to optimize system performance under process variation.", ["Xiaoyao Liang", "David M. Brooks"], "https://doi.org/10.1145/1233501.1233587", 8], ["Thermal sensor allocation and placement for reconfigurable systems.", ["Rajarshi Mukherjee", "Somsubhra Mondal", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233588", 6], ["Thermal characterization and optimization in platform FPGAs.", ["Priya Sundararajan", "Aman Gayasen", "Narayanan Vijaykrishnan", "Tim Tuan"], "https://doi.org/10.1145/1233501.1233589", 5], ["Performance analysis of concurrent systems with early evaluation.", ["Jorge Julvez", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/1233501.1233590", 8], ["Near-term industrial perspective of analog CAD.", ["Christopher Labrecque"], "https://doi.org/10.1145/1233501.1233592", 2], ["Design automation for analog: the next generation of tool challenges.", ["Rob A. Rutenbar"], "https://doi.org/10.1145/1233501.1233593", 3], ["Automation in mixed-signal design: challenges and solutions in the wake of the nano era.", ["Trent McConaghy", "Georges G. E. Gielen"], "https://doi.org/10.1145/1233501.1233594", 3], ["FastRoute: a step to integrate global routing into placement.", ["Min Pan", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233596", 8], ["Trunk decomposition based global routing optimization.", ["Devang Jariwala", "John Lillis"], "https://doi.org/10.1145/1233501.1233597", 8], ["Optimizing yield in global routing.", ["Dirk Muller"], "https://doi.org/10.1145/1233501.1233598", 7], ["Wire density driven global routing for CMP variation and timing.", ["Minsik Cho", "David Z. Pan", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1233501.1233599", 6], ["An analytical model for negative bias temperature instability.", ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1233501.1233601", 4], ["Soft error derating computation in sequential circuits.", ["Hossein Asadi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/1233501.1233602", 5], ["Soft error reduction in combinational logic using gate resizing and flipflop selection.", ["Rajeev R. Rao", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1233501.1233603", 8], ["Current path analysis for electrostatic discharge protection.", ["Hung-Yi Liu", "Chung-Wei Lin", "Szu-Jui Chou", "Wei-Ting Tu", "Chih-Hung Liu", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/1233501.1233604", 6], ["System-wide energy minimization for real-time tasks: lower bound and approximation.", ["Xiliang Zhong", "Cheng-Zhong Xu"], "https://doi.org/10.1145/1233501.1233606", 6], ["Online task-scheduling for fault-tolerant low-energy real-time systems.", ["Tongquan Wei", "Piyush Mishra", "Kaijie Wu", "Han Liang"], "https://doi.org/10.1145/1233501.1233607", 6], ["Energy management for real-time embedded systems with reliability requirements.", ["Dakai Zhu", "Hakan Aydin"], "https://doi.org/10.1145/1233501.1233608", 7], ["Exploiting soft redundancy for error-resilient on-chip memory design.", ["Shuo Wang", "Lei Wang"], "https://doi.org/10.1145/1233501.1233610", 6], ["System-level process-driven variability analysis for single and multiple voltage-frequency island systems.", ["Diana Marculescu", "Siddharth Garg"], "https://doi.org/10.1145/1233501.1233611", 6], ["Physical aware frequency selection for dynamic thermal management in multi-core systems.", ["Rajarshi Mukherjee", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1233501.1233612", 6], ["A new RLC buffer insertion algorithm.", ["Zhanyuan Jiang", "Shiyan Hu", "Jiang Hu", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1233501.1233614", 5], ["Clock buffer polarity assignment for power noise reduction.", ["Rupak Samanta", "Ganesh Venkataraman", "Jiang Hu"], "https://doi.org/10.1145/1233501.1233615", 5], ["Combinatorial algorithms for fast clock mesh optimization.", ["Ganesh Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1233501.1233616", 5], ["An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management.", ["Sheng-Chih Lin", "Kaustav Banerjee"], "https://doi.org/10.1145/1233501.1233618", 7], ["Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design.", ["Yonghong Yang", "Changyun Zhu", "Zhenyu Peter Gu", "Li Shang", "Robert P. Dick"], "https://doi.org/10.1145/1233501.1233619", 8], ["Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits.", ["Jung Hwan Choi", "Aditya Bansal", "Mesut Meterelliyoz", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233620", 4], ["Runtime distribution-aware dynamic voltage scaling.", ["Sungpack Hong", "Sungjoo Yoo", "HoonSang Jin", "Kyu-Myung Choi", "Jeong-Taek Kong", "Soo-Kwan Eo"], "https://doi.org/10.1145/1233501.1233622", 8], ["Formal model of data reuse analysis for hierarchical memory organizations.", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1145/1233501.1233623", 6], ["An adaptive two-level management for the flash translation layer in embedded systems.", ["Chin-Hsien Wu", "Tei-Wei Kuo"], "https://doi.org/10.1145/1233501.1233624", 6], ["Design and integration methods for a multi-threaded dual core 65nm Xeon\u00ae processor.", ["Raj Varada", "Mysore Sriram", "Kris Chou", "James Guzzo"], "https://doi.org/10.1145/1233501.1233626", 4], ["Counterflow pipelining: architectural support for preemption in asynchronous systems using anti-tokens.", ["Manoj Ampalam", "Montek Singh"], "https://doi.org/10.1145/1233501.1233627", 8], ["A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation.", ["Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "https://doi.org/10.1145/1233501.1233628", 6], ["Efficient process-hotspot detection using range pattern matching.", ["Hailong Yao", "Subarna Sinha", "Charles C. Chiang", "Xianlong Hong", "Yici Cai"], "https://doi.org/10.1145/1233501.1233630", 8], ["Post-routing redundant via insertion and line end extension with via density consideration.", ["Kuang-Yao Lee", "Ting-Chi Wang", "Kai-Yuan Chao"], "https://doi.org/10.1145/1233501.1233631", 8], ["Post-placement voltage island generation.", ["Royce L. S. Ching", "Evangeline F. Y. Young", "Kevin C. K. Leung", "Chris C. N. Chu"], "https://doi.org/10.1145/1233501.1233632", 6], ["Prospects for emerging nanoelectronics in mainstream information processing systems.", ["Jeffrey Bokor"], "https://doi.org/10.1145/1233501.1233634", 2], ["Carbon nanotubes for potential electronic and optoelectronic applications.", ["Jia Chen"], "https://doi.org/10.1145/1233501.1233635", 2], ["Carbon nanotube transistor circuits: models and tools for design and performance optimization.", ["H.-S. Philip Wong", "Jie Deng", "Arash Hazeghi", "Tejas Krishnamohan", "Gordon C. Wan"], "https://doi.org/10.1145/1233501.1233636", 4], ["Technology migration techniques for simplified layouts with restrictive design rules.", ["Xiaoping Tang", "Xin Yuan"], "https://doi.org/10.1145/1233501.1233638", 6], ["Fill for shallow trench isolation CMP.", ["Andrew B. Kahng", "Puneet Sharma", "Alexander Zelikovsky"], "https://doi.org/10.1145/1233501.1233639", 8], ["An optimal simultaneous diode/jumper insertion algorithm for antenna fixing.", ["Zhe-Wei Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/1233501.1233640", 6], ["Performances improvement of FPGA using novel multilevel hierarchical interconnection structure.", ["Hayder Mrabet", "Zied Marrakchi", "Pierre Souillot", "Habib Mehrez"], "https://doi.org/10.1145/1233501.1233642", 5], ["Un/DoPack: re-clustering of large system-on-chip designs with interconnect variation for low-cost FPGAs.", ["Marvin Tom", "David Leong", "Guy G. Lemieux"], "https://doi.org/10.1145/1233501.1233643", 8], ["Studying a GALS FPGA architecture using a parameterized automatic design flow.", ["Xin Jia", "Ranga Vemuri"], "https://doi.org/10.1145/1233501.1233644", 6], ["Conjoining soft-core FPGA processors.", ["David Sheldon", "Rakesh Kumar", "Frank Vahid", "Dean M. Tullsen", "Roman L. Lysecky"], "https://doi.org/10.1145/1233501.1233645", 8], ["High-level synthesis challenges and solutions for a dynamically reconfigurable processor.", ["Takao Toi", "Noritsugu Nakamura", "Yoshinosuke Kato", "Toru Awashima", "Kazutoshi Wakabayashi", "Li Jing"], "https://doi.org/10.1145/1233501.1233647", 7], ["Platform-based resource binding using a distributed register-file microarchitecture.", ["Jason Cong", "Yiping Fan", "Wei Jiang"], "https://doi.org/10.1145/1233501.1233648", 7], ["A code refinement methodology for performance-improved synthesis from C.", ["Greg Stitt", "Frank Vahid", "Walid A. Najjar"], "https://doi.org/10.1145/1233501.1233649", 8], ["Leveraging protocol knowledge in slack matching.", ["Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1145/1233501.1233650", 6], ["Application-independent defect-tolerant crossbar nano-architectures.", ["Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/1233501.1233652", 5], ["Nanowire addressing with randomized-contact decoders.", ["Eric Rachlin", "John E. Savage"], "https://doi.org/10.1145/1233501.1233653", 8], ["On the use of Bloom filters for defect maps in nanocomputing.", ["Gang Wang", "Wenrui Gong", "Ryan Kastner"], "https://doi.org/10.1145/1233501.1233654", 4], ["Dynamic power management using machine learning.", ["Gaurav Dhiman", "Tajana Simunic Rosing"], "https://doi.org/10.1145/1233501.1233656", 8], ["Dynamic voltage and frequency management based on variable update intervals for frequency setting.", ["Mehrdad Najibi", "Mostafa E. Salehi", "Ali Afzali-Kusha", "Massoud Pedram", "Seid Mehdi Fakhraie", "Hossein Pedram"], "https://doi.org/10.1145/1233501.1233657", 6], ["Temperature-aware leakage minimization technique for real-time systems.", ["Lin Yuan", "Sean Leventhal", "Gang Qu"], "https://doi.org/10.1145/1233501.1233658", 4], ["Energy budgeting for battery-powered sensors with a known task schedule.", ["Daler N. Rakhmatov"], "https://doi.org/10.1145/1233501.1233659", 7], ["Stepping forward with interpolants in unbounded model checking.", ["Gianpiero Cabodi", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "https://doi.org/10.1145/1233501.1233661", 7], ["Decomposing image computation for symbolic reachability analysis using control flow information.", ["David Ward", "Fabio Somenzi"], "https://doi.org/10.1145/1233501.1233662", 7], ["Automatic memory reductions for RTL model verification.", ["Panagiotis Manolios", "Sudarshan K. Srinivasan", "Daron Vroon"], "https://doi.org/10.1145/1233501.1233663", 8], ["Accelerating high-level bounded model checking.", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1233501.1233664", 8], ["Simultaneous power and thermal integrity driven via stapling in 3D ICs.", ["Hao Yu", "Joanna Ho", "Lei He"], "https://doi.org/10.1145/1233501.1233666", 7], ["Yield prediction for 3D capacitive interconnections.", ["Alberto Fazzi", "Luca Magagni", "Mario de Dominicis", "Paolo Zoffoli", "Roberto Canegallo", "Pier Luigi Rolandi", "Alberto L. Sangiovanni-Vincentelli", "Roberto Guerrieri"], "https://doi.org/10.1145/1233501.1233667", 6], ["Layer minimization of escape routing in area array packaging.", ["Renshen Wang", "Rui Shi", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1233501.1233668", 5], ["Network coding for routability improvement in VLSI.", ["Nikhil Jayakumar", "Sunil P. Khatri", "Kanupriya Gulati", "Alexander Sprintson"], "https://doi.org/10.1145/1233501.1233669", 4], ["From micro to nano: MEMS as an interface to the nano world.", ["Bernhard E. Boser"], "https://doi.org/10.1145/1233501.1233671", 2], ["CMOS-MEMS integration: why, how and what?", ["Ann Witvrouw"], "https://doi.org/10.1145/1233501.1233672", 2], ["Information processing in nanoscale arrays: DNA assembly, molecular devices, nano-array architectures.", ["Richard A. Kiehl"], "https://doi.org/10.1145/1233501.1233673", 2], ["Molecular organic electronic circuits.", ["Vladimir Bulovic", "Kyungbum Kevin Ryu", "Charles Sodini", "Ioannis Kymissis", "Annie Wang", "Ivan Nausieda", "Akintunde Ibitayo Akinwande"], "https://doi.org/10.1145/1233501.1233674", 2], ["Organic electronic device modeling at the nanoscale.", ["Conor F. Madigan", "Vladimir Bulovic"], "https://doi.org/10.1145/1233501.1233675", 2], ["Variability and yield improvement: rules, models, and characterization.", ["Kenneth L. Shepard", "Daniel N. Maynard"], "https://doi.org/10.1145/1233501.1233677", 2], ["Improvements to combinational equivalence checking.", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton", "Niklas Een"], "https://doi.org/10.1145/1233501.1233679", 8], ["SMT(CLU): a step toward scalability in system verification.", ["Hossein M. Sheini", "Karem A. Sakallah"], "https://doi.org/10.1145/1233501.1233680", 8], ["Solving the minimum-cost satisfiability problem using SAT based branch-and-bound search.", ["Zhaohui Fu", "Sharad Malik"], "https://doi.org/10.1145/1233501.1233681", 8], ["Verification through the principle of least astonishment.", ["Beth Isaksen", "Valeria Bertacco"], "https://doi.org/10.1145/1233501.1233682", 8], ["Performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression.", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1145/1233501.1233684", 8], ["Faster, parametric trajectory-based macromodels via localized linear reductions.", ["Saurabh K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1233501.1233685", 8], ["Robust estimation of parametric yield under limited descriptions of uncertainty.", ["Wei-Shen Wang", "Michael Orshansky"], "https://doi.org/10.1145/1233501.1233686", 7], ["From molecular interactions to gates: a systematic approach.", ["Josep Carmona", "Jordi Cortadella", "Yousuke Takada", "Ferdinand Peper"], "https://doi.org/10.1145/1233501.1233688", 8], ["A spectrally accurate integral equation solver for molecular surface electrostatics.", ["Shih-Hsien Kuo", "Jacob White"], "https://doi.org/10.1145/1233501.1233689", 8], ["Using CAD to shape experiments in molecular QCA.", ["Michael T. Niemier", "Michael Crocker", "Xiaobo Sharon Hu", "Marya Lieberman"], "https://doi.org/10.1145/1233501.1233690", 8]]