/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Rx_1__0__MASK 0x80u
#define Rx_1__0__PC CYREG_PRT12_PC7
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 7u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x80u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 7u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Tx_1__0__MASK 0x40u
#define Tx_1__0__PC CYREG_PRT12_PC6
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 6u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x40u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 6u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL_1__0__MASK 0x10u
#define SCL_1__0__PC CYREG_PRT12_PC4
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 4u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x10u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 4u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA_1__0__MASK 0x20u
#define SDA_1__0__PC CYREG_PRT12_PC5
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 5u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x20u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 5u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB01_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB01_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB01_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB01_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB01_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB01_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Dir_Ctl */
#define Dir_Ctl_Sync_ctrl_reg__0__MASK 0x01u
#define Dir_Ctl_Sync_ctrl_reg__0__POS 0
#define Dir_Ctl_Sync_ctrl_reg__1__MASK 0x02u
#define Dir_Ctl_Sync_ctrl_reg__1__POS 1
#define Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Dir_Ctl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Dir_Ctl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Dir_Ctl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Dir_Ctl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Dir_Ctl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Dir_Ctl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Dir_Ctl_Sync_ctrl_reg__2__MASK 0x04u
#define Dir_Ctl_Sync_ctrl_reg__2__POS 2
#define Dir_Ctl_Sync_ctrl_reg__3__MASK 0x08u
#define Dir_Ctl_Sync_ctrl_reg__3__POS 3
#define Dir_Ctl_Sync_ctrl_reg__4__MASK 0x10u
#define Dir_Ctl_Sync_ctrl_reg__4__POS 4
#define Dir_Ctl_Sync_ctrl_reg__5__MASK 0x20u
#define Dir_Ctl_Sync_ctrl_reg__5__POS 5
#define Dir_Ctl_Sync_ctrl_reg__6__MASK 0x40u
#define Dir_Ctl_Sync_ctrl_reg__6__POS 6
#define Dir_Ctl_Sync_ctrl_reg__7__MASK 0x80u
#define Dir_Ctl_Sync_ctrl_reg__7__POS 7
#define Dir_Ctl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Dir_Ctl_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Dir_Ctl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Dir_Ctl_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Dir_Ctl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Dir_Ctl_Sync_ctrl_reg__MASK 0xFFu
#define Dir_Ctl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Dir_Ctl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Dir_Ctl_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* PORT0D0 */
#define PORT0D0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define PORT0D0__0__MASK 0x01u
#define PORT0D0__0__PC CYREG_PRT0_PC0
#define PORT0D0__0__PORT 0u
#define PORT0D0__0__SHIFT 0u
#define PORT0D0__AG CYREG_PRT0_AG
#define PORT0D0__AMUX CYREG_PRT0_AMUX
#define PORT0D0__BIE CYREG_PRT0_BIE
#define PORT0D0__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D0__BYP CYREG_PRT0_BYP
#define PORT0D0__CTL CYREG_PRT0_CTL
#define PORT0D0__DM0 CYREG_PRT0_DM0
#define PORT0D0__DM1 CYREG_PRT0_DM1
#define PORT0D0__DM2 CYREG_PRT0_DM2
#define PORT0D0__DR CYREG_PRT0_DR
#define PORT0D0__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D0__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D0__MASK 0x01u
#define PORT0D0__PORT 0u
#define PORT0D0__PRT CYREG_PRT0_PRT
#define PORT0D0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D0__PS CYREG_PRT0_PS
#define PORT0D0__SHIFT 0u
#define PORT0D0__SLW CYREG_PRT0_SLW

/* PORT0D1 */
#define PORT0D1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define PORT0D1__0__MASK 0x02u
#define PORT0D1__0__PC CYREG_PRT0_PC1
#define PORT0D1__0__PORT 0u
#define PORT0D1__0__SHIFT 1u
#define PORT0D1__AG CYREG_PRT0_AG
#define PORT0D1__AMUX CYREG_PRT0_AMUX
#define PORT0D1__BIE CYREG_PRT0_BIE
#define PORT0D1__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D1__BYP CYREG_PRT0_BYP
#define PORT0D1__CTL CYREG_PRT0_CTL
#define PORT0D1__DM0 CYREG_PRT0_DM0
#define PORT0D1__DM1 CYREG_PRT0_DM1
#define PORT0D1__DM2 CYREG_PRT0_DM2
#define PORT0D1__DR CYREG_PRT0_DR
#define PORT0D1__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D1__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D1__MASK 0x02u
#define PORT0D1__PORT 0u
#define PORT0D1__PRT CYREG_PRT0_PRT
#define PORT0D1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D1__PS CYREG_PRT0_PS
#define PORT0D1__SHIFT 1u
#define PORT0D1__SLW CYREG_PRT0_SLW

/* PORT0D2 */
#define PORT0D2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define PORT0D2__0__MASK 0x04u
#define PORT0D2__0__PC CYREG_PRT0_PC2
#define PORT0D2__0__PORT 0u
#define PORT0D2__0__SHIFT 2u
#define PORT0D2__AG CYREG_PRT0_AG
#define PORT0D2__AMUX CYREG_PRT0_AMUX
#define PORT0D2__BIE CYREG_PRT0_BIE
#define PORT0D2__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D2__BYP CYREG_PRT0_BYP
#define PORT0D2__CTL CYREG_PRT0_CTL
#define PORT0D2__DM0 CYREG_PRT0_DM0
#define PORT0D2__DM1 CYREG_PRT0_DM1
#define PORT0D2__DM2 CYREG_PRT0_DM2
#define PORT0D2__DR CYREG_PRT0_DR
#define PORT0D2__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D2__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D2__MASK 0x04u
#define PORT0D2__PORT 0u
#define PORT0D2__PRT CYREG_PRT0_PRT
#define PORT0D2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D2__PS CYREG_PRT0_PS
#define PORT0D2__SHIFT 2u
#define PORT0D2__SLW CYREG_PRT0_SLW

/* PORT0D3 */
#define PORT0D3__0__INTTYPE CYREG_PICU0_INTTYPE3
#define PORT0D3__0__MASK 0x08u
#define PORT0D3__0__PC CYREG_PRT0_PC3
#define PORT0D3__0__PORT 0u
#define PORT0D3__0__SHIFT 3u
#define PORT0D3__AG CYREG_PRT0_AG
#define PORT0D3__AMUX CYREG_PRT0_AMUX
#define PORT0D3__BIE CYREG_PRT0_BIE
#define PORT0D3__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D3__BYP CYREG_PRT0_BYP
#define PORT0D3__CTL CYREG_PRT0_CTL
#define PORT0D3__DM0 CYREG_PRT0_DM0
#define PORT0D3__DM1 CYREG_PRT0_DM1
#define PORT0D3__DM2 CYREG_PRT0_DM2
#define PORT0D3__DR CYREG_PRT0_DR
#define PORT0D3__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D3__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D3__MASK 0x08u
#define PORT0D3__PORT 0u
#define PORT0D3__PRT CYREG_PRT0_PRT
#define PORT0D3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D3__PS CYREG_PRT0_PS
#define PORT0D3__SHIFT 3u
#define PORT0D3__SLW CYREG_PRT0_SLW

/* PORT0D4 */
#define PORT0D4__0__INTTYPE CYREG_PICU0_INTTYPE4
#define PORT0D4__0__MASK 0x10u
#define PORT0D4__0__PC CYREG_PRT0_PC4
#define PORT0D4__0__PORT 0u
#define PORT0D4__0__SHIFT 4u
#define PORT0D4__AG CYREG_PRT0_AG
#define PORT0D4__AMUX CYREG_PRT0_AMUX
#define PORT0D4__BIE CYREG_PRT0_BIE
#define PORT0D4__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D4__BYP CYREG_PRT0_BYP
#define PORT0D4__CTL CYREG_PRT0_CTL
#define PORT0D4__DM0 CYREG_PRT0_DM0
#define PORT0D4__DM1 CYREG_PRT0_DM1
#define PORT0D4__DM2 CYREG_PRT0_DM2
#define PORT0D4__DR CYREG_PRT0_DR
#define PORT0D4__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D4__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D4__MASK 0x10u
#define PORT0D4__PORT 0u
#define PORT0D4__PRT CYREG_PRT0_PRT
#define PORT0D4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D4__PS CYREG_PRT0_PS
#define PORT0D4__SHIFT 4u
#define PORT0D4__SLW CYREG_PRT0_SLW

/* PORT0D5 */
#define PORT0D5__0__INTTYPE CYREG_PICU0_INTTYPE5
#define PORT0D5__0__MASK 0x20u
#define PORT0D5__0__PC CYREG_PRT0_PC5
#define PORT0D5__0__PORT 0u
#define PORT0D5__0__SHIFT 5u
#define PORT0D5__AG CYREG_PRT0_AG
#define PORT0D5__AMUX CYREG_PRT0_AMUX
#define PORT0D5__BIE CYREG_PRT0_BIE
#define PORT0D5__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D5__BYP CYREG_PRT0_BYP
#define PORT0D5__CTL CYREG_PRT0_CTL
#define PORT0D5__DM0 CYREG_PRT0_DM0
#define PORT0D5__DM1 CYREG_PRT0_DM1
#define PORT0D5__DM2 CYREG_PRT0_DM2
#define PORT0D5__DR CYREG_PRT0_DR
#define PORT0D5__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D5__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D5__MASK 0x20u
#define PORT0D5__PORT 0u
#define PORT0D5__PRT CYREG_PRT0_PRT
#define PORT0D5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D5__PS CYREG_PRT0_PS
#define PORT0D5__SHIFT 5u
#define PORT0D5__SLW CYREG_PRT0_SLW

/* PORT0D6 */
#define PORT0D6__0__INTTYPE CYREG_PICU0_INTTYPE6
#define PORT0D6__0__MASK 0x40u
#define PORT0D6__0__PC CYREG_PRT0_PC6
#define PORT0D6__0__PORT 0u
#define PORT0D6__0__SHIFT 6u
#define PORT0D6__AG CYREG_PRT0_AG
#define PORT0D6__AMUX CYREG_PRT0_AMUX
#define PORT0D6__BIE CYREG_PRT0_BIE
#define PORT0D6__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D6__BYP CYREG_PRT0_BYP
#define PORT0D6__CTL CYREG_PRT0_CTL
#define PORT0D6__DM0 CYREG_PRT0_DM0
#define PORT0D6__DM1 CYREG_PRT0_DM1
#define PORT0D6__DM2 CYREG_PRT0_DM2
#define PORT0D6__DR CYREG_PRT0_DR
#define PORT0D6__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D6__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D6__MASK 0x40u
#define PORT0D6__PORT 0u
#define PORT0D6__PRT CYREG_PRT0_PRT
#define PORT0D6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D6__PS CYREG_PRT0_PS
#define PORT0D6__SHIFT 6u
#define PORT0D6__SLW CYREG_PRT0_SLW

/* PORT0D7 */
#define PORT0D7__0__INTTYPE CYREG_PICU0_INTTYPE7
#define PORT0D7__0__MASK 0x80u
#define PORT0D7__0__PC CYREG_PRT0_PC7
#define PORT0D7__0__PORT 0u
#define PORT0D7__0__SHIFT 7u
#define PORT0D7__AG CYREG_PRT0_AG
#define PORT0D7__AMUX CYREG_PRT0_AMUX
#define PORT0D7__BIE CYREG_PRT0_BIE
#define PORT0D7__BIT_MASK CYREG_PRT0_BIT_MASK
#define PORT0D7__BYP CYREG_PRT0_BYP
#define PORT0D7__CTL CYREG_PRT0_CTL
#define PORT0D7__DM0 CYREG_PRT0_DM0
#define PORT0D7__DM1 CYREG_PRT0_DM1
#define PORT0D7__DM2 CYREG_PRT0_DM2
#define PORT0D7__DR CYREG_PRT0_DR
#define PORT0D7__INP_DIS CYREG_PRT0_INP_DIS
#define PORT0D7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PORT0D7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PORT0D7__LCD_EN CYREG_PRT0_LCD_EN
#define PORT0D7__MASK 0x80u
#define PORT0D7__PORT 0u
#define PORT0D7__PRT CYREG_PRT0_PRT
#define PORT0D7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PORT0D7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PORT0D7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PORT0D7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PORT0D7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PORT0D7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PORT0D7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PORT0D7__PS CYREG_PRT0_PS
#define PORT0D7__SHIFT 7u
#define PORT0D7__SLW CYREG_PRT0_SLW

/* PORT1D0 */
#define PORT1D0__0__INTTYPE CYREG_PICU1_INTTYPE2
#define PORT1D0__0__MASK 0x04u
#define PORT1D0__0__PC CYREG_PRT1_PC2
#define PORT1D0__0__PORT 1u
#define PORT1D0__0__SHIFT 2u
#define PORT1D0__AG CYREG_PRT1_AG
#define PORT1D0__AMUX CYREG_PRT1_AMUX
#define PORT1D0__BIE CYREG_PRT1_BIE
#define PORT1D0__BIT_MASK CYREG_PRT1_BIT_MASK
#define PORT1D0__BYP CYREG_PRT1_BYP
#define PORT1D0__CTL CYREG_PRT1_CTL
#define PORT1D0__DM0 CYREG_PRT1_DM0
#define PORT1D0__DM1 CYREG_PRT1_DM1
#define PORT1D0__DM2 CYREG_PRT1_DM2
#define PORT1D0__DR CYREG_PRT1_DR
#define PORT1D0__INP_DIS CYREG_PRT1_INP_DIS
#define PORT1D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PORT1D0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PORT1D0__LCD_EN CYREG_PRT1_LCD_EN
#define PORT1D0__MASK 0x04u
#define PORT1D0__PORT 1u
#define PORT1D0__PRT CYREG_PRT1_PRT
#define PORT1D0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PORT1D0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PORT1D0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PORT1D0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PORT1D0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PORT1D0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PORT1D0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PORT1D0__PS CYREG_PRT1_PS
#define PORT1D0__SHIFT 2u
#define PORT1D0__SLW CYREG_PRT1_SLW

/* PORT1D1 */
#define PORT1D1__0__INTTYPE CYREG_PICU1_INTTYPE3
#define PORT1D1__0__MASK 0x08u
#define PORT1D1__0__PC CYREG_PRT1_PC3
#define PORT1D1__0__PORT 1u
#define PORT1D1__0__SHIFT 3u
#define PORT1D1__AG CYREG_PRT1_AG
#define PORT1D1__AMUX CYREG_PRT1_AMUX
#define PORT1D1__BIE CYREG_PRT1_BIE
#define PORT1D1__BIT_MASK CYREG_PRT1_BIT_MASK
#define PORT1D1__BYP CYREG_PRT1_BYP
#define PORT1D1__CTL CYREG_PRT1_CTL
#define PORT1D1__DM0 CYREG_PRT1_DM0
#define PORT1D1__DM1 CYREG_PRT1_DM1
#define PORT1D1__DM2 CYREG_PRT1_DM2
#define PORT1D1__DR CYREG_PRT1_DR
#define PORT1D1__INP_DIS CYREG_PRT1_INP_DIS
#define PORT1D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PORT1D1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PORT1D1__LCD_EN CYREG_PRT1_LCD_EN
#define PORT1D1__MASK 0x08u
#define PORT1D1__PORT 1u
#define PORT1D1__PRT CYREG_PRT1_PRT
#define PORT1D1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PORT1D1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PORT1D1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PORT1D1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PORT1D1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PORT1D1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PORT1D1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PORT1D1__PS CYREG_PRT1_PS
#define PORT1D1__SHIFT 3u
#define PORT1D1__SLW CYREG_PRT1_SLW

/* PORT1D2 */
#define PORT1D2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define PORT1D2__0__MASK 0x20u
#define PORT1D2__0__PC CYREG_PRT1_PC5
#define PORT1D2__0__PORT 1u
#define PORT1D2__0__SHIFT 5u
#define PORT1D2__AG CYREG_PRT1_AG
#define PORT1D2__AMUX CYREG_PRT1_AMUX
#define PORT1D2__BIE CYREG_PRT1_BIE
#define PORT1D2__BIT_MASK CYREG_PRT1_BIT_MASK
#define PORT1D2__BYP CYREG_PRT1_BYP
#define PORT1D2__CTL CYREG_PRT1_CTL
#define PORT1D2__DM0 CYREG_PRT1_DM0
#define PORT1D2__DM1 CYREG_PRT1_DM1
#define PORT1D2__DM2 CYREG_PRT1_DM2
#define PORT1D2__DR CYREG_PRT1_DR
#define PORT1D2__INP_DIS CYREG_PRT1_INP_DIS
#define PORT1D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PORT1D2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PORT1D2__LCD_EN CYREG_PRT1_LCD_EN
#define PORT1D2__MASK 0x20u
#define PORT1D2__PORT 1u
#define PORT1D2__PRT CYREG_PRT1_PRT
#define PORT1D2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PORT1D2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PORT1D2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PORT1D2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PORT1D2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PORT1D2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PORT1D2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PORT1D2__PS CYREG_PRT1_PS
#define PORT1D2__SHIFT 5u
#define PORT1D2__SLW CYREG_PRT1_SLW

/* PORT1D3 */
#define PORT1D3__0__INTTYPE CYREG_PICU1_INTTYPE6
#define PORT1D3__0__MASK 0x40u
#define PORT1D3__0__PC CYREG_PRT1_PC6
#define PORT1D3__0__PORT 1u
#define PORT1D3__0__SHIFT 6u
#define PORT1D3__AG CYREG_PRT1_AG
#define PORT1D3__AMUX CYREG_PRT1_AMUX
#define PORT1D3__BIE CYREG_PRT1_BIE
#define PORT1D3__BIT_MASK CYREG_PRT1_BIT_MASK
#define PORT1D3__BYP CYREG_PRT1_BYP
#define PORT1D3__CTL CYREG_PRT1_CTL
#define PORT1D3__DM0 CYREG_PRT1_DM0
#define PORT1D3__DM1 CYREG_PRT1_DM1
#define PORT1D3__DM2 CYREG_PRT1_DM2
#define PORT1D3__DR CYREG_PRT1_DR
#define PORT1D3__INP_DIS CYREG_PRT1_INP_DIS
#define PORT1D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PORT1D3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PORT1D3__LCD_EN CYREG_PRT1_LCD_EN
#define PORT1D3__MASK 0x40u
#define PORT1D3__PORT 1u
#define PORT1D3__PRT CYREG_PRT1_PRT
#define PORT1D3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PORT1D3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PORT1D3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PORT1D3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PORT1D3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PORT1D3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PORT1D3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PORT1D3__PS CYREG_PRT1_PS
#define PORT1D3__SHIFT 6u
#define PORT1D3__SLW CYREG_PRT1_SLW

/* PORT1D4 */
#define PORT1D4__0__INTTYPE CYREG_PICU1_INTTYPE7
#define PORT1D4__0__MASK 0x80u
#define PORT1D4__0__PC CYREG_PRT1_PC7
#define PORT1D4__0__PORT 1u
#define PORT1D4__0__SHIFT 7u
#define PORT1D4__AG CYREG_PRT1_AG
#define PORT1D4__AMUX CYREG_PRT1_AMUX
#define PORT1D4__BIE CYREG_PRT1_BIE
#define PORT1D4__BIT_MASK CYREG_PRT1_BIT_MASK
#define PORT1D4__BYP CYREG_PRT1_BYP
#define PORT1D4__CTL CYREG_PRT1_CTL
#define PORT1D4__DM0 CYREG_PRT1_DM0
#define PORT1D4__DM1 CYREG_PRT1_DM1
#define PORT1D4__DM2 CYREG_PRT1_DM2
#define PORT1D4__DR CYREG_PRT1_DR
#define PORT1D4__INP_DIS CYREG_PRT1_INP_DIS
#define PORT1D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PORT1D4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PORT1D4__LCD_EN CYREG_PRT1_LCD_EN
#define PORT1D4__MASK 0x80u
#define PORT1D4__PORT 1u
#define PORT1D4__PRT CYREG_PRT1_PRT
#define PORT1D4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PORT1D4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PORT1D4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PORT1D4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PORT1D4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PORT1D4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PORT1D4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PORT1D4__PS CYREG_PRT1_PS
#define PORT1D4__SHIFT 7u
#define PORT1D4__SLW CYREG_PRT1_SLW

/* PORT2D0 */
#define PORT2D0__0__INTTYPE CYREG_PICU2_INTTYPE0
#define PORT2D0__0__MASK 0x01u
#define PORT2D0__0__PC CYREG_PRT2_PC0
#define PORT2D0__0__PORT 2u
#define PORT2D0__0__SHIFT 0u
#define PORT2D0__AG CYREG_PRT2_AG
#define PORT2D0__AMUX CYREG_PRT2_AMUX
#define PORT2D0__BIE CYREG_PRT2_BIE
#define PORT2D0__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D0__BYP CYREG_PRT2_BYP
#define PORT2D0__CTL CYREG_PRT2_CTL
#define PORT2D0__DM0 CYREG_PRT2_DM0
#define PORT2D0__DM1 CYREG_PRT2_DM1
#define PORT2D0__DM2 CYREG_PRT2_DM2
#define PORT2D0__DR CYREG_PRT2_DR
#define PORT2D0__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D0__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D0__MASK 0x01u
#define PORT2D0__PORT 2u
#define PORT2D0__PRT CYREG_PRT2_PRT
#define PORT2D0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D0__PS CYREG_PRT2_PS
#define PORT2D0__SHIFT 0u
#define PORT2D0__SLW CYREG_PRT2_SLW

/* PORT2D1 */
#define PORT2D1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define PORT2D1__0__MASK 0x02u
#define PORT2D1__0__PC CYREG_PRT2_PC1
#define PORT2D1__0__PORT 2u
#define PORT2D1__0__SHIFT 1u
#define PORT2D1__AG CYREG_PRT2_AG
#define PORT2D1__AMUX CYREG_PRT2_AMUX
#define PORT2D1__BIE CYREG_PRT2_BIE
#define PORT2D1__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D1__BYP CYREG_PRT2_BYP
#define PORT2D1__CTL CYREG_PRT2_CTL
#define PORT2D1__DM0 CYREG_PRT2_DM0
#define PORT2D1__DM1 CYREG_PRT2_DM1
#define PORT2D1__DM2 CYREG_PRT2_DM2
#define PORT2D1__DR CYREG_PRT2_DR
#define PORT2D1__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D1__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D1__MASK 0x02u
#define PORT2D1__PORT 2u
#define PORT2D1__PRT CYREG_PRT2_PRT
#define PORT2D1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D1__PS CYREG_PRT2_PS
#define PORT2D1__SHIFT 1u
#define PORT2D1__SLW CYREG_PRT2_SLW

/* PORT2D2 */
#define PORT2D2__0__INTTYPE CYREG_PICU2_INTTYPE2
#define PORT2D2__0__MASK 0x04u
#define PORT2D2__0__PC CYREG_PRT2_PC2
#define PORT2D2__0__PORT 2u
#define PORT2D2__0__SHIFT 2u
#define PORT2D2__AG CYREG_PRT2_AG
#define PORT2D2__AMUX CYREG_PRT2_AMUX
#define PORT2D2__BIE CYREG_PRT2_BIE
#define PORT2D2__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D2__BYP CYREG_PRT2_BYP
#define PORT2D2__CTL CYREG_PRT2_CTL
#define PORT2D2__DM0 CYREG_PRT2_DM0
#define PORT2D2__DM1 CYREG_PRT2_DM1
#define PORT2D2__DM2 CYREG_PRT2_DM2
#define PORT2D2__DR CYREG_PRT2_DR
#define PORT2D2__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D2__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D2__MASK 0x04u
#define PORT2D2__PORT 2u
#define PORT2D2__PRT CYREG_PRT2_PRT
#define PORT2D2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D2__PS CYREG_PRT2_PS
#define PORT2D2__SHIFT 2u
#define PORT2D2__SLW CYREG_PRT2_SLW

/* PORT2D3 */
#define PORT2D3__0__INTTYPE CYREG_PICU2_INTTYPE3
#define PORT2D3__0__MASK 0x08u
#define PORT2D3__0__PC CYREG_PRT2_PC3
#define PORT2D3__0__PORT 2u
#define PORT2D3__0__SHIFT 3u
#define PORT2D3__AG CYREG_PRT2_AG
#define PORT2D3__AMUX CYREG_PRT2_AMUX
#define PORT2D3__BIE CYREG_PRT2_BIE
#define PORT2D3__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D3__BYP CYREG_PRT2_BYP
#define PORT2D3__CTL CYREG_PRT2_CTL
#define PORT2D3__DM0 CYREG_PRT2_DM0
#define PORT2D3__DM1 CYREG_PRT2_DM1
#define PORT2D3__DM2 CYREG_PRT2_DM2
#define PORT2D3__DR CYREG_PRT2_DR
#define PORT2D3__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D3__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D3__MASK 0x08u
#define PORT2D3__PORT 2u
#define PORT2D3__PRT CYREG_PRT2_PRT
#define PORT2D3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D3__PS CYREG_PRT2_PS
#define PORT2D3__SHIFT 3u
#define PORT2D3__SLW CYREG_PRT2_SLW

/* PORT2D4 */
#define PORT2D4__0__INTTYPE CYREG_PICU2_INTTYPE4
#define PORT2D4__0__MASK 0x10u
#define PORT2D4__0__PC CYREG_PRT2_PC4
#define PORT2D4__0__PORT 2u
#define PORT2D4__0__SHIFT 4u
#define PORT2D4__AG CYREG_PRT2_AG
#define PORT2D4__AMUX CYREG_PRT2_AMUX
#define PORT2D4__BIE CYREG_PRT2_BIE
#define PORT2D4__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D4__BYP CYREG_PRT2_BYP
#define PORT2D4__CTL CYREG_PRT2_CTL
#define PORT2D4__DM0 CYREG_PRT2_DM0
#define PORT2D4__DM1 CYREG_PRT2_DM1
#define PORT2D4__DM2 CYREG_PRT2_DM2
#define PORT2D4__DR CYREG_PRT2_DR
#define PORT2D4__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D4__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D4__MASK 0x10u
#define PORT2D4__PORT 2u
#define PORT2D4__PRT CYREG_PRT2_PRT
#define PORT2D4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D4__PS CYREG_PRT2_PS
#define PORT2D4__SHIFT 4u
#define PORT2D4__SLW CYREG_PRT2_SLW

/* PORT2D5 */
#define PORT2D5__0__INTTYPE CYREG_PICU2_INTTYPE5
#define PORT2D5__0__MASK 0x20u
#define PORT2D5__0__PC CYREG_PRT2_PC5
#define PORT2D5__0__PORT 2u
#define PORT2D5__0__SHIFT 5u
#define PORT2D5__AG CYREG_PRT2_AG
#define PORT2D5__AMUX CYREG_PRT2_AMUX
#define PORT2D5__BIE CYREG_PRT2_BIE
#define PORT2D5__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D5__BYP CYREG_PRT2_BYP
#define PORT2D5__CTL CYREG_PRT2_CTL
#define PORT2D5__DM0 CYREG_PRT2_DM0
#define PORT2D5__DM1 CYREG_PRT2_DM1
#define PORT2D5__DM2 CYREG_PRT2_DM2
#define PORT2D5__DR CYREG_PRT2_DR
#define PORT2D5__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D5__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D5__MASK 0x20u
#define PORT2D5__PORT 2u
#define PORT2D5__PRT CYREG_PRT2_PRT
#define PORT2D5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D5__PS CYREG_PRT2_PS
#define PORT2D5__SHIFT 5u
#define PORT2D5__SLW CYREG_PRT2_SLW

/* PORT2D6 */
#define PORT2D6__0__INTTYPE CYREG_PICU2_INTTYPE7
#define PORT2D6__0__MASK 0x80u
#define PORT2D6__0__PC CYREG_PRT2_PC7
#define PORT2D6__0__PORT 2u
#define PORT2D6__0__SHIFT 7u
#define PORT2D6__AG CYREG_PRT2_AG
#define PORT2D6__AMUX CYREG_PRT2_AMUX
#define PORT2D6__BIE CYREG_PRT2_BIE
#define PORT2D6__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D6__BYP CYREG_PRT2_BYP
#define PORT2D6__CTL CYREG_PRT2_CTL
#define PORT2D6__DM0 CYREG_PRT2_DM0
#define PORT2D6__DM1 CYREG_PRT2_DM1
#define PORT2D6__DM2 CYREG_PRT2_DM2
#define PORT2D6__DR CYREG_PRT2_DR
#define PORT2D6__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D6__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D6__MASK 0x80u
#define PORT2D6__PORT 2u
#define PORT2D6__PRT CYREG_PRT2_PRT
#define PORT2D6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D6__PS CYREG_PRT2_PS
#define PORT2D6__SHIFT 7u
#define PORT2D6__SLW CYREG_PRT2_SLW

/* PORT2D7 */
#define PORT2D7__0__INTTYPE CYREG_PICU2_INTTYPE6
#define PORT2D7__0__MASK 0x40u
#define PORT2D7__0__PC CYREG_PRT2_PC6
#define PORT2D7__0__PORT 2u
#define PORT2D7__0__SHIFT 6u
#define PORT2D7__AG CYREG_PRT2_AG
#define PORT2D7__AMUX CYREG_PRT2_AMUX
#define PORT2D7__BIE CYREG_PRT2_BIE
#define PORT2D7__BIT_MASK CYREG_PRT2_BIT_MASK
#define PORT2D7__BYP CYREG_PRT2_BYP
#define PORT2D7__CTL CYREG_PRT2_CTL
#define PORT2D7__DM0 CYREG_PRT2_DM0
#define PORT2D7__DM1 CYREG_PRT2_DM1
#define PORT2D7__DM2 CYREG_PRT2_DM2
#define PORT2D7__DR CYREG_PRT2_DR
#define PORT2D7__INP_DIS CYREG_PRT2_INP_DIS
#define PORT2D7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PORT2D7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PORT2D7__LCD_EN CYREG_PRT2_LCD_EN
#define PORT2D7__MASK 0x40u
#define PORT2D7__PORT 2u
#define PORT2D7__PRT CYREG_PRT2_PRT
#define PORT2D7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PORT2D7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PORT2D7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PORT2D7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PORT2D7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PORT2D7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PORT2D7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PORT2D7__PS CYREG_PRT2_PS
#define PORT2D7__SHIFT 6u
#define PORT2D7__SLW CYREG_PRT2_SLW

/* PORT3D0 */
#define PORT3D0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define PORT3D0__0__MASK 0x01u
#define PORT3D0__0__PC CYREG_PRT3_PC0
#define PORT3D0__0__PORT 3u
#define PORT3D0__0__SHIFT 0u
#define PORT3D0__AG CYREG_PRT3_AG
#define PORT3D0__AMUX CYREG_PRT3_AMUX
#define PORT3D0__BIE CYREG_PRT3_BIE
#define PORT3D0__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D0__BYP CYREG_PRT3_BYP
#define PORT3D0__CTL CYREG_PRT3_CTL
#define PORT3D0__DM0 CYREG_PRT3_DM0
#define PORT3D0__DM1 CYREG_PRT3_DM1
#define PORT3D0__DM2 CYREG_PRT3_DM2
#define PORT3D0__DR CYREG_PRT3_DR
#define PORT3D0__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D0__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D0__MASK 0x01u
#define PORT3D0__PORT 3u
#define PORT3D0__PRT CYREG_PRT3_PRT
#define PORT3D0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D0__PS CYREG_PRT3_PS
#define PORT3D0__SHIFT 0u
#define PORT3D0__SLW CYREG_PRT3_SLW

/* PORT3D1 */
#define PORT3D1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define PORT3D1__0__MASK 0x02u
#define PORT3D1__0__PC CYREG_PRT3_PC1
#define PORT3D1__0__PORT 3u
#define PORT3D1__0__SHIFT 1u
#define PORT3D1__AG CYREG_PRT3_AG
#define PORT3D1__AMUX CYREG_PRT3_AMUX
#define PORT3D1__BIE CYREG_PRT3_BIE
#define PORT3D1__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D1__BYP CYREG_PRT3_BYP
#define PORT3D1__CTL CYREG_PRT3_CTL
#define PORT3D1__DM0 CYREG_PRT3_DM0
#define PORT3D1__DM1 CYREG_PRT3_DM1
#define PORT3D1__DM2 CYREG_PRT3_DM2
#define PORT3D1__DR CYREG_PRT3_DR
#define PORT3D1__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D1__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D1__MASK 0x02u
#define PORT3D1__PORT 3u
#define PORT3D1__PRT CYREG_PRT3_PRT
#define PORT3D1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D1__PS CYREG_PRT3_PS
#define PORT3D1__SHIFT 1u
#define PORT3D1__SLW CYREG_PRT3_SLW

/* PORT3D2 */
#define PORT3D2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define PORT3D2__0__MASK 0x04u
#define PORT3D2__0__PC CYREG_PRT3_PC2
#define PORT3D2__0__PORT 3u
#define PORT3D2__0__SHIFT 2u
#define PORT3D2__AG CYREG_PRT3_AG
#define PORT3D2__AMUX CYREG_PRT3_AMUX
#define PORT3D2__BIE CYREG_PRT3_BIE
#define PORT3D2__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D2__BYP CYREG_PRT3_BYP
#define PORT3D2__CTL CYREG_PRT3_CTL
#define PORT3D2__DM0 CYREG_PRT3_DM0
#define PORT3D2__DM1 CYREG_PRT3_DM1
#define PORT3D2__DM2 CYREG_PRT3_DM2
#define PORT3D2__DR CYREG_PRT3_DR
#define PORT3D2__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D2__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D2__MASK 0x04u
#define PORT3D2__PORT 3u
#define PORT3D2__PRT CYREG_PRT3_PRT
#define PORT3D2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D2__PS CYREG_PRT3_PS
#define PORT3D2__SHIFT 2u
#define PORT3D2__SLW CYREG_PRT3_SLW

/* PORT3D3 */
#define PORT3D3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define PORT3D3__0__MASK 0x08u
#define PORT3D3__0__PC CYREG_PRT3_PC3
#define PORT3D3__0__PORT 3u
#define PORT3D3__0__SHIFT 3u
#define PORT3D3__AG CYREG_PRT3_AG
#define PORT3D3__AMUX CYREG_PRT3_AMUX
#define PORT3D3__BIE CYREG_PRT3_BIE
#define PORT3D3__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D3__BYP CYREG_PRT3_BYP
#define PORT3D3__CTL CYREG_PRT3_CTL
#define PORT3D3__DM0 CYREG_PRT3_DM0
#define PORT3D3__DM1 CYREG_PRT3_DM1
#define PORT3D3__DM2 CYREG_PRT3_DM2
#define PORT3D3__DR CYREG_PRT3_DR
#define PORT3D3__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D3__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D3__MASK 0x08u
#define PORT3D3__PORT 3u
#define PORT3D3__PRT CYREG_PRT3_PRT
#define PORT3D3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D3__PS CYREG_PRT3_PS
#define PORT3D3__SHIFT 3u
#define PORT3D3__SLW CYREG_PRT3_SLW

/* PORT3D4 */
#define PORT3D4__0__INTTYPE CYREG_PICU3_INTTYPE4
#define PORT3D4__0__MASK 0x10u
#define PORT3D4__0__PC CYREG_PRT3_PC4
#define PORT3D4__0__PORT 3u
#define PORT3D4__0__SHIFT 4u
#define PORT3D4__AG CYREG_PRT3_AG
#define PORT3D4__AMUX CYREG_PRT3_AMUX
#define PORT3D4__BIE CYREG_PRT3_BIE
#define PORT3D4__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D4__BYP CYREG_PRT3_BYP
#define PORT3D4__CTL CYREG_PRT3_CTL
#define PORT3D4__DM0 CYREG_PRT3_DM0
#define PORT3D4__DM1 CYREG_PRT3_DM1
#define PORT3D4__DM2 CYREG_PRT3_DM2
#define PORT3D4__DR CYREG_PRT3_DR
#define PORT3D4__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D4__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D4__MASK 0x10u
#define PORT3D4__PORT 3u
#define PORT3D4__PRT CYREG_PRT3_PRT
#define PORT3D4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D4__PS CYREG_PRT3_PS
#define PORT3D4__SHIFT 4u
#define PORT3D4__SLW CYREG_PRT3_SLW

/* PORT3D5 */
#define PORT3D5__0__INTTYPE CYREG_PICU3_INTTYPE5
#define PORT3D5__0__MASK 0x20u
#define PORT3D5__0__PC CYREG_PRT3_PC5
#define PORT3D5__0__PORT 3u
#define PORT3D5__0__SHIFT 5u
#define PORT3D5__AG CYREG_PRT3_AG
#define PORT3D5__AMUX CYREG_PRT3_AMUX
#define PORT3D5__BIE CYREG_PRT3_BIE
#define PORT3D5__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D5__BYP CYREG_PRT3_BYP
#define PORT3D5__CTL CYREG_PRT3_CTL
#define PORT3D5__DM0 CYREG_PRT3_DM0
#define PORT3D5__DM1 CYREG_PRT3_DM1
#define PORT3D5__DM2 CYREG_PRT3_DM2
#define PORT3D5__DR CYREG_PRT3_DR
#define PORT3D5__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D5__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D5__MASK 0x20u
#define PORT3D5__PORT 3u
#define PORT3D5__PRT CYREG_PRT3_PRT
#define PORT3D5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D5__PS CYREG_PRT3_PS
#define PORT3D5__SHIFT 5u
#define PORT3D5__SLW CYREG_PRT3_SLW

/* PORT3D6 */
#define PORT3D6__0__INTTYPE CYREG_PICU3_INTTYPE6
#define PORT3D6__0__MASK 0x40u
#define PORT3D6__0__PC CYREG_PRT3_PC6
#define PORT3D6__0__PORT 3u
#define PORT3D6__0__SHIFT 6u
#define PORT3D6__AG CYREG_PRT3_AG
#define PORT3D6__AMUX CYREG_PRT3_AMUX
#define PORT3D6__BIE CYREG_PRT3_BIE
#define PORT3D6__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D6__BYP CYREG_PRT3_BYP
#define PORT3D6__CTL CYREG_PRT3_CTL
#define PORT3D6__DM0 CYREG_PRT3_DM0
#define PORT3D6__DM1 CYREG_PRT3_DM1
#define PORT3D6__DM2 CYREG_PRT3_DM2
#define PORT3D6__DR CYREG_PRT3_DR
#define PORT3D6__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D6__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D6__MASK 0x40u
#define PORT3D6__PORT 3u
#define PORT3D6__PRT CYREG_PRT3_PRT
#define PORT3D6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D6__PS CYREG_PRT3_PS
#define PORT3D6__SHIFT 6u
#define PORT3D6__SLW CYREG_PRT3_SLW

/* PORT3D7 */
#define PORT3D7__0__INTTYPE CYREG_PICU3_INTTYPE7
#define PORT3D7__0__MASK 0x80u
#define PORT3D7__0__PC CYREG_PRT3_PC7
#define PORT3D7__0__PORT 3u
#define PORT3D7__0__SHIFT 7u
#define PORT3D7__AG CYREG_PRT3_AG
#define PORT3D7__AMUX CYREG_PRT3_AMUX
#define PORT3D7__BIE CYREG_PRT3_BIE
#define PORT3D7__BIT_MASK CYREG_PRT3_BIT_MASK
#define PORT3D7__BYP CYREG_PRT3_BYP
#define PORT3D7__CTL CYREG_PRT3_CTL
#define PORT3D7__DM0 CYREG_PRT3_DM0
#define PORT3D7__DM1 CYREG_PRT3_DM1
#define PORT3D7__DM2 CYREG_PRT3_DM2
#define PORT3D7__DR CYREG_PRT3_DR
#define PORT3D7__INP_DIS CYREG_PRT3_INP_DIS
#define PORT3D7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PORT3D7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PORT3D7__LCD_EN CYREG_PRT3_LCD_EN
#define PORT3D7__MASK 0x80u
#define PORT3D7__PORT 3u
#define PORT3D7__PRT CYREG_PRT3_PRT
#define PORT3D7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PORT3D7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PORT3D7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PORT3D7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PORT3D7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PORT3D7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PORT3D7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PORT3D7__PS CYREG_PRT3_PS
#define PORT3D7__SHIFT 7u
#define PORT3D7__SLW CYREG_PRT3_SLW

/* PORT4D0 */
#define PORT4D0__0__INTTYPE CYREG_PICU4_INTTYPE0
#define PORT4D0__0__MASK 0x01u
#define PORT4D0__0__PC CYREG_PRT4_PC0
#define PORT4D0__0__PORT 4u
#define PORT4D0__0__SHIFT 0u
#define PORT4D0__AG CYREG_PRT4_AG
#define PORT4D0__AMUX CYREG_PRT4_AMUX
#define PORT4D0__BIE CYREG_PRT4_BIE
#define PORT4D0__BIT_MASK CYREG_PRT4_BIT_MASK
#define PORT4D0__BYP CYREG_PRT4_BYP
#define PORT4D0__CTL CYREG_PRT4_CTL
#define PORT4D0__DM0 CYREG_PRT4_DM0
#define PORT4D0__DM1 CYREG_PRT4_DM1
#define PORT4D0__DM2 CYREG_PRT4_DM2
#define PORT4D0__DR CYREG_PRT4_DR
#define PORT4D0__INP_DIS CYREG_PRT4_INP_DIS
#define PORT4D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PORT4D0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PORT4D0__LCD_EN CYREG_PRT4_LCD_EN
#define PORT4D0__MASK 0x01u
#define PORT4D0__PORT 4u
#define PORT4D0__PRT CYREG_PRT4_PRT
#define PORT4D0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PORT4D0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PORT4D0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PORT4D0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PORT4D0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PORT4D0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PORT4D0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PORT4D0__PS CYREG_PRT4_PS
#define PORT4D0__SHIFT 0u
#define PORT4D0__SLW CYREG_PRT4_SLW

/* PORT4D1 */
#define PORT4D1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define PORT4D1__0__MASK 0x02u
#define PORT4D1__0__PC CYREG_PRT4_PC1
#define PORT4D1__0__PORT 4u
#define PORT4D1__0__SHIFT 1u
#define PORT4D1__AG CYREG_PRT4_AG
#define PORT4D1__AMUX CYREG_PRT4_AMUX
#define PORT4D1__BIE CYREG_PRT4_BIE
#define PORT4D1__BIT_MASK CYREG_PRT4_BIT_MASK
#define PORT4D1__BYP CYREG_PRT4_BYP
#define PORT4D1__CTL CYREG_PRT4_CTL
#define PORT4D1__DM0 CYREG_PRT4_DM0
#define PORT4D1__DM1 CYREG_PRT4_DM1
#define PORT4D1__DM2 CYREG_PRT4_DM2
#define PORT4D1__DR CYREG_PRT4_DR
#define PORT4D1__INP_DIS CYREG_PRT4_INP_DIS
#define PORT4D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PORT4D1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PORT4D1__LCD_EN CYREG_PRT4_LCD_EN
#define PORT4D1__MASK 0x02u
#define PORT4D1__PORT 4u
#define PORT4D1__PRT CYREG_PRT4_PRT
#define PORT4D1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PORT4D1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PORT4D1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PORT4D1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PORT4D1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PORT4D1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PORT4D1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PORT4D1__PS CYREG_PRT4_PS
#define PORT4D1__SHIFT 1u
#define PORT4D1__SLW CYREG_PRT4_SLW

/* PORT4D2 */
#define PORT4D2__0__INTTYPE CYREG_PICU4_INTTYPE2
#define PORT4D2__0__MASK 0x04u
#define PORT4D2__0__PC CYREG_PRT4_PC2
#define PORT4D2__0__PORT 4u
#define PORT4D2__0__SHIFT 2u
#define PORT4D2__AG CYREG_PRT4_AG
#define PORT4D2__AMUX CYREG_PRT4_AMUX
#define PORT4D2__BIE CYREG_PRT4_BIE
#define PORT4D2__BIT_MASK CYREG_PRT4_BIT_MASK
#define PORT4D2__BYP CYREG_PRT4_BYP
#define PORT4D2__CTL CYREG_PRT4_CTL
#define PORT4D2__DM0 CYREG_PRT4_DM0
#define PORT4D2__DM1 CYREG_PRT4_DM1
#define PORT4D2__DM2 CYREG_PRT4_DM2
#define PORT4D2__DR CYREG_PRT4_DR
#define PORT4D2__INP_DIS CYREG_PRT4_INP_DIS
#define PORT4D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PORT4D2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PORT4D2__LCD_EN CYREG_PRT4_LCD_EN
#define PORT4D2__MASK 0x04u
#define PORT4D2__PORT 4u
#define PORT4D2__PRT CYREG_PRT4_PRT
#define PORT4D2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PORT4D2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PORT4D2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PORT4D2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PORT4D2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PORT4D2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PORT4D2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PORT4D2__PS CYREG_PRT4_PS
#define PORT4D2__SHIFT 2u
#define PORT4D2__SLW CYREG_PRT4_SLW

/* PORT4D3 */
#define PORT4D3__0__INTTYPE CYREG_PICU4_INTTYPE3
#define PORT4D3__0__MASK 0x08u
#define PORT4D3__0__PC CYREG_PRT4_PC3
#define PORT4D3__0__PORT 4u
#define PORT4D3__0__SHIFT 3u
#define PORT4D3__AG CYREG_PRT4_AG
#define PORT4D3__AMUX CYREG_PRT4_AMUX
#define PORT4D3__BIE CYREG_PRT4_BIE
#define PORT4D3__BIT_MASK CYREG_PRT4_BIT_MASK
#define PORT4D3__BYP CYREG_PRT4_BYP
#define PORT4D3__CTL CYREG_PRT4_CTL
#define PORT4D3__DM0 CYREG_PRT4_DM0
#define PORT4D3__DM1 CYREG_PRT4_DM1
#define PORT4D3__DM2 CYREG_PRT4_DM2
#define PORT4D3__DR CYREG_PRT4_DR
#define PORT4D3__INP_DIS CYREG_PRT4_INP_DIS
#define PORT4D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PORT4D3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PORT4D3__LCD_EN CYREG_PRT4_LCD_EN
#define PORT4D3__MASK 0x08u
#define PORT4D3__PORT 4u
#define PORT4D3__PRT CYREG_PRT4_PRT
#define PORT4D3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PORT4D3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PORT4D3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PORT4D3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PORT4D3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PORT4D3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PORT4D3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PORT4D3__PS CYREG_PRT4_PS
#define PORT4D3__SHIFT 3u
#define PORT4D3__SLW CYREG_PRT4_SLW

/* PORT4D4 */
#define PORT4D4__0__INTTYPE CYREG_PICU4_INTTYPE4
#define PORT4D4__0__MASK 0x10u
#define PORT4D4__0__PC CYREG_PRT4_PC4
#define PORT4D4__0__PORT 4u
#define PORT4D4__0__SHIFT 4u
#define PORT4D4__AG CYREG_PRT4_AG
#define PORT4D4__AMUX CYREG_PRT4_AMUX
#define PORT4D4__BIE CYREG_PRT4_BIE
#define PORT4D4__BIT_MASK CYREG_PRT4_BIT_MASK
#define PORT4D4__BYP CYREG_PRT4_BYP
#define PORT4D4__CTL CYREG_PRT4_CTL
#define PORT4D4__DM0 CYREG_PRT4_DM0
#define PORT4D4__DM1 CYREG_PRT4_DM1
#define PORT4D4__DM2 CYREG_PRT4_DM2
#define PORT4D4__DR CYREG_PRT4_DR
#define PORT4D4__INP_DIS CYREG_PRT4_INP_DIS
#define PORT4D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PORT4D4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PORT4D4__LCD_EN CYREG_PRT4_LCD_EN
#define PORT4D4__MASK 0x10u
#define PORT4D4__PORT 4u
#define PORT4D4__PRT CYREG_PRT4_PRT
#define PORT4D4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PORT4D4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PORT4D4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PORT4D4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PORT4D4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PORT4D4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PORT4D4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PORT4D4__PS CYREG_PRT4_PS
#define PORT4D4__SHIFT 4u
#define PORT4D4__SLW CYREG_PRT4_SLW

/* PORT4D5 */
#define PORT4D5__0__INTTYPE CYREG_PICU4_INTTYPE5
#define PORT4D5__0__MASK 0x20u
#define PORT4D5__0__PC CYREG_PRT4_PC5
#define PORT4D5__0__PORT 4u
#define PORT4D5__0__SHIFT 5u
#define PORT4D5__AG CYREG_PRT4_AG
#define PORT4D5__AMUX CYREG_PRT4_AMUX
#define PORT4D5__BIE CYREG_PRT4_BIE
#define PORT4D5__BIT_MASK CYREG_PRT4_BIT_MASK
#define PORT4D5__BYP CYREG_PRT4_BYP
#define PORT4D5__CTL CYREG_PRT4_CTL
#define PORT4D5__DM0 CYREG_PRT4_DM0
#define PORT4D5__DM1 CYREG_PRT4_DM1
#define PORT4D5__DM2 CYREG_PRT4_DM2
#define PORT4D5__DR CYREG_PRT4_DR
#define PORT4D5__INP_DIS CYREG_PRT4_INP_DIS
#define PORT4D5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PORT4D5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PORT4D5__LCD_EN CYREG_PRT4_LCD_EN
#define PORT4D5__MASK 0x20u
#define PORT4D5__PORT 4u
#define PORT4D5__PRT CYREG_PRT4_PRT
#define PORT4D5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PORT4D5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PORT4D5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PORT4D5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PORT4D5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PORT4D5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PORT4D5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PORT4D5__PS CYREG_PRT4_PS
#define PORT4D5__SHIFT 5u
#define PORT4D5__SLW CYREG_PRT4_SLW

/* PORT5D0 */
#define PORT5D0__0__INTTYPE CYREG_PICU5_INTTYPE0
#define PORT5D0__0__MASK 0x01u
#define PORT5D0__0__PC CYREG_PRT5_PC0
#define PORT5D0__0__PORT 5u
#define PORT5D0__0__SHIFT 0u
#define PORT5D0__AG CYREG_PRT5_AG
#define PORT5D0__AMUX CYREG_PRT5_AMUX
#define PORT5D0__BIE CYREG_PRT5_BIE
#define PORT5D0__BIT_MASK CYREG_PRT5_BIT_MASK
#define PORT5D0__BYP CYREG_PRT5_BYP
#define PORT5D0__CTL CYREG_PRT5_CTL
#define PORT5D0__DM0 CYREG_PRT5_DM0
#define PORT5D0__DM1 CYREG_PRT5_DM1
#define PORT5D0__DM2 CYREG_PRT5_DM2
#define PORT5D0__DR CYREG_PRT5_DR
#define PORT5D0__INP_DIS CYREG_PRT5_INP_DIS
#define PORT5D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PORT5D0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PORT5D0__LCD_EN CYREG_PRT5_LCD_EN
#define PORT5D0__MASK 0x01u
#define PORT5D0__PORT 5u
#define PORT5D0__PRT CYREG_PRT5_PRT
#define PORT5D0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PORT5D0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PORT5D0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PORT5D0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PORT5D0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PORT5D0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PORT5D0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PORT5D0__PS CYREG_PRT5_PS
#define PORT5D0__SHIFT 0u
#define PORT5D0__SLW CYREG_PRT5_SLW

/* PORT5D1 */
#define PORT5D1__0__INTTYPE CYREG_PICU5_INTTYPE4
#define PORT5D1__0__MASK 0x10u
#define PORT5D1__0__PC CYREG_PRT5_PC4
#define PORT5D1__0__PORT 5u
#define PORT5D1__0__SHIFT 4u
#define PORT5D1__AG CYREG_PRT5_AG
#define PORT5D1__AMUX CYREG_PRT5_AMUX
#define PORT5D1__BIE CYREG_PRT5_BIE
#define PORT5D1__BIT_MASK CYREG_PRT5_BIT_MASK
#define PORT5D1__BYP CYREG_PRT5_BYP
#define PORT5D1__CTL CYREG_PRT5_CTL
#define PORT5D1__DM0 CYREG_PRT5_DM0
#define PORT5D1__DM1 CYREG_PRT5_DM1
#define PORT5D1__DM2 CYREG_PRT5_DM2
#define PORT5D1__DR CYREG_PRT5_DR
#define PORT5D1__INP_DIS CYREG_PRT5_INP_DIS
#define PORT5D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PORT5D1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PORT5D1__LCD_EN CYREG_PRT5_LCD_EN
#define PORT5D1__MASK 0x10u
#define PORT5D1__PORT 5u
#define PORT5D1__PRT CYREG_PRT5_PRT
#define PORT5D1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PORT5D1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PORT5D1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PORT5D1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PORT5D1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PORT5D1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PORT5D1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PORT5D1__PS CYREG_PRT5_PS
#define PORT5D1__SHIFT 4u
#define PORT5D1__SLW CYREG_PRT5_SLW

/* PORT5D2 */
#define PORT5D2__0__INTTYPE CYREG_PICU5_INTTYPE5
#define PORT5D2__0__MASK 0x20u
#define PORT5D2__0__PC CYREG_PRT5_PC5
#define PORT5D2__0__PORT 5u
#define PORT5D2__0__SHIFT 5u
#define PORT5D2__AG CYREG_PRT5_AG
#define PORT5D2__AMUX CYREG_PRT5_AMUX
#define PORT5D2__BIE CYREG_PRT5_BIE
#define PORT5D2__BIT_MASK CYREG_PRT5_BIT_MASK
#define PORT5D2__BYP CYREG_PRT5_BYP
#define PORT5D2__CTL CYREG_PRT5_CTL
#define PORT5D2__DM0 CYREG_PRT5_DM0
#define PORT5D2__DM1 CYREG_PRT5_DM1
#define PORT5D2__DM2 CYREG_PRT5_DM2
#define PORT5D2__DR CYREG_PRT5_DR
#define PORT5D2__INP_DIS CYREG_PRT5_INP_DIS
#define PORT5D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PORT5D2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PORT5D2__LCD_EN CYREG_PRT5_LCD_EN
#define PORT5D2__MASK 0x20u
#define PORT5D2__PORT 5u
#define PORT5D2__PRT CYREG_PRT5_PRT
#define PORT5D2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PORT5D2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PORT5D2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PORT5D2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PORT5D2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PORT5D2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PORT5D2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PORT5D2__PS CYREG_PRT5_PS
#define PORT5D2__SHIFT 5u
#define PORT5D2__SLW CYREG_PRT5_SLW

/* PORT5D3 */
#define PORT5D3__0__INTTYPE CYREG_PICU5_INTTYPE6
#define PORT5D3__0__MASK 0x40u
#define PORT5D3__0__PC CYREG_PRT5_PC6
#define PORT5D3__0__PORT 5u
#define PORT5D3__0__SHIFT 6u
#define PORT5D3__AG CYREG_PRT5_AG
#define PORT5D3__AMUX CYREG_PRT5_AMUX
#define PORT5D3__BIE CYREG_PRT5_BIE
#define PORT5D3__BIT_MASK CYREG_PRT5_BIT_MASK
#define PORT5D3__BYP CYREG_PRT5_BYP
#define PORT5D3__CTL CYREG_PRT5_CTL
#define PORT5D3__DM0 CYREG_PRT5_DM0
#define PORT5D3__DM1 CYREG_PRT5_DM1
#define PORT5D3__DM2 CYREG_PRT5_DM2
#define PORT5D3__DR CYREG_PRT5_DR
#define PORT5D3__INP_DIS CYREG_PRT5_INP_DIS
#define PORT5D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PORT5D3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PORT5D3__LCD_EN CYREG_PRT5_LCD_EN
#define PORT5D3__MASK 0x40u
#define PORT5D3__PORT 5u
#define PORT5D3__PRT CYREG_PRT5_PRT
#define PORT5D3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PORT5D3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PORT5D3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PORT5D3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PORT5D3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PORT5D3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PORT5D3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PORT5D3__PS CYREG_PRT5_PS
#define PORT5D3__SHIFT 6u
#define PORT5D3__SLW CYREG_PRT5_SLW

/* PORT5D4 */
#define PORT5D4__0__INTTYPE CYREG_PICU5_INTTYPE7
#define PORT5D4__0__MASK 0x80u
#define PORT5D4__0__PC CYREG_PRT5_PC7
#define PORT5D4__0__PORT 5u
#define PORT5D4__0__SHIFT 7u
#define PORT5D4__AG CYREG_PRT5_AG
#define PORT5D4__AMUX CYREG_PRT5_AMUX
#define PORT5D4__BIE CYREG_PRT5_BIE
#define PORT5D4__BIT_MASK CYREG_PRT5_BIT_MASK
#define PORT5D4__BYP CYREG_PRT5_BYP
#define PORT5D4__CTL CYREG_PRT5_CTL
#define PORT5D4__DM0 CYREG_PRT5_DM0
#define PORT5D4__DM1 CYREG_PRT5_DM1
#define PORT5D4__DM2 CYREG_PRT5_DM2
#define PORT5D4__DR CYREG_PRT5_DR
#define PORT5D4__INP_DIS CYREG_PRT5_INP_DIS
#define PORT5D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define PORT5D4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define PORT5D4__LCD_EN CYREG_PRT5_LCD_EN
#define PORT5D4__MASK 0x80u
#define PORT5D4__PORT 5u
#define PORT5D4__PRT CYREG_PRT5_PRT
#define PORT5D4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define PORT5D4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define PORT5D4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define PORT5D4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define PORT5D4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define PORT5D4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define PORT5D4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define PORT5D4__PS CYREG_PRT5_PS
#define PORT5D4__SHIFT 7u
#define PORT5D4__SLW CYREG_PRT5_SLW

/* PORT6D0 */
#define PORT6D0__0__INTTYPE CYREG_PICU6_INTTYPE4
#define PORT6D0__0__MASK 0x10u
#define PORT6D0__0__PC CYREG_PRT6_PC4
#define PORT6D0__0__PORT 6u
#define PORT6D0__0__SHIFT 4u
#define PORT6D0__AG CYREG_PRT6_AG
#define PORT6D0__AMUX CYREG_PRT6_AMUX
#define PORT6D0__BIE CYREG_PRT6_BIE
#define PORT6D0__BIT_MASK CYREG_PRT6_BIT_MASK
#define PORT6D0__BYP CYREG_PRT6_BYP
#define PORT6D0__CTL CYREG_PRT6_CTL
#define PORT6D0__DM0 CYREG_PRT6_DM0
#define PORT6D0__DM1 CYREG_PRT6_DM1
#define PORT6D0__DM2 CYREG_PRT6_DM2
#define PORT6D0__DR CYREG_PRT6_DR
#define PORT6D0__INP_DIS CYREG_PRT6_INP_DIS
#define PORT6D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define PORT6D0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PORT6D0__LCD_EN CYREG_PRT6_LCD_EN
#define PORT6D0__MASK 0x10u
#define PORT6D0__PORT 6u
#define PORT6D0__PRT CYREG_PRT6_PRT
#define PORT6D0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PORT6D0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PORT6D0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PORT6D0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PORT6D0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PORT6D0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PORT6D0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PORT6D0__PS CYREG_PRT6_PS
#define PORT6D0__SHIFT 4u
#define PORT6D0__SLW CYREG_PRT6_SLW

/* PORT6D1 */
#define PORT6D1__0__INTTYPE CYREG_PICU6_INTTYPE5
#define PORT6D1__0__MASK 0x20u
#define PORT6D1__0__PC CYREG_PRT6_PC5
#define PORT6D1__0__PORT 6u
#define PORT6D1__0__SHIFT 5u
#define PORT6D1__AG CYREG_PRT6_AG
#define PORT6D1__AMUX CYREG_PRT6_AMUX
#define PORT6D1__BIE CYREG_PRT6_BIE
#define PORT6D1__BIT_MASK CYREG_PRT6_BIT_MASK
#define PORT6D1__BYP CYREG_PRT6_BYP
#define PORT6D1__CTL CYREG_PRT6_CTL
#define PORT6D1__DM0 CYREG_PRT6_DM0
#define PORT6D1__DM1 CYREG_PRT6_DM1
#define PORT6D1__DM2 CYREG_PRT6_DM2
#define PORT6D1__DR CYREG_PRT6_DR
#define PORT6D1__INP_DIS CYREG_PRT6_INP_DIS
#define PORT6D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define PORT6D1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PORT6D1__LCD_EN CYREG_PRT6_LCD_EN
#define PORT6D1__MASK 0x20u
#define PORT6D1__PORT 6u
#define PORT6D1__PRT CYREG_PRT6_PRT
#define PORT6D1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PORT6D1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PORT6D1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PORT6D1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PORT6D1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PORT6D1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PORT6D1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PORT6D1__PS CYREG_PRT6_PS
#define PORT6D1__SHIFT 5u
#define PORT6D1__SLW CYREG_PRT6_SLW

/* PORT6D2 */
#define PORT6D2__0__INTTYPE CYREG_PICU6_INTTYPE6
#define PORT6D2__0__MASK 0x40u
#define PORT6D2__0__PC CYREG_PRT6_PC6
#define PORT6D2__0__PORT 6u
#define PORT6D2__0__SHIFT 6u
#define PORT6D2__AG CYREG_PRT6_AG
#define PORT6D2__AMUX CYREG_PRT6_AMUX
#define PORT6D2__BIE CYREG_PRT6_BIE
#define PORT6D2__BIT_MASK CYREG_PRT6_BIT_MASK
#define PORT6D2__BYP CYREG_PRT6_BYP
#define PORT6D2__CTL CYREG_PRT6_CTL
#define PORT6D2__DM0 CYREG_PRT6_DM0
#define PORT6D2__DM1 CYREG_PRT6_DM1
#define PORT6D2__DM2 CYREG_PRT6_DM2
#define PORT6D2__DR CYREG_PRT6_DR
#define PORT6D2__INP_DIS CYREG_PRT6_INP_DIS
#define PORT6D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define PORT6D2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PORT6D2__LCD_EN CYREG_PRT6_LCD_EN
#define PORT6D2__MASK 0x40u
#define PORT6D2__PORT 6u
#define PORT6D2__PRT CYREG_PRT6_PRT
#define PORT6D2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PORT6D2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PORT6D2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PORT6D2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PORT6D2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PORT6D2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PORT6D2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PORT6D2__PS CYREG_PRT6_PS
#define PORT6D2__SHIFT 6u
#define PORT6D2__SLW CYREG_PRT6_SLW

/* PORT6D3 */
#define PORT6D3__0__INTTYPE CYREG_PICU6_INTTYPE7
#define PORT6D3__0__MASK 0x80u
#define PORT6D3__0__PC CYREG_PRT6_PC7
#define PORT6D3__0__PORT 6u
#define PORT6D3__0__SHIFT 7u
#define PORT6D3__AG CYREG_PRT6_AG
#define PORT6D3__AMUX CYREG_PRT6_AMUX
#define PORT6D3__BIE CYREG_PRT6_BIE
#define PORT6D3__BIT_MASK CYREG_PRT6_BIT_MASK
#define PORT6D3__BYP CYREG_PRT6_BYP
#define PORT6D3__CTL CYREG_PRT6_CTL
#define PORT6D3__DM0 CYREG_PRT6_DM0
#define PORT6D3__DM1 CYREG_PRT6_DM1
#define PORT6D3__DM2 CYREG_PRT6_DM2
#define PORT6D3__DR CYREG_PRT6_DR
#define PORT6D3__INP_DIS CYREG_PRT6_INP_DIS
#define PORT6D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define PORT6D3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PORT6D3__LCD_EN CYREG_PRT6_LCD_EN
#define PORT6D3__MASK 0x80u
#define PORT6D3__PORT 6u
#define PORT6D3__PRT CYREG_PRT6_PRT
#define PORT6D3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PORT6D3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PORT6D3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PORT6D3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PORT6D3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PORT6D3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PORT6D3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PORT6D3__PS CYREG_PRT6_PS
#define PORT6D3__SHIFT 7u
#define PORT6D3__SLW CYREG_PRT6_SLW

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x01u
#define USBUART_ep_1__INTC_NUMBER 0u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x02u
#define USBUART_ep_2__INTC_NUMBER 1u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x04u
#define USBUART_ep_3__INTC_NUMBER 2u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ord_int__INTC_MASK 0x2000000u
#define USBUART_ord_int__INTC_NUMBER 25u
#define USBUART_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* PORT12D0 */
#define PORT12D0__0__INTTYPE CYREG_PICU12_INTTYPE0
#define PORT12D0__0__MASK 0x01u
#define PORT12D0__0__PC CYREG_PRT12_PC0
#define PORT12D0__0__PORT 12u
#define PORT12D0__0__SHIFT 0u
#define PORT12D0__AG CYREG_PRT12_AG
#define PORT12D0__BIE CYREG_PRT12_BIE
#define PORT12D0__BIT_MASK CYREG_PRT12_BIT_MASK
#define PORT12D0__BYP CYREG_PRT12_BYP
#define PORT12D0__DM0 CYREG_PRT12_DM0
#define PORT12D0__DM1 CYREG_PRT12_DM1
#define PORT12D0__DM2 CYREG_PRT12_DM2
#define PORT12D0__DR CYREG_PRT12_DR
#define PORT12D0__INP_DIS CYREG_PRT12_INP_DIS
#define PORT12D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PORT12D0__MASK 0x01u
#define PORT12D0__PORT 12u
#define PORT12D0__PRT CYREG_PRT12_PRT
#define PORT12D0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PORT12D0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PORT12D0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PORT12D0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PORT12D0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PORT12D0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PORT12D0__PS CYREG_PRT12_PS
#define PORT12D0__SHIFT 0u
#define PORT12D0__SIO_CFG CYREG_PRT12_SIO_CFG
#define PORT12D0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PORT12D0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PORT12D0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PORT12D0__SLW CYREG_PRT12_SLW

/* PORT12D1 */
#define PORT12D1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define PORT12D1__0__MASK 0x02u
#define PORT12D1__0__PC CYREG_PRT12_PC1
#define PORT12D1__0__PORT 12u
#define PORT12D1__0__SHIFT 1u
#define PORT12D1__AG CYREG_PRT12_AG
#define PORT12D1__BIE CYREG_PRT12_BIE
#define PORT12D1__BIT_MASK CYREG_PRT12_BIT_MASK
#define PORT12D1__BYP CYREG_PRT12_BYP
#define PORT12D1__DM0 CYREG_PRT12_DM0
#define PORT12D1__DM1 CYREG_PRT12_DM1
#define PORT12D1__DM2 CYREG_PRT12_DM2
#define PORT12D1__DR CYREG_PRT12_DR
#define PORT12D1__INP_DIS CYREG_PRT12_INP_DIS
#define PORT12D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PORT12D1__MASK 0x02u
#define PORT12D1__PORT 12u
#define PORT12D1__PRT CYREG_PRT12_PRT
#define PORT12D1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PORT12D1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PORT12D1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PORT12D1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PORT12D1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PORT12D1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PORT12D1__PS CYREG_PRT12_PS
#define PORT12D1__SHIFT 1u
#define PORT12D1__SIO_CFG CYREG_PRT12_SIO_CFG
#define PORT12D1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PORT12D1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PORT12D1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PORT12D1__SLW CYREG_PRT12_SLW

/* PORT12D2 */
#define PORT12D2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define PORT12D2__0__MASK 0x04u
#define PORT12D2__0__PC CYREG_PRT12_PC2
#define PORT12D2__0__PORT 12u
#define PORT12D2__0__SHIFT 2u
#define PORT12D2__AG CYREG_PRT12_AG
#define PORT12D2__BIE CYREG_PRT12_BIE
#define PORT12D2__BIT_MASK CYREG_PRT12_BIT_MASK
#define PORT12D2__BYP CYREG_PRT12_BYP
#define PORT12D2__DM0 CYREG_PRT12_DM0
#define PORT12D2__DM1 CYREG_PRT12_DM1
#define PORT12D2__DM2 CYREG_PRT12_DM2
#define PORT12D2__DR CYREG_PRT12_DR
#define PORT12D2__INP_DIS CYREG_PRT12_INP_DIS
#define PORT12D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PORT12D2__MASK 0x04u
#define PORT12D2__PORT 12u
#define PORT12D2__PRT CYREG_PRT12_PRT
#define PORT12D2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PORT12D2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PORT12D2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PORT12D2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PORT12D2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PORT12D2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PORT12D2__PS CYREG_PRT12_PS
#define PORT12D2__SHIFT 2u
#define PORT12D2__SIO_CFG CYREG_PRT12_SIO_CFG
#define PORT12D2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PORT12D2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PORT12D2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PORT12D2__SLW CYREG_PRT12_SLW

/* PORT12D3 */
#define PORT12D3__0__INTTYPE CYREG_PICU12_INTTYPE3
#define PORT12D3__0__MASK 0x08u
#define PORT12D3__0__PC CYREG_PRT12_PC3
#define PORT12D3__0__PORT 12u
#define PORT12D3__0__SHIFT 3u
#define PORT12D3__AG CYREG_PRT12_AG
#define PORT12D3__BIE CYREG_PRT12_BIE
#define PORT12D3__BIT_MASK CYREG_PRT12_BIT_MASK
#define PORT12D3__BYP CYREG_PRT12_BYP
#define PORT12D3__DM0 CYREG_PRT12_DM0
#define PORT12D3__DM1 CYREG_PRT12_DM1
#define PORT12D3__DM2 CYREG_PRT12_DM2
#define PORT12D3__DR CYREG_PRT12_DR
#define PORT12D3__INP_DIS CYREG_PRT12_INP_DIS
#define PORT12D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PORT12D3__MASK 0x08u
#define PORT12D3__PORT 12u
#define PORT12D3__PRT CYREG_PRT12_PRT
#define PORT12D3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PORT12D3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PORT12D3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PORT12D3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PORT12D3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PORT12D3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PORT12D3__PS CYREG_PRT12_PS
#define PORT12D3__SHIFT 3u
#define PORT12D3__SIO_CFG CYREG_PRT12_SIO_CFG
#define PORT12D3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PORT12D3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PORT12D3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PORT12D3__SLW CYREG_PRT12_SLW

/* PORT15D0 */
#define PORT15D0__0__INTTYPE CYREG_PICU15_INTTYPE0
#define PORT15D0__0__MASK 0x01u
#define PORT15D0__0__PC CYREG_IO_PC_PRT15_PC0
#define PORT15D0__0__PORT 15u
#define PORT15D0__0__SHIFT 0u
#define PORT15D0__AG CYREG_PRT15_AG
#define PORT15D0__AMUX CYREG_PRT15_AMUX
#define PORT15D0__BIE CYREG_PRT15_BIE
#define PORT15D0__BIT_MASK CYREG_PRT15_BIT_MASK
#define PORT15D0__BYP CYREG_PRT15_BYP
#define PORT15D0__CTL CYREG_PRT15_CTL
#define PORT15D0__DM0 CYREG_PRT15_DM0
#define PORT15D0__DM1 CYREG_PRT15_DM1
#define PORT15D0__DM2 CYREG_PRT15_DM2
#define PORT15D0__DR CYREG_PRT15_DR
#define PORT15D0__INP_DIS CYREG_PRT15_INP_DIS
#define PORT15D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PORT15D0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PORT15D0__LCD_EN CYREG_PRT15_LCD_EN
#define PORT15D0__MASK 0x01u
#define PORT15D0__PORT 15u
#define PORT15D0__PRT CYREG_PRT15_PRT
#define PORT15D0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PORT15D0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PORT15D0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PORT15D0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PORT15D0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PORT15D0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PORT15D0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PORT15D0__PS CYREG_PRT15_PS
#define PORT15D0__SHIFT 0u
#define PORT15D0__SLW CYREG_PRT15_SLW

/* PORT15D1 */
#define PORT15D1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define PORT15D1__0__MASK 0x02u
#define PORT15D1__0__PC CYREG_IO_PC_PRT15_PC1
#define PORT15D1__0__PORT 15u
#define PORT15D1__0__SHIFT 1u
#define PORT15D1__AG CYREG_PRT15_AG
#define PORT15D1__AMUX CYREG_PRT15_AMUX
#define PORT15D1__BIE CYREG_PRT15_BIE
#define PORT15D1__BIT_MASK CYREG_PRT15_BIT_MASK
#define PORT15D1__BYP CYREG_PRT15_BYP
#define PORT15D1__CTL CYREG_PRT15_CTL
#define PORT15D1__DM0 CYREG_PRT15_DM0
#define PORT15D1__DM1 CYREG_PRT15_DM1
#define PORT15D1__DM2 CYREG_PRT15_DM2
#define PORT15D1__DR CYREG_PRT15_DR
#define PORT15D1__INP_DIS CYREG_PRT15_INP_DIS
#define PORT15D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PORT15D1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PORT15D1__LCD_EN CYREG_PRT15_LCD_EN
#define PORT15D1__MASK 0x02u
#define PORT15D1__PORT 15u
#define PORT15D1__PRT CYREG_PRT15_PRT
#define PORT15D1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PORT15D1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PORT15D1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PORT15D1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PORT15D1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PORT15D1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PORT15D1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PORT15D1__PS CYREG_PRT15_PS
#define PORT15D1__SHIFT 1u
#define PORT15D1__SLW CYREG_PRT15_SLW

/* PORT15D2 */
#define PORT15D2__0__INTTYPE CYREG_PICU15_INTTYPE2
#define PORT15D2__0__MASK 0x04u
#define PORT15D2__0__PC CYREG_IO_PC_PRT15_PC2
#define PORT15D2__0__PORT 15u
#define PORT15D2__0__SHIFT 2u
#define PORT15D2__AG CYREG_PRT15_AG
#define PORT15D2__AMUX CYREG_PRT15_AMUX
#define PORT15D2__BIE CYREG_PRT15_BIE
#define PORT15D2__BIT_MASK CYREG_PRT15_BIT_MASK
#define PORT15D2__BYP CYREG_PRT15_BYP
#define PORT15D2__CTL CYREG_PRT15_CTL
#define PORT15D2__DM0 CYREG_PRT15_DM0
#define PORT15D2__DM1 CYREG_PRT15_DM1
#define PORT15D2__DM2 CYREG_PRT15_DM2
#define PORT15D2__DR CYREG_PRT15_DR
#define PORT15D2__INP_DIS CYREG_PRT15_INP_DIS
#define PORT15D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PORT15D2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PORT15D2__LCD_EN CYREG_PRT15_LCD_EN
#define PORT15D2__MASK 0x04u
#define PORT15D2__PORT 15u
#define PORT15D2__PRT CYREG_PRT15_PRT
#define PORT15D2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PORT15D2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PORT15D2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PORT15D2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PORT15D2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PORT15D2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PORT15D2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PORT15D2__PS CYREG_PRT15_PS
#define PORT15D2__SHIFT 2u
#define PORT15D2__SLW CYREG_PRT15_SLW

/* PORT15D3 */
#define PORT15D3__0__INTTYPE CYREG_PICU15_INTTYPE3
#define PORT15D3__0__MASK 0x08u
#define PORT15D3__0__PC CYREG_IO_PC_PRT15_PC3
#define PORT15D3__0__PORT 15u
#define PORT15D3__0__SHIFT 3u
#define PORT15D3__AG CYREG_PRT15_AG
#define PORT15D3__AMUX CYREG_PRT15_AMUX
#define PORT15D3__BIE CYREG_PRT15_BIE
#define PORT15D3__BIT_MASK CYREG_PRT15_BIT_MASK
#define PORT15D3__BYP CYREG_PRT15_BYP
#define PORT15D3__CTL CYREG_PRT15_CTL
#define PORT15D3__DM0 CYREG_PRT15_DM0
#define PORT15D3__DM1 CYREG_PRT15_DM1
#define PORT15D3__DM2 CYREG_PRT15_DM2
#define PORT15D3__DR CYREG_PRT15_DR
#define PORT15D3__INP_DIS CYREG_PRT15_INP_DIS
#define PORT15D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PORT15D3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PORT15D3__LCD_EN CYREG_PRT15_LCD_EN
#define PORT15D3__MASK 0x08u
#define PORT15D3__PORT 15u
#define PORT15D3__PRT CYREG_PRT15_PRT
#define PORT15D3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PORT15D3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PORT15D3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PORT15D3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PORT15D3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PORT15D3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PORT15D3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PORT15D3__PS CYREG_PRT15_PS
#define PORT15D3__SHIFT 3u
#define PORT15D3__SLW CYREG_PRT15_SLW

/* UART_Ctrl */
#define UART_Ctrl_Sync_ctrl_reg__0__MASK 0x01u
#define UART_Ctrl_Sync_ctrl_reg__0__POS 0
#define UART_Ctrl_Sync_ctrl_reg__1__MASK 0x02u
#define UART_Ctrl_Sync_ctrl_reg__1__POS 1
#define UART_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_Ctrl_Sync_ctrl_reg__2__MASK 0x04u
#define UART_Ctrl_Sync_ctrl_reg__2__POS 2
#define UART_Ctrl_Sync_ctrl_reg__3__MASK 0x08u
#define UART_Ctrl_Sync_ctrl_reg__3__POS 3
#define UART_Ctrl_Sync_ctrl_reg__4__MASK 0x10u
#define UART_Ctrl_Sync_ctrl_reg__4__POS 4
#define UART_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_Ctrl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define UART_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_Ctrl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define UART_Ctrl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_Ctrl_Sync_ctrl_reg__MASK 0x1Fu
#define UART_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_Ctrl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* I2C_EEPROM */
#define I2C_EEPROM_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_EEPROM_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_EEPROM_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_EEPROM_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_EEPROM_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_EEPROM_I2C_FF__D CYREG_I2C_D
#define I2C_EEPROM_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_EEPROM_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_EEPROM_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_EEPROM_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_EEPROM_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_EEPROM_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_EEPROM_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_EEPROM_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_EEPROM_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_EEPROM_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_EEPROM_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_EEPROM_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_EEPROM_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_EEPROM_I2C_IRQ__INTC_NUMBER 15u
#define I2C_EEPROM_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_EEPROM_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_EEPROM_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_EEPROM_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_Status */
#define UART_Status_sts_sts_reg__0__MASK 0x01u
#define UART_Status_sts_sts_reg__0__POS 0
#define UART_Status_sts_sts_reg__1__MASK 0x02u
#define UART_Status_sts_sts_reg__1__POS 1
#define UART_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_Status_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_Status_sts_sts_reg__MASK 0x03u
#define UART_Status_sts_sts_reg__MASK_REG CYREG_B1_UDB04_MSK
#define UART_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Status_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_Status_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_Status_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define UART_Status_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define UART_Status_sts_sts_reg__STATUS_REG CYREG_B1_UDB04_ST

/* DataIn_Port0 */
#define DataIn_Port0_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port0_sts_sts_reg__0__POS 0
#define DataIn_Port0_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port0_sts_sts_reg__1__POS 1
#define DataIn_Port0_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define DataIn_Port0_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define DataIn_Port0_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port0_sts_sts_reg__2__POS 2
#define DataIn_Port0_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port0_sts_sts_reg__3__POS 3
#define DataIn_Port0_sts_sts_reg__4__MASK 0x10u
#define DataIn_Port0_sts_sts_reg__4__POS 4
#define DataIn_Port0_sts_sts_reg__5__MASK 0x20u
#define DataIn_Port0_sts_sts_reg__5__POS 5
#define DataIn_Port0_sts_sts_reg__6__MASK 0x40u
#define DataIn_Port0_sts_sts_reg__6__POS 6
#define DataIn_Port0_sts_sts_reg__7__MASK 0x80u
#define DataIn_Port0_sts_sts_reg__7__POS 7
#define DataIn_Port0_sts_sts_reg__MASK 0xFFu
#define DataIn_Port0_sts_sts_reg__MASK_REG CYREG_B0_UDB02_MSK
#define DataIn_Port0_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define DataIn_Port0_sts_sts_reg__STATUS_REG CYREG_B0_UDB02_ST

/* DataIn_Port1 */
#define DataIn_Port1_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port1_sts_sts_reg__0__POS 0
#define DataIn_Port1_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port1_sts_sts_reg__1__POS 1
#define DataIn_Port1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define DataIn_Port1_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define DataIn_Port1_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port1_sts_sts_reg__2__POS 2
#define DataIn_Port1_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port1_sts_sts_reg__3__POS 3
#define DataIn_Port1_sts_sts_reg__4__MASK 0x10u
#define DataIn_Port1_sts_sts_reg__4__POS 4
#define DataIn_Port1_sts_sts_reg__MASK 0x1Fu
#define DataIn_Port1_sts_sts_reg__MASK_REG CYREG_B1_UDB08_MSK
#define DataIn_Port1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define DataIn_Port1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define DataIn_Port1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define DataIn_Port1_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define DataIn_Port1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define DataIn_Port1_sts_sts_reg__STATUS_REG CYREG_B1_UDB08_ST

/* DataIn_Port2 */
#define DataIn_Port2_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port2_sts_sts_reg__0__POS 0
#define DataIn_Port2_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port2_sts_sts_reg__1__POS 1
#define DataIn_Port2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define DataIn_Port2_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define DataIn_Port2_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port2_sts_sts_reg__2__POS 2
#define DataIn_Port2_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port2_sts_sts_reg__3__POS 3
#define DataIn_Port2_sts_sts_reg__4__MASK 0x10u
#define DataIn_Port2_sts_sts_reg__4__POS 4
#define DataIn_Port2_sts_sts_reg__5__MASK 0x20u
#define DataIn_Port2_sts_sts_reg__5__POS 5
#define DataIn_Port2_sts_sts_reg__6__MASK 0x40u
#define DataIn_Port2_sts_sts_reg__6__POS 6
#define DataIn_Port2_sts_sts_reg__7__MASK 0x80u
#define DataIn_Port2_sts_sts_reg__7__POS 7
#define DataIn_Port2_sts_sts_reg__MASK 0xFFu
#define DataIn_Port2_sts_sts_reg__MASK_REG CYREG_B1_UDB09_MSK
#define DataIn_Port2_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DataIn_Port2_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DataIn_Port2_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define DataIn_Port2_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define DataIn_Port2_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define DataIn_Port2_sts_sts_reg__STATUS_REG CYREG_B1_UDB09_ST

/* DataIn_Port3 */
#define DataIn_Port3_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port3_sts_sts_reg__0__POS 0
#define DataIn_Port3_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port3_sts_sts_reg__1__POS 1
#define DataIn_Port3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define DataIn_Port3_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define DataIn_Port3_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port3_sts_sts_reg__2__POS 2
#define DataIn_Port3_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port3_sts_sts_reg__3__POS 3
#define DataIn_Port3_sts_sts_reg__4__MASK 0x10u
#define DataIn_Port3_sts_sts_reg__4__POS 4
#define DataIn_Port3_sts_sts_reg__5__MASK 0x20u
#define DataIn_Port3_sts_sts_reg__5__POS 5
#define DataIn_Port3_sts_sts_reg__6__MASK 0x40u
#define DataIn_Port3_sts_sts_reg__6__POS 6
#define DataIn_Port3_sts_sts_reg__7__MASK 0x80u
#define DataIn_Port3_sts_sts_reg__7__POS 7
#define DataIn_Port3_sts_sts_reg__MASK 0xFFu
#define DataIn_Port3_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define DataIn_Port3_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DataIn_Port3_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DataIn_Port3_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define DataIn_Port3_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define DataIn_Port3_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define DataIn_Port3_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* DataIn_Port4 */
#define DataIn_Port4_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port4_sts_sts_reg__0__POS 0
#define DataIn_Port4_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port4_sts_sts_reg__1__POS 1
#define DataIn_Port4_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define DataIn_Port4_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define DataIn_Port4_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port4_sts_sts_reg__2__POS 2
#define DataIn_Port4_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port4_sts_sts_reg__3__POS 3
#define DataIn_Port4_sts_sts_reg__4__MASK 0x10u
#define DataIn_Port4_sts_sts_reg__4__POS 4
#define DataIn_Port4_sts_sts_reg__5__MASK 0x20u
#define DataIn_Port4_sts_sts_reg__5__POS 5
#define DataIn_Port4_sts_sts_reg__MASK 0x3Fu
#define DataIn_Port4_sts_sts_reg__MASK_REG CYREG_B0_UDB01_MSK
#define DataIn_Port4_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define DataIn_Port4_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define DataIn_Port4_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define DataIn_Port4_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define DataIn_Port4_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define DataIn_Port4_sts_sts_reg__STATUS_REG CYREG_B0_UDB01_ST

/* DataIn_Port5 */
#define DataIn_Port5_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port5_sts_sts_reg__0__POS 0
#define DataIn_Port5_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port5_sts_sts_reg__1__POS 1
#define DataIn_Port5_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define DataIn_Port5_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define DataIn_Port5_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port5_sts_sts_reg__2__POS 2
#define DataIn_Port5_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port5_sts_sts_reg__3__POS 3
#define DataIn_Port5_sts_sts_reg__4__MASK 0x10u
#define DataIn_Port5_sts_sts_reg__4__POS 4
#define DataIn_Port5_sts_sts_reg__MASK 0x1Fu
#define DataIn_Port5_sts_sts_reg__MASK_REG CYREG_B1_UDB07_MSK
#define DataIn_Port5_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define DataIn_Port5_sts_sts_reg__STATUS_REG CYREG_B1_UDB07_ST

/* DataIn_Port6 */
#define DataIn_Port6_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port6_sts_sts_reg__0__POS 0
#define DataIn_Port6_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port6_sts_sts_reg__1__POS 1
#define DataIn_Port6_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define DataIn_Port6_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define DataIn_Port6_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port6_sts_sts_reg__2__POS 2
#define DataIn_Port6_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port6_sts_sts_reg__3__POS 3
#define DataIn_Port6_sts_sts_reg__4__MASK 0x10u
#define DataIn_Port6_sts_sts_reg__4__POS 4
#define DataIn_Port6_sts_sts_reg__5__MASK 0x20u
#define DataIn_Port6_sts_sts_reg__5__POS 5
#define DataIn_Port6_sts_sts_reg__6__MASK 0x40u
#define DataIn_Port6_sts_sts_reg__6__POS 6
#define DataIn_Port6_sts_sts_reg__7__MASK 0x80u
#define DataIn_Port6_sts_sts_reg__7__POS 7
#define DataIn_Port6_sts_sts_reg__MASK 0xFFu
#define DataIn_Port6_sts_sts_reg__MASK_REG CYREG_B0_UDB03_MSK
#define DataIn_Port6_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define DataIn_Port6_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define DataIn_Port6_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define DataIn_Port6_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define DataIn_Port6_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define DataIn_Port6_sts_sts_reg__STATUS_REG CYREG_B0_UDB03_ST

/* DataIn_Port15 */
#define DataIn_Port15_sts_sts_reg__0__MASK 0x01u
#define DataIn_Port15_sts_sts_reg__0__POS 0
#define DataIn_Port15_sts_sts_reg__1__MASK 0x02u
#define DataIn_Port15_sts_sts_reg__1__POS 1
#define DataIn_Port15_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define DataIn_Port15_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define DataIn_Port15_sts_sts_reg__2__MASK 0x04u
#define DataIn_Port15_sts_sts_reg__2__POS 2
#define DataIn_Port15_sts_sts_reg__3__MASK 0x08u
#define DataIn_Port15_sts_sts_reg__3__POS 3
#define DataIn_Port15_sts_sts_reg__MASK 0x0Fu
#define DataIn_Port15_sts_sts_reg__MASK_REG CYREG_B1_UDB06_MSK
#define DataIn_Port15_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define DataIn_Port15_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define DataIn_Port15_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define DataIn_Port15_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define DataIn_Port15_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define DataIn_Port15_sts_sts_reg__STATUS_REG CYREG_B1_UDB06_ST

/* DataOut_Port0 */
#define DataOut_Port0_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port0_Sync_ctrl_reg__0__POS 0
#define DataOut_Port0_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port0_Sync_ctrl_reg__1__POS 1
#define DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define DataOut_Port0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define DataOut_Port0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define DataOut_Port0_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define DataOut_Port0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define DataOut_Port0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define DataOut_Port0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define DataOut_Port0_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port0_Sync_ctrl_reg__2__POS 2
#define DataOut_Port0_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port0_Sync_ctrl_reg__3__POS 3
#define DataOut_Port0_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port0_Sync_ctrl_reg__4__POS 4
#define DataOut_Port0_Sync_ctrl_reg__5__MASK 0x20u
#define DataOut_Port0_Sync_ctrl_reg__5__POS 5
#define DataOut_Port0_Sync_ctrl_reg__6__MASK 0x40u
#define DataOut_Port0_Sync_ctrl_reg__6__POS 6
#define DataOut_Port0_Sync_ctrl_reg__7__MASK 0x80u
#define DataOut_Port0_Sync_ctrl_reg__7__POS 7
#define DataOut_Port0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define DataOut_Port0_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define DataOut_Port0_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define DataOut_Port0_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define DataOut_Port0_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define DataOut_Port0_Sync_ctrl_reg__MASK 0xFFu
#define DataOut_Port0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define DataOut_Port0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define DataOut_Port0_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* DataOut_Port1 */
#define DataOut_Port1_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port1_Sync_ctrl_reg__0__POS 0
#define DataOut_Port1_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port1_Sync_ctrl_reg__1__POS 1
#define DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define DataOut_Port1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define DataOut_Port1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define DataOut_Port1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define DataOut_Port1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define DataOut_Port1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define DataOut_Port1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define DataOut_Port1_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port1_Sync_ctrl_reg__2__POS 2
#define DataOut_Port1_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port1_Sync_ctrl_reg__3__POS 3
#define DataOut_Port1_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port1_Sync_ctrl_reg__4__POS 4
#define DataOut_Port1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define DataOut_Port1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define DataOut_Port1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define DataOut_Port1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define DataOut_Port1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define DataOut_Port1_Sync_ctrl_reg__MASK 0x1Fu
#define DataOut_Port1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define DataOut_Port1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define DataOut_Port1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* DataOut_Port2 */
#define DataOut_Port2_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port2_Sync_ctrl_reg__0__POS 0
#define DataOut_Port2_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port2_Sync_ctrl_reg__1__POS 1
#define DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define DataOut_Port2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define DataOut_Port2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define DataOut_Port2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define DataOut_Port2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define DataOut_Port2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define DataOut_Port2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define DataOut_Port2_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port2_Sync_ctrl_reg__2__POS 2
#define DataOut_Port2_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port2_Sync_ctrl_reg__3__POS 3
#define DataOut_Port2_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port2_Sync_ctrl_reg__4__POS 4
#define DataOut_Port2_Sync_ctrl_reg__5__MASK 0x20u
#define DataOut_Port2_Sync_ctrl_reg__5__POS 5
#define DataOut_Port2_Sync_ctrl_reg__6__MASK 0x40u
#define DataOut_Port2_Sync_ctrl_reg__6__POS 6
#define DataOut_Port2_Sync_ctrl_reg__7__MASK 0x80u
#define DataOut_Port2_Sync_ctrl_reg__7__POS 7
#define DataOut_Port2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define DataOut_Port2_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define DataOut_Port2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define DataOut_Port2_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define DataOut_Port2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define DataOut_Port2_Sync_ctrl_reg__MASK 0xFFu
#define DataOut_Port2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DataOut_Port2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define DataOut_Port2_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* DataOut_Port3 */
#define DataOut_Port3_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port3_Sync_ctrl_reg__0__POS 0
#define DataOut_Port3_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port3_Sync_ctrl_reg__1__POS 1
#define DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define DataOut_Port3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define DataOut_Port3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define DataOut_Port3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define DataOut_Port3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define DataOut_Port3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define DataOut_Port3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define DataOut_Port3_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port3_Sync_ctrl_reg__2__POS 2
#define DataOut_Port3_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port3_Sync_ctrl_reg__3__POS 3
#define DataOut_Port3_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port3_Sync_ctrl_reg__4__POS 4
#define DataOut_Port3_Sync_ctrl_reg__5__MASK 0x20u
#define DataOut_Port3_Sync_ctrl_reg__5__POS 5
#define DataOut_Port3_Sync_ctrl_reg__6__MASK 0x40u
#define DataOut_Port3_Sync_ctrl_reg__6__POS 6
#define DataOut_Port3_Sync_ctrl_reg__7__MASK 0x80u
#define DataOut_Port3_Sync_ctrl_reg__7__POS 7
#define DataOut_Port3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define DataOut_Port3_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define DataOut_Port3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define DataOut_Port3_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define DataOut_Port3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define DataOut_Port3_Sync_ctrl_reg__MASK 0xFFu
#define DataOut_Port3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DataOut_Port3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DataOut_Port3_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* DataOut_Port4 */
#define DataOut_Port4_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port4_Sync_ctrl_reg__0__POS 0
#define DataOut_Port4_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port4_Sync_ctrl_reg__1__POS 1
#define DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define DataOut_Port4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define DataOut_Port4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define DataOut_Port4_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define DataOut_Port4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define DataOut_Port4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define DataOut_Port4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define DataOut_Port4_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port4_Sync_ctrl_reg__2__POS 2
#define DataOut_Port4_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port4_Sync_ctrl_reg__3__POS 3
#define DataOut_Port4_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port4_Sync_ctrl_reg__4__POS 4
#define DataOut_Port4_Sync_ctrl_reg__5__MASK 0x20u
#define DataOut_Port4_Sync_ctrl_reg__5__POS 5
#define DataOut_Port4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define DataOut_Port4_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define DataOut_Port4_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define DataOut_Port4_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define DataOut_Port4_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define DataOut_Port4_Sync_ctrl_reg__MASK 0x3Fu
#define DataOut_Port4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define DataOut_Port4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define DataOut_Port4_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* DataOut_Port5 */
#define DataOut_Port5_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port5_Sync_ctrl_reg__0__POS 0
#define DataOut_Port5_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port5_Sync_ctrl_reg__1__POS 1
#define DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define DataOut_Port5_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define DataOut_Port5_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define DataOut_Port5_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define DataOut_Port5_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define DataOut_Port5_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define DataOut_Port5_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define DataOut_Port5_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port5_Sync_ctrl_reg__2__POS 2
#define DataOut_Port5_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port5_Sync_ctrl_reg__3__POS 3
#define DataOut_Port5_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port5_Sync_ctrl_reg__4__POS 4
#define DataOut_Port5_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define DataOut_Port5_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define DataOut_Port5_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define DataOut_Port5_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define DataOut_Port5_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define DataOut_Port5_Sync_ctrl_reg__MASK 0x1Fu
#define DataOut_Port5_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define DataOut_Port5_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define DataOut_Port5_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK

/* DataOut_Port6 */
#define DataOut_Port6_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port6_Sync_ctrl_reg__0__POS 0
#define DataOut_Port6_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port6_Sync_ctrl_reg__1__POS 1
#define DataOut_Port6_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define DataOut_Port6_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define DataOut_Port6_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define DataOut_Port6_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define DataOut_Port6_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define DataOut_Port6_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define DataOut_Port6_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define DataOut_Port6_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define DataOut_Port6_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define DataOut_Port6_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port6_Sync_ctrl_reg__2__POS 2
#define DataOut_Port6_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port6_Sync_ctrl_reg__3__POS 3
#define DataOut_Port6_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port6_Sync_ctrl_reg__4__POS 4
#define DataOut_Port6_Sync_ctrl_reg__5__MASK 0x20u
#define DataOut_Port6_Sync_ctrl_reg__5__POS 5
#define DataOut_Port6_Sync_ctrl_reg__6__MASK 0x40u
#define DataOut_Port6_Sync_ctrl_reg__6__POS 6
#define DataOut_Port6_Sync_ctrl_reg__7__MASK 0x80u
#define DataOut_Port6_Sync_ctrl_reg__7__POS 7
#define DataOut_Port6_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define DataOut_Port6_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define DataOut_Port6_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define DataOut_Port6_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define DataOut_Port6_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define DataOut_Port6_Sync_ctrl_reg__MASK 0xFFu
#define DataOut_Port6_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define DataOut_Port6_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define DataOut_Port6_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* DataOut_Port15 */
#define DataOut_Port15_Sync_ctrl_reg__0__MASK 0x01u
#define DataOut_Port15_Sync_ctrl_reg__0__POS 0
#define DataOut_Port15_Sync_ctrl_reg__1__MASK 0x02u
#define DataOut_Port15_Sync_ctrl_reg__1__POS 1
#define DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define DataOut_Port15_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define DataOut_Port15_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define DataOut_Port15_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define DataOut_Port15_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define DataOut_Port15_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define DataOut_Port15_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define DataOut_Port15_Sync_ctrl_reg__2__MASK 0x04u
#define DataOut_Port15_Sync_ctrl_reg__2__POS 2
#define DataOut_Port15_Sync_ctrl_reg__3__MASK 0x08u
#define DataOut_Port15_Sync_ctrl_reg__3__POS 3
#define DataOut_Port15_Sync_ctrl_reg__4__MASK 0x10u
#define DataOut_Port15_Sync_ctrl_reg__4__POS 4
#define DataOut_Port15_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define DataOut_Port15_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define DataOut_Port15_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define DataOut_Port15_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define DataOut_Port15_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define DataOut_Port15_Sync_ctrl_reg__MASK 0x1Fu
#define DataOut_Port15_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define DataOut_Port15_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define DataOut_Port15_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "RPS_PSOC5_Serial_01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
