"use strict";(self.webpackChunkwener_website=self.webpackChunkwener_website||[]).push([["734647"],{64399:function(e){e.exports=JSON.parse('{"tag":{"label":"CPU","permalink":"/notes/tags/cpu","allTagsPath":"/notes/tags","count":3,"items":[{"id":"hardware/cpu","title":"Central Processing Unit (CPU) Architectures","description":"Notes on CPU architectures, technologies, and common terminology.","permalink":"/notes/hardware/cpu"},{"id":"hardware/arch","title":"Computer Architecture & Standards","description":"Notes on computer hardware architecture, component hierarchies, and industry standards for processors and memory.","permalink":"/notes/hardware/arch"},{"id":"os/mips","title":"MIPS \u67B6\u6784","description":"- MIPS - Microprocessor without Interlocked Pipelined Stages","permalink":"/notes/os/mips"}],"unlisted":false}}')}}]);