<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <import file="nvchipsets.xml"/>
    <domain name="NV_MMIO" bare="yes" prefix="chipset">
        <enum name="g80_auxch_reply" inline="yes">
            <value value="0" name="ACK"/>
            <value value="1" name="NACK"/>
            <value value="2" name="DEFER"/>
        </enum>
        <bitset name="g80_gpio" inline="yes">
            <bitfield pos="0" name="OUT"/>
            <bitfield pos="1" name="OE"/>
            <bitfield pos="2" name="IN"/>
            <bitfield pos="3" name="OUT_NEG"> if set, OUT or DISPLAY/NVIO control OUT will be flipped </bitfield>
        </bitset>
        <bitset name="g80_auxch_intr" inline="yes">
            <bitfield pos="0" name="PLUG"/>
            <bitfield pos="1" name="UNPLUG"/>
            <bitfield pos="2" name="UNK2"/>
            <bitfield pos="3" name="UNK3"/>
        </bitset>
        <bitset name="g80_pnvio_i2c_bitbang" inline="yes">
            <bitfield pos="0" name="SCL" variants="G80:GF119"> inout </bitfield>
            <bitfield pos="1" name="SDA" variants="G80:GF119"/>
            <bitfield pos="0" name="SCL_OUT" variants="GF119-"/>
            <bitfield pos="1" name="SDA_OUT" variants="GF119-"> selects who controls the CL/DA output, input works regardless </bitfield>
            <bitfield pos="2" name="MODE" variants="G80:GT215">
                <value value="0" name="HW"/>
                <value value="1" name="BITBANG"/>
            </bitfield>
            <bitfield low="2" high="3" name="MODE" variants="GT215-">
                <value value="0" name="HW"/>
                <value value="1" name="BITBANG"/>
                <value value="2" name="DAEMON"/>
            </bitfield>
            <bitfield pos="4" name="SCL_IN" variants="GF119-"/>
            <bitfield pos="5" name="SDA_IN" variants="GF119-"/>
        </bitset>
        <bitset name="g80_pnvio_gpio_intr_0" inline="yes">
            <bitfield low="0" high="15" name="RISE_MASK_0"/>
            <bitfield low="16" high="31" name="FALL_MASK_0"/>
        </bitset>
        <bitset name="g80_pnvio_i2c_intr" inline="yes">
            <bitfield pos="0" name="0"/>
            <bitfield pos="1" name="1"/>
            <bitfield pos="2" name="2"/>
            <bitfield pos="3" name="3"/>
            <bitfield pos="4" name="4" variants="G94-"/>
            <bitfield pos="5" name="5" variants="G94-"/>
            <bitfield pos="6" name="6" variants="GT215-"/>
            <bitfield pos="7" name="7" variants="GT215-"/>
            <bitfield pos="8" name="8" variants="GT215-"/>
            <bitfield pos="9" name="9" variants="GT215-"/>
        </bitset>
        <bitset name="g80_pnvio_unk_intr" inline="yes">
            <bitfield pos="0" name="UNK0"/>
            <bitfield pos="1" name="UNK1"/>
            <bitfield pos="2" name="UNK2"/>
            <bitfield pos="3" name="UNK3" variants="GF119-"/>
        </bitset>
        <bitset name="g80_pnvio_auxch_intr" inline="yes">
            <bitfield low="0" high="3" name="0" type="g80_auxch_intr"/>
            <bitfield low="4" high="7" name="1" type="g80_auxch_intr"/>
            <bitfield low="8" high="11" name="2" type="g80_auxch_intr"/>
            <bitfield low="12" high="15" name="3" type="g80_auxch_intr"/>
        </bitset>
        <bitset name="g80_pnvio_gpio_intr_1" inline="yes">
            <bitfield low="0" high="15" name="RISE_MASK_16"/>
            <bitfield low="16" high="31" name="FALL_MASK_16"/> write something non-0 here to start a transaction, this field is write-only </bitset>
        <group name="g80_pnvio_i2c">
            <reg32 offset="0x00" name="NV_RAMUSERD">
                <bitfield name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES" pos="3" variants="GF100-">
                    <value value="0" name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES_DISABLED" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_APERTURE" low="4" high="5" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_APERTURE_VIDEO_MEMORY" variants="G80-"/>
                    <value value="2" name="NV_MMU_PTE_APERTURE_SYSTEM_COHERENT_MEMORY" variants="G80-"/>
                    <value value="3" name="NV_MMU_PTE_APERTURE_SYSTEM_NON_COHERENT_MEMORY" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_COMPTAGLINE" low="49" high="61" variants="MCP89 GT215-GT218"/>
                <bitfield name="NV_MMU_PTE_KIND" low="40" high="46" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_KIND_PITCH" variants="G80-"/>
                    <value value="16" name="NV_MMU_PTE_KIND_Z24S8" variants="G80-GT218"/>
                    <value value="20" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC4" variants="G80-GT218"/>
                    <value value="21" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC12" variants="G80-GT218"/>
                    <value value="22" name="NV_MMU_PTE_KIND_Z24V8_MS8_VC8" variants="G80-GT218"/>
                    <value value="32" name="NV_MMU_PTE_KIND_S8Z24" variants="G80-GT218"/>
                    <value value="36" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC4" variants="G80-GT218"/>
                    <value value="37" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC12" variants="G80-GT218"/>
                    <value value="38" name="NV_MMU_PTE_KIND_V8Z24_MS8_VC8" variants="G80-GT218"/>
                    <value value="64" name="NV_MMU_PTE_KIND_ZF32" variants="G80-GT218"/>
                    <value value="68" name="NV_MMU_PTE_KIND_X8C24" variants="MCP77-GT218"/>
                    <value value="84" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="85" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="86" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="96" name="NV_MMU_PTE_KIND_ZF32_X24S8" variants="G80-GT218"/>
                    <value value="100" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="101" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="102" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="104" name="NV_MMU_PTE_KIND_Z16" variants="MCP77-GT218"/>
                    <value value="127" name="NV_MMU_PTE_KIND_INVALID" variants="G80-GT218"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_PRIVILEGE" pos="6" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_PRIVILEGE_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_PRIVILEGE_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_READ_ONLY" pos="3" variants="G80-GT218">
                    <value value="1" name="NV_MMU_PTE_READ_ONLY_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_VALID" pos="0" variants="G80-">
                    <value value="0" name="NV_MMU_PTE_VALID_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_VALID_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N3_MASK" pos="0" variants="GF100-GF114 GF119">
                    <value value="256" name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE__SIZE_1" variants="GF100-GM108"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL_VALID" pos="0" variants="GF117">
                    <value value="8" name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE__SIZE_1" variants="GF117 GK104-"/>
                </bitfield>
                <bitfield name="NV_PMC_BOOT_0_ARCHITECTURE" low="24" high="28" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_IMPLEMENTATION" low="20" high="23" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MAJOR_REVISION" low="4" high="7" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MINOR_REVISION" low="0" high="3" variants="G80-"/>
                <bitfield name="NV_PMC_ELPG_ENABLE_PFB" pos="0" variants="G80-GF119">
                    <value value="1" name="NV_PMC_ENABLE_PFB_ENABLED" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_RAMFC_ACQUIRE" low="384" high="415" variants="GF100-"/>
                <bitfield name="NV_RAMFC_FORMATS" low="1248" high="1279" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_FETCH" low="640" high="671" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_GET" low="160" high="191" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_PUT" low="0" high="31" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_COUNT" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH" low="672" high="703" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH_HI" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET" low="192" high="223" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET_HI" low="224" high="255" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_HEADER" low="1056" high="1087" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TIMESLICE" low="2016" high="2047" variants="GF100-GK20A"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET" low="256" high="287" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET_HI" low="288" high="319" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREA" low="448" high="479" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREB" low="480" high="511" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREC" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHORED" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SIGNATURE" low="128" high="159" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SUBDEVICE" low="1184" high="1215" variants="GF100-"/>
                <bitfield name="NV_RAMFC_TARGET" low="1376" high="1407" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD" low="64" high="95" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD_HI" low="96" high="127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_HI" low="4192" high="4199" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_LO" low="4172" high="4191" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ENGINE_CS" pos="4227" variants="GK104-">
                    <value value="0" name="NV_RAMIN_ENGINE_CS_WFI" variants="GK104-"/>
                    <value value="1" name="NV_RAMIN_ENGINE_CS_FG" variants="GK104-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_CS" pos="4227" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_CS_WFI" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_MODE" pos="4226" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_WFI_MODE_PHYSICAL" variants="GF100-"/>
                    <value value="1" name="NV_RAMIN_GR_WFI_MODE_VIRTUAL" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_HI" low="4256" high="4263" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_LO" low="4236" high="4255" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_TARGET" low="4224" high="4225" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_HI" low="4128" high="4135" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_LO" low="4108" high="4127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_TARGET" low="4096" high="4097" variants="GF100-">
                    <value value="0" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_VID_MEM" variants="GF100-"/>
                    <value value="2" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_COHERENT" variants="GF100-"/>
                    <value value="3" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_NONCOHERENT" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_VOL" pos="4098" variants="GF100-">
                    <value value="1" name="NV_RAMIN_PAGE_DIR_BASE_VOL_TRUE" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_RAMFC" low="0" high="4095" variants="GF100-"/>
                <bitfield name="NV_RAMRL_ENTRY_CHID" low="0" high="6" variants="GF100-GF119"/>
                <bitfield name="NV_RAMUSERD_GET" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GET_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_GET" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_PUT" low="1120" high="1151" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET_HI" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF_THRESHOLD" low="640" high="671" variants="GF100-"/>
                <bitfield low="0" high="3" name="PROTOCOL">
                    <value value="1" name="RECEIVE"/>
                    <value value="2" name="SEND"/>
                    <value value="3" name="QUICK_W"/>
                    <value value="4" name="QUICK_R"/>
                    <value value="7" name="WRITE"/>
                    <value value="8" name="READ"> XXX: check these </value>
                    <value value="9" name="START"/>
                    <value value="0xa" name="STOP"> XXX: there are more </value> XXX: there are more RO bits here </bitfield>
                <bitfield pos="5" name="NACK"/>
                <bitfield pos="6" name="BUSY"/>
                <bitfield pos="7" name="RDY"/>
            </reg32>
            <reg32 offset="0x04" name="PARAM">
                <bitfield low="1" high="10" name="ADDR" shr="1"/>
                <bitfield pos="12" name="ADDR_LONG"/>
                <bitfield low="13" high="14" name="BYTES_M1"/>
                <bitfield low="16" high="23" name="CMD"/>
            </reg32>
            <reg32 offset="0x08" name="NV_UDMA_NOP"> selects clock? </reg32>
            <reg32 offset="0x0c" name="NV_CTXSW_MAIN_IMAGE_CTL">
                <bitfield name="NV_CTXSW_LOCAL_PRIV_REGISTER_CTL_OFFSET" low="0" high="15" variants="GF100-"/> lower bytes sent/received first </reg32>
            <reg32 offset="0x10" name="NV_CTXSW_MAIN_IMAGE_PRI_PATCH_COUNT">
                <bitfield low="0" high="23" name="DELAY"/>
                <bitfield pos="24" name="ENABLE"/>
            </reg32>
            <reg32 offset="0x14" name="NV_CTXSW_MAIN_IMAGE_PRI_PATCH_ADR_LO" type="g80_pnvio_i2c_bitbang"/>
        </group>
        <group name="g94_pnvio_i2c">
            <reg32 offset="0x00" name="NV_RAMUSERD">
                <bitfield name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES" pos="3" variants="GF100-">
                    <value value="0" name="NV_CTXSW_MAIN_IMAGE_MISC_OPTIONS_VERIF_FEATURES_DISABLED" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_APERTURE" low="4" high="5" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_APERTURE_VIDEO_MEMORY" variants="G80-"/>
                    <value value="2" name="NV_MMU_PTE_APERTURE_SYSTEM_COHERENT_MEMORY" variants="G80-"/>
                    <value value="3" name="NV_MMU_PTE_APERTURE_SYSTEM_NON_COHERENT_MEMORY" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_COMPTAGLINE" low="49" high="61" variants="MCP89 GT215-GT218"/>
                <bitfield name="NV_MMU_PTE_KIND" low="40" high="46" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_KIND_PITCH" variants="G80-"/>
                    <value value="16" name="NV_MMU_PTE_KIND_Z24S8" variants="G80-GT218"/>
                    <value value="20" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC4" variants="G80-GT218"/>
                    <value value="21" name="NV_MMU_PTE_KIND_Z24V8_MS4_VC12" variants="G80-GT218"/>
                    <value value="22" name="NV_MMU_PTE_KIND_Z24V8_MS8_VC8" variants="G80-GT218"/>
                    <value value="32" name="NV_MMU_PTE_KIND_S8Z24" variants="G80-GT218"/>
                    <value value="36" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC4" variants="G80-GT218"/>
                    <value value="37" name="NV_MMU_PTE_KIND_V8Z24_MS4_VC12" variants="G80-GT218"/>
                    <value value="38" name="NV_MMU_PTE_KIND_V8Z24_MS8_VC8" variants="G80-GT218"/>
                    <value value="64" name="NV_MMU_PTE_KIND_ZF32" variants="G80-GT218"/>
                    <value value="68" name="NV_MMU_PTE_KIND_X8C24" variants="MCP77-GT218"/>
                    <value value="84" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="85" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="86" name="NV_MMU_PTE_KIND_X8Z24_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="96" name="NV_MMU_PTE_KIND_ZF32_X24S8" variants="G80-GT218"/>
                    <value value="100" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC4" variants="G80-GT218"/>
                    <value value="101" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS4_VC12" variants="G80-GT218"/>
                    <value value="102" name="NV_MMU_PTE_KIND_ZF32_X16V8S8_MS8_VC8" variants="G80-GT218"/>
                    <value value="104" name="NV_MMU_PTE_KIND_Z16" variants="MCP77-GT218"/>
                    <value value="127" name="NV_MMU_PTE_KIND_INVALID" variants="G80-GT218"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_PRIVILEGE" pos="6" variants="G80-GT218">
                    <value value="0" name="NV_MMU_PTE_PRIVILEGE_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_PRIVILEGE_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_READ_ONLY" pos="3" variants="G80-GT218">
                    <value value="1" name="NV_MMU_PTE_READ_ONLY_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_MMU_PTE_VALID" pos="0" variants="G80-">
                    <value value="0" name="NV_MMU_PTE_VALID_FALSE" variants="G80-"/>
                    <value value="1" name="NV_MMU_PTE_VALID_TRUE" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE_GPC_4N3_MASK" pos="0" variants="GF100-GF114 GF119">
                    <value value="256" name="NV_PGRAPH_PRI_PD_ALPHA_RATIO_TABLE__SIZE_1" variants="GF100-GM108"/>
                </bitfield>
                <bitfield name="NV_PGRAPH_PRI_PD_RM_PAGEPOOL_VALID" pos="0" variants="GF117">
                    <value value="8" name="NV_PGRAPH_PRI_PD_DIST_SKIP_TABLE__SIZE_1" variants="GF117 GK104-"/>
                </bitfield>
                <bitfield name="NV_PMC_BOOT_0_ARCHITECTURE" low="24" high="28" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_IMPLEMENTATION" low="20" high="23" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MAJOR_REVISION" low="4" high="7" variants="G80-"/>
                <bitfield name="NV_PMC_BOOT_0_MINOR_REVISION" low="0" high="3" variants="G80-"/>
                <bitfield name="NV_PMC_ELPG_ENABLE_PFB" pos="0" variants="G80-GF119">
                    <value value="1" name="NV_PMC_ENABLE_PFB_ENABLED" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_RAMFC_ACQUIRE" low="384" high="415" variants="GF100-"/>
                <bitfield name="NV_RAMFC_FORMATS" low="1248" high="1279" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_BASE_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_FETCH" low="640" high="671" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_GET" low="160" high="191" variants="GF100-"/>
                <bitfield name="NV_RAMFC_GP_PUT" low="0" high="31" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_COUNT" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH" low="672" high="703" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_FETCH_HI" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET" low="192" high="223" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_GET_HI" low="224" high="255" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_HEADER" low="1056" high="1087" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_PUT_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TIMESLICE" low="2016" high="2047" variants="GF100-GK20A"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET" low="256" high="287" variants="GF100-"/>
                <bitfield name="NV_RAMFC_PB_TOP_LEVEL_GET_HI" low="288" high="319" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREA" low="448" high="479" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREB" low="480" high="511" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHOREC" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SEMAPHORED" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SIGNATURE" low="128" high="159" variants="GF100-"/>
                <bitfield name="NV_RAMFC_SUBDEVICE" low="1184" high="1215" variants="GF100-"/>
                <bitfield name="NV_RAMFC_TARGET" low="1376" high="1407" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD" low="64" high="95" variants="GF100-"/>
                <bitfield name="NV_RAMFC_USERD_HI" low="96" high="127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_HI" low="4192" high="4199" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ADR_LIMIT_LO" low="4172" high="4191" variants="GF100-"/>
                <bitfield name="NV_RAMIN_ENGINE_CS" pos="4227" variants="GK104-">
                    <value value="0" name="NV_RAMIN_ENGINE_CS_WFI" variants="GK104-"/>
                    <value value="1" name="NV_RAMIN_ENGINE_CS_FG" variants="GK104-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_CS" pos="4227" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_CS_WFI" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_MODE" pos="4226" variants="GF100-">
                    <value value="0" name="NV_RAMIN_GR_WFI_MODE_PHYSICAL" variants="GF100-"/>
                    <value value="1" name="NV_RAMIN_GR_WFI_MODE_VIRTUAL" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_HI" low="4256" high="4263" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_PTR_LO" low="4236" high="4255" variants="GF100-"/>
                <bitfield name="NV_RAMIN_GR_WFI_TARGET" low="4224" high="4225" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_HI" low="4128" high="4135" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_LO" low="4108" high="4127" variants="GF100-"/>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_TARGET" low="4096" high="4097" variants="GF100-">
                    <value value="0" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_VID_MEM" variants="GF100-"/>
                    <value value="2" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_COHERENT" variants="GF100-"/>
                    <value value="3" name="NV_RAMIN_PAGE_DIR_BASE_TARGET_SYS_MEM_NONCOHERENT" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_PAGE_DIR_BASE_VOL" pos="4098" variants="GF100-">
                    <value value="1" name="NV_RAMIN_PAGE_DIR_BASE_VOL_TRUE" variants="GF100-"/>
                </bitfield>
                <bitfield name="NV_RAMIN_RAMFC" low="0" high="4095" variants="GF100-"/>
                <bitfield name="NV_RAMRL_ENTRY_CHID" low="0" high="6" variants="GF100-GF119"/>
                <bitfield name="NV_RAMUSERD_GET" low="544" high="575" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GET_HI" low="768" high="799" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_GET" low="1088" high="1119" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_PUT" low="1120" high="1151" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET" low="704" high="735" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_GP_TOP_LEVEL_GET_HI" low="736" high="767" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT" low="512" high="543" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_PUT_HI" low="608" high="639" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF" low="576" high="607" variants="GF100-"/>
                <bitfield name="NV_RAMUSERD_REF_THRESHOLD" low="640" high="671" variants="GF100-"/>
            </reg32>
            <reg32 offset="0x04" name="UNK04"/>
            <reg32 offset="0x08" name="NV_UDMA_NOP"/>
            <reg32 offset="0x0c" name="NV_CTXSW_MAIN_IMAGE_CTL">
                <bitfield name="NV_CTXSW_LOCAL_PRIV_REGISTER_CTL_OFFSET" low="0" high="15" variants="GF100-"/>
            </reg32>
            <reg32 offset="0x10" name="NV_CTXSW_MAIN_IMAGE_PRI_PATCH_COUNT"/>
            <reg32 offset="0x14" name="NV_CTXSW_MAIN_IMAGE_PRI_PATCH_ADR_LO" type="g80_pnvio_i2c_bitbang"/>
        </group>
        <array name="PGPIO" offset="0x00d000" stride="0x1000" length="1" variants="GF119-">
            <array offset="0x000" name="I2C" stride="0x20" length="10">
                <use-group name="g94_pnvio_i2c"/>
                <reg32 offset="0x18" name="UNK18"/>
            </array>
            <reg32 offset="0x600" name="GPIO_UNK600"> 1/3f/0 </reg32>
            <reg32 offset="0x604" name="GPIO_OUT_TRIGGER"> write 1 to make OUT, OE, OUT_NEG changes happen </reg32>
            <reg32 offset="0x608" name="GPIO_UNK608"> 0/7f/0  XXX: this is also used for something with NORMAL </reg32>
            <reg32 offset="0x610" name="GPIO" length="0x20">
                <bitfield low="0" high="4" name="SPECIAL_IDX">
                    <value value="0x00" name="NVIO_SLI_SENSE_0"/>
                    <value value="0x01" name="NVIO_SLI_SENSE_1"/>
                    <value value="0x08" name="NVIO_UNK_TAG0F"/>
                    <value value="0x18" name="NVIO_UNK_TAG23"/>
                    <value value="0x19" name="NVIO_PWM_1"/>
                    <value value="0x1c" name="NVIO_PWM_0"/>
                    <value value="0x00" name="SOR0_PANEL_BACKLIGHT_LEVEL"/>
                    <value value="0x01" name="SOR0_PANEL_POWER"/>
                    <value value="0x02" name="SOR0_PANEL_BACKLIGHT_ON"/>
                    <value value="0x04" name="SOR1_PANEL_BACKLIGHT_LEVEL"/>
                    <value value="0x05" name="SOR1_PANEL_POWER"/>
                    <value value="0x06" name="SOR1_PANEL_BACKLIGHT_ON"/>
                    <value value="0x08" name="SOR2_PANEL_BACKLIGHT_LEVEL"/>
                    <value value="0x09" name="SOR2_PANEL_POWER"/>
                    <value value="0x0a" name="SOR2_PANEL_BACKLIGHT_ON"/>
                    <value value="0x0c" name="SOR3_PANEL_BACKLIGHT_LEVEL"/>
                    <value value="0x0d" name="SOR3_PANEL_POWER"/>
                    <value value="0x0e" name="SOR3_PANEL_BACKLIGHT_ON"/>
                </bitfield>
                <bitfield pos="5" name="UNK5"/>
                <bitfield low="6" high="7" name="MODE">
                    <value value="0" name="NORMAL"/>
                    <value value="1" name="SPECIAL_NVIO"/>
                    <value value="2" name="SPECIAL_SOR"/>
                </bitfield>
                <bitfield pos="12" name="OUT"/>
                <bitfield pos="13" name="OE"/>
                <bitfield pos="14" name="IN"/>
                <bitfield pos="15" name="OUT_NEG"> if set, OUT or DISPLAY/NVIO control OUT will be flipped </bitfield>
                <bitfield pos="16" name="UNK16"/>
                <bitfield pos="17" name="UNK17"/>
                <bitfield pos="18" name="SPEC_OPEN_DRAIN"/>
            </reg32>
            <reg32 offset="0x740" name="SPECIAL_IN" length="0x18">
                <bitfield low="0" high="4" name="GPIO_IDX"/>
                <bitfield low="5" high="7" name="UNK5"/>
                <bitfield pos="8" name="NEG"> will be negated before use </bitfield>
                <bitfield pos="9" name="STATUS"> peek at the GPIO value before negation, only works on some INs: 0-3, 8-0xa, 0x10-0x11, 0x14-0x16 </bitfield>
                <bitfield pos="10" name="UNK10"> not present on 0x17 </bitfield>
            </reg32>
            <reg32 offset="0x8d0" name="GPIO_UNK8D0"> 5/7/0  to PMC.INTR length? </reg32>
            <array offset="0xc00" name="INTR_HOST" stride="0x100" length="1" variants="GK104-">
                <reg32 offset="0x000" name="GPIO_INTR_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x004" name="GPIO_INTR_DISPATCH_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x008" name="GPIO_INTR_EN_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x020" name="I2C_INTR" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x024" name="I2C_INTR_DISPATCH" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x028" name="I2C_INTR_EN" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x040" name="UNK_INTR" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x044" name="UNK_INTR_DISPATCH" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x048" name="UNK_INTR_EN" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x060" name="AUXCH_INTR" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x064" name="AUXCH_INTR_DISPATCH" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x068" name="AUXCH_INTR_EN" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x080" name="GPIO_INTR_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x084" name="GPIO_INTR_DISPATCH_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x088" name="GPIO_INTR_EN_1" type="g80_pnvio_gpio_intr_1"/> to PDAEMON signal 8 , length ?</array>
            <array offset="0xd00" name="INTR_DAEMON" stride="0x100" length="1" variants="GK104-">
                <reg32 offset="0x000" name="GPIO_INTR_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x004" name="GPIO_INTR_DISPATCH_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x008" name="GPIO_INTR_INJECT_HOST_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x00c" name="GPIO_INTR_INJECT_DISPLAY_DAEMON_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x020" name="I2C_INTR" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x024" name="I2C_INTR_DISPATCH" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x028" name="I2C_INTR_INJECT_HOST" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x02c" name="I2C_INTR_INJECT_DISPLAY_DAEMON" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x040" name="UNK_INTR" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x044" name="UNK_INTR_DISPATCH" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x048" name="UNK_INTR_INJECT_HOST" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x04c" name="UNK_INTR_INJECT_DISPLAY_DAEMON" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x060" name="AUXCH_INTR" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x064" name="AUXCH_INTR_DISPATCH" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x068" name="AUXCH_INTR_INJECT_HOST" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x06c" name="AUXCH_INTR_INJECT_DISPLAY_DAEMON" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x080" name="GPIO_INTR_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x084" name="GPIO_INTR_DISPATCH_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x088" name="GPIO_INTR_INJECT_HOST_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x08c" name="GPIO_INTR_INJECT_DISPLAY_DAEMON_1" type="g80_pnvio_gpio_intr_1"/> length? </array>
            <array offset="0xe00" name="INTR_DISPLAY_DAEMON" stride="0x100" length="1" variants="GK104-">
                <reg32 offset="0x000" name="GPIO_INTR_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x004" name="GPIO_INTR_DISPATCH_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x008" name="GPIO_INTR_INJECT_HOST_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x00c" name="GPIO_INTR_INJECT_DAEMON_0" type="g80_pnvio_gpio_intr_0"/>
                <reg32 offset="0x020" name="I2C_INTR" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x024" name="I2C_INTR_DISPATCH" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x028" name="I2C_INTR_INJECT_HOST" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x02c" name="I2C_INTR_INJECT_DAEMON" type="g80_pnvio_i2c_intr"/>
                <reg32 offset="0x040" name="UNK_INTR" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x044" name="UNK_INTR_DISPATCH" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x048" name="UNK_INTR_INJECT_HOST" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x04c" name="UNK_INTR_INJECT_DAEMON" type="g80_pnvio_unk_intr"/>
                <reg32 offset="0x060" name="AUXCH_INTR" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x064" name="AUXCH_INTR_DISPATCH" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x068" name="AUXCH_INTR_INJECT_HOST" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x06c" name="AUXCH_INTR_INJECT_DAEMON" type="g80_pnvio_auxch_intr"/>
                <reg32 offset="0x080" name="GPIO_INTR_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x084" name="GPIO_INTR_DISPATCH_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x088" name="GPIO_INTR_INJECT_HOST_1" type="g80_pnvio_gpio_intr_1"/>
                <reg32 offset="0x08c" name="GPIO_INTR_INJECT_DAEMON_1" type="g80_pnvio_gpio_intr_1"/>
            </array>
        </array>
        <array name="PNVIO" offset="0x00e000" stride="0x1000" length="1" variants="G80-">
            <bitset name="gk104_pnvio_intr_summary" inline="yes">
                <bitfield pos="0" name="I2C"/>
                <bitfield pos="1" name="UNK"/>
                <bitfield pos="2" name="AUXCH"/>
                <bitfield pos="4" name="GPIO_0"/>
                <bitfield pos="5" name="GPIO_1"/>
            </bitset>
            <reg32 offset="0x040" name="INTR_SUMMARY" type="gk104_pnvio_intr_summary" variants="GK104-"/>
            <reg32 offset="0x044" name="INTR_SUMMARY_HOST" type="gk104_pnvio_intr_summary" variants="GK104-"/>
            <reg32 offset="0x048" name="INTR_SUMMARY_DAEMON" type="gk104_pnvio_intr_summary" variants="GK104-"/>
            <reg32 offset="0x04c" name="INTR_SUMMARY_DISPLAY_DAEMON" type="gk104_pnvio_intr_summary" variants="GK104-"/>
            <reg32 offset="0x050" name="GPIO_INTR_EN_0" type="g80_pnvio_gpio_intr_0" variants="G80:GK104"/>
            <reg32 offset="0x050" name="GPIO_INTR_INJECT_0" type="g80_pnvio_gpio_intr_0" variants="GK104-"/>
            <reg32 offset="0x054" name="GPIO_INTR_0" type="g80_pnvio_gpio_intr_0"/>
            <reg32 offset="0x058" name="I2C_INTR_EN" type="g80_pnvio_i2c_intr" variants="G80:GK104"/>
            <reg32 offset="0x058" name="I2C_INTR_INJECT" type="g80_pnvio_i2c_intr" variants="GK104-"/>
            <reg32 offset="0x05c" name="I2C_INTR" type="g80_pnvio_i2c_intr"/>
            <reg32 offset="0x060" name="UNK_INTR_EN" type="g80_pnvio_unk_intr" variants="G84:GK104"/>
            <reg32 offset="0x060" name="UNK_INTR_INJECT" type="g80_pnvio_unk_intr" variants="GK104-"/>
            <reg32 offset="0x064" name="UNK_INTR" type="g80_pnvio_unk_intr"/>
            <reg32 offset="0x068" name="AUXCH_INTR_EN" type="g80_pnvio_auxch_intr" variants="G94:G200 MCP77:GK104"/>
            <reg32 offset="0x068" name="AUXCH_INTR_INJECT" type="g80_pnvio_auxch_intr" variants="GK104-"/>
            <reg32 offset="0x06c" name="AUXCH_INTR" type="g80_pnvio_auxch_intr"/>
            <reg32 offset="0x070" name="GPIO_INTR_EN_1" type="g80_pnvio_gpio_intr_1" variants="G94:GK104"/>
            <reg32 offset="0x070" name="GPIO_INTR_INJECT_1" type="g80_pnvio_gpio_intr_1" variants="GK104-"/>
            <reg32 offset="0x074" name="GPIO_INTR_1" type="g80_pnvio_gpio_intr_1"/>
            <reg32 offset="0x090" name="GPIO_UNK600" variants="G84:GF119"> 0/7f/0  XXX: three unk bits on G84:G94 at 15-17 </reg32>
            <reg32 name="GPIO_MODE_0" offset="0x100" variants="G80:GF119">
                <bitfield low="0" high="15" name="SPECIAL_NVIO_MASK"/>
                <bitfield low="16" high="31" name="SPECIAL_SOR_MASK"/>
            </reg32>
            <reg32 name="GPIO_0" offset="0x104" variants="G80:GF119">
                <bitfield low="0" high="3" name="0" type="g80_gpio"/>
                <bitfield low="4" high="7" name="1" type="g80_gpio"/>
                <bitfield low="8" high="11" name="2" type="g80_gpio"/>
                <bitfield low="12" high="15" name="3" type="g80_gpio"/>
                <bitfield low="16" high="19" name="4" type="g80_gpio"/>
                <bitfield low="20" high="23" name="5" type="g80_gpio"/>
                <bitfield low="24" high="27" name="6" type="g80_gpio"/>
                <bitfield low="28" high="31" name="7" type="g80_gpio"/>
            </reg32>
            <reg32 name="GPIO_1" offset="0x108" variants="G80:GF119">
                <bitfield low="0" high="3" name="8" type="g80_gpio"/>
                <bitfield low="4" high="7" name="9" type="g80_gpio"/>
                <bitfield low="8" high="11" name="10" type="g80_gpio"/>
                <bitfield low="12" high="15" name="11" type="g80_gpio"/>
                <bitfield low="16" high="19" name="12" type="g80_gpio"/>
                <bitfield low="20" high="23" name="13" type="g80_gpio"/>
                <bitfield low="24" high="27" name="14" type="g80_gpio"/>
                <bitfield low="28" high="31" name="15" type="g80_gpio"/>
            </reg32>
            <reg32 offset="0x10c" name="GPIO_MASK_UNK10C" variants="G80:GF119"/>
            <reg32 offset="0x110" name="GPIO_MASK_UNK110" variants="G80:GF119"/>
            <array name="PWM" offset="0x114" stride="8" length="2">
                <reg32 name="DIVISOR" offset="0">
                    <bitfield low="0" high="23" name="DIVISOR"/>
                </reg32>
                <reg32 name="DUTY" offset="4">
                    <doc>
					e120's scan is 03ffffff compared to e118's that is 00ffffff
					Bit 01000000 seems to require both the bit 31 trigger
					*and* writing to duty again to make the write count.
				</doc>
                    <bitfield low="0" high="23" name="DUTY"/>
                    <bitfield pos="31" name="WR_TRIGGER"/>
                </reg32>
            </array>
            <array name="I2C_PORT_0" offset="0x124" length="1" stride="0x18" variants="G80:G94">
                <use-group name="g80_pnvio_i2c"/>
            </array>
            <array name="I2C_PORT_1" offset="0x13c" length="1" stride="0x18" variants="G80:G94">
                <use-group name="g80_pnvio_i2c"/>
            </array>
            <array name="I2C_PORT_2" offset="0x154" length="1" stride="0x18" variants="G80:G94">
                <use-group name="g80_pnvio_i2c"/>
            </array>
            <array name="I2C_PORT_3" offset="0x16c" length="1" stride="0x18" variants="G80:G94">
                <use-group name="g80_pnvio_i2c"/>
            </array>
            <array name="I2C_PORT_0" offset="0x124" length="1" stride="0x18" variants="G94:GF119">
                <use-group name="g94_pnvio_i2c"/>
            </array>
            <array name="I2C_PORT_1" offset="0x13c" length="1" stride="0x18" variants="G94:GF119">
                <use-group name="g94_pnvio_i2c"/>
            </array>
            <array name="I2C_PORT_2" offset="0x154" length="1" stride="0x18" variants="G94:GF119">
                <use-group name="g94_pnvio_i2c"/>
            </array>
            <array name="I2C_PORT_3" offset="0x16c" length="1" stride="0x18" variants="G94:GF119">
                <use-group name="g94_pnvio_i2c"/> XXX: figure out how much of this applies to cards other than g80 </array>
            <reg32 name="CLOCK_SOURCE" offset="0x18c" variants="G80-">
                <doc>XTPLL is always linked to SOURCE_PLL2</doc>
                <bitfield pos="0" name="RPLL1">
                    <value value="0" name="CRYSTAL_PMUL"/>
                    <value value="1" name="7MHZ"/>
                </bitfield>
                <bitfield pos="1" name="RPLL2">
                    <value value="0" name="CRYSTAL_PMUL"/>
                    <value value="1" name="7MHZ"/>
                </bitfield>
                <bitfield pos="2" name="SPLL_NVPLL">
                    <value value="0" name="RPLL1"/>
                    <value value="1" name="RPLL2"/>
                </bitfield>
                <bitfield pos="3" name="MPLL">
                    <value value="0" name="RPLL1"/>
                    <value value="1" name="RPLL2"/>
                </bitfield>
                <bitfield low="4" high="5" name="ZPLL">
                    <value value="0" name="CRYSTAL"/>
                    <value value="2" name="RPLL1_DIV4"/>
                    <value value="3" name="RPLL2_DIV4"/> this * 2 is PWM </bitfield>
                <bitfield pos="16" name="NVIOSRC">
                    <value value="0" name="ZPLL_DIV16"> note: ZPLL_P is ignored </value>
                    <value value="1" name="CRYSTAL_DIV16"/>
                </bitfield>
                <bitfield pos="17" name="UNK17"> something to do with VPLLs? </bitfield>
                <bitfield pos="20" name="UNK20" variants="G84-"/>
            </reg32>
            <reg32 offset="0x1b8" name="IBUF_ENABLE_0">
                <doc>Enables input buffers for given pins. Output functionality is unaffected.</doc>
                <bitfield low="0" high="15" name="GPIO_0_15"> GPIO 0-15 </bitfield>
                <bitfield low="16" high="19" name="I2C_0_3"/>
                <bitfield pos="20" name="I2C_5" variants="G94-"/>
                <bitfield pos="20" name="UNK20" variants="G80:G94"/>
                <bitfield low="21" high="25" name="UNK21"/>
                <bitfield pos="26" name="UNK26" variants="G84-"/>
                <bitfield low="27" high="30" name="UNK27" variants="G94-"/>
                <bitfield pos="31" name="OVERRIDE_ENABLE" variants="G80:G94"> you have to poke 1 to this bit to force non-default value </bitfield>
                <bitfield pos="31" name="UNK26" variants="GT215-"/>
            </reg32>
            <reg32 offset="0x1f4" name="PTHERM_INPUT" variants="G80:GF119">
                <bitfield pos="0" name="NEG_0"/>
                <bitfield pos="1" name="NEG_2"/>
                <bitfield pos="2" name="STATE_0"/>
                <bitfield pos="3" name="STATE_2"/>
                <bitfield pos="4" name="NEG_1" variants="G84-"/>
                <bitfield pos="5" name="STATE_1" variants="G84-"/> ... </reg32>
            <reg32 offset="0x200" name="ROM_TIMINGS"/>
            <reg32 offset="0x234" name="GPIO_UNK608"> 1/3f/0 </reg32>
            <array name="I2C_PORT_4" offset="0x240" length="1" stride="0x18" variants="G94:GF119">
                <use-group name="g94_pnvio_i2c"/> because fuck you, that's why. </array>
            <array name="I2C_PORT_5" offset="0x258" length="1" stride="0x20" variants="G94:GF119">
                <reg32 offset="0x00" name="UNK00"/>
                <reg32 offset="0x04" name="UNK04"/>
                <reg32 offset="0x08" name="UNK08"/>
                <reg32 offset="0x0c" name="UNK0C_0"/>
                <reg32 offset="0x10" name="UNK0C_1"/>
                <reg32 offset="0x14" name="UNK0C_2"/>
                <reg32 offset="0x18" name="UNK10"/>
                <reg32 offset="0x1c" name="BITBANG" type="g80_pnvio_i2c_bitbang"/>
            </array>
            <reg32 name="GPIO_2" offset="0x280" variants="G94:GF119">
                <bitfield low="0" high="3" name="16" type="g80_gpio"/>
                <bitfield low="4" high="7" name="17" type="g80_gpio"/>
                <bitfield low="8" high="11" name="18" type="g80_gpio"/>
                <bitfield low="12" high="15" name="19" type="g80_gpio"/>
                <bitfield low="16" high="19" name="20" type="g80_gpio"/>
                <bitfield low="20" high="23" name="21" type="g80_gpio"/>
                <bitfield low="24" high="27" name="22" type="g80_gpio"/>
                <bitfield low="28" high="31" name="23" type="g80_gpio"/>
            </reg32>
            <reg32 name="GPIO_3" offset="0x284" variants="G94:GF119">
                <bitfield low="0" high="3" name="24" type="g80_gpio"/>
                <bitfield low="4" high="7" name="25" type="g80_gpio"/>
                <bitfield low="8" high="11" name="26" type="g80_gpio"/>
                <bitfield low="12" high="15" name="27" type="g80_gpio"/>
                <bitfield low="16" high="19" name="28" type="g80_gpio"/>
                <bitfield low="20" high="23" name="29" type="g80_gpio"/>
                <bitfield low="24" high="27" name="30" type="g80_gpio"/>
                <bitfield low="28" high="31" name="31" type="g80_gpio"/> most likely a hw bug... the bitfield is different for writes and reads </reg32>
            <reg32 offset="0x288" name="IBUF_ENABLE_1" variants="G94:GT215">
                <bitfield low="0" high="15" name="GPIO_16_31_RD"/>
                <bitfield low="16" high="31" name="GPIO_16_31_WR"/>
            </reg32>
            <reg32 offset="0x288" name="IBUF_ENABLE_1" variants="GT215-">
                <bitfield low="16" high="31" name="GPIO_16_31"/>
            </reg32>
            <reg32 name="GPIO_MODE_1" offset="0x28c" variants="G94:GF119">
                <doc>like e100, but for GPIOs 16-31.</doc>
                <bitfield low="0" high="15" name="SPECIAL_NVIO_MASK"/>
                <bitfield low="16" high="31" name="SPECIAL_SOR_MASK"/> if a given bit is 0, NVIO spec output for a given line outputs 0 for 0, 1 for 1; if a given bit is 1, it outputs 0 for 0 and Hi-Z for 1 instead. </reg32>
            <reg32 offset="0x300" name="GPIO_SPEC_OPEN_DRAIN" variants="G84:GF119">
                <bitfield pos="8" name="8"/>
                <bitfield pos="9" name="9"/>
                <bitfield pos="11" name="11"/>
                <bitfield pos="14" name="14"/>
            </reg32>
            <reg32 offset="0x308" name="UNK308" variants="G84-"/>
            <reg32 offset="0x338" name="I2C_PORT_0_UNK18" variants="G84:GF119"/>
            <reg32 offset="0x350" name="I2C_PORT_1_UNK18" variants="G84:GF119"/>
            <reg32 offset="0x368" name="I2C_PORT_2_UNK18" variants="G84:GF119"/>
            <reg32 offset="0x380" name="I2C_PORT_3_UNK18" variants="G84:GF119"/>
            <reg32 offset="0x398" name="I2C_PORT_4_UNK18" variants="G94:GF119"/>
            <reg32 offset="0x3b0" name="I2C_PORT_5_UNK18" variants="G94:GF119"/>
            <array name="AUXCH" offset="0x4c0" length="4" stride="0x50" variants="G94:G200 MCP77-">
                <reg32 name="DATA_OUT" offset="0x00" length="4"/>
                <reg32 name="DATA_IN" offset="0x10" length="4"/>
                <reg32 name="ADDR" offset="0x20"/>
                <reg32 name="CTRL" offset="0x24">
                    <bitfield low="0" high="3" name="LEN"/>
                    <bitfield low="12" high="15" name="CMD"/>
                    <bitfield pos="16" name="TX_PENDING"/>
                    <bitfield low="20" high="21" name="UNK_REQ"/>
                    <bitfield low="24" high="25" name="UNK_REP"/>
                    <bitfield pos="31" name="RESET"/>
                </reg32>
                <reg32 name="STAT" offset="0x28">
                    <bitfield low="0" high="4" name="COUNT"/>
                    <bitfield low="8" high="8" name="TIMEOUT"/>
                    <bitfield low="9" high="9" name="ERR9"/>
                    <bitfield low="10" high="10" name="ERR10"/>
                    <bitfield low="11" high="11" name="ERR11"/>
                    <bitfield low="16" high="17" name="AUX_REPLY" type="g80_auxch_reply"/>
                    <bitfield low="18" high="19" name="I2C_REPLY" type="g80_auxch_reply"/>
                    <bitfield pos="28" name="SINK_PRESENT"/>
                </reg32>
                <reg32 name="TX_TIMEOUT" offset="0x3c"/>
                <reg32 name="SETUP" offset="0x40"/> length? </array>
            <array offset="0x720" name="FAN_TACH" stride="0xc" length="1" variants="GT215-">
                <reg32 offset="0" name="CONFIG">
                    <bitfield pos="0" name="ENABLE"/>
                    <bitfield pos="1" name="CLEAR"/>
                    <bitfield low="16" high="20" name="GPIO_IDX" variants="GT215:GF119"> on GF119+, uses SPECIAL_IN #0x17 </bitfield>
                </reg32>
                <reg32 offset="4" name="PERIOD"> in crystal cycles </reg32>
                <reg32 offset="8" name="COUNT">
                    <bitfield low="0" high="15" name="PREVIOUS"> ie. last complete </bitfield>
                    <bitfield low="16" high="31" name="CURRENT"> ie. the one in progress now </bitfield>
                </reg32>
            </array>
            <reg32 offset="0x740" name="GPIO_UNK8D0" variants="G94:G200 MCP77:GF119"> 5/7/0 </reg32>
            <array name="I2C_PORT_6" offset="0x750" length="1" stride="0x1c" variants="GT215:GF119">
                <use-group name="g94_pnvio_i2c"/>
                <reg32 offset="0x18" name="UNK18"/>
            </array>
            <array name="I2C_PORT_7" offset="0x76c" length="1" stride="0x1c" variants="GT215:GF119">
                <use-group name="g94_pnvio_i2c"/>
                <reg32 offset="0x18" name="UNK18"/>
            </array>
            <array name="I2C_PORT_8" offset="0x788" length="1" stride="0x1c" variants="GT215:GF119">
                <use-group name="g94_pnvio_i2c"/>
                <reg32 offset="0x18" name="UNK18"/>
            </array>
            <array name="I2C_PORT_9" offset="0x7a4" length="1" stride="0x1c" variants="GT215:GF119">
                <use-group name="g94_pnvio_i2c"/>
                <reg32 offset="0x18" name="UNK18"/>
            </array>
            <bitset name="g80_pnvio_pll_ctrl" inline="yes">
                <bitfield low="0" high="7" name="UNK0"/>
                <bitfield pos="8" name="STAGES">
                    <value value="0" name="2"/>
                    <value value="1" name="1"/>
                </bitfield>
                <bitfield low="12" high="15" name="UNK12" variants="G80 G200"/>
                <bitfield low="16" high="18" name="P"/>
                <bitfield pos="30" name="STAGE2_ENABLE"/>
                <bitfield pos="31" name="STAGE1_ENABLE"/>
            </bitset>
            <bitset name="g80_pnvio_pll_coef" inline="yes">
                <bitfield low="0" high="7" name="M1"/>
                <bitfield low="8" high="15" name="N1"/>
                <bitfield low="16" high="23" name="M2"/>
                <bitfield low="24" high="31" name="N2"/>
            </bitset>
            <reg32 offset="0x800" name="VPLL1_CTRL" type="g80_pnvio_pll_ctrl" variants="G80:G92 G200"/>
            <reg32 offset="0x804" name="VPLL1_COEF" type="g80_pnvio_pll_coef" variants="G80:G92 G200"/>
            <reg32 offset="0x808" name="VPLL2_CTRL" type="g80_pnvio_pll_ctrl" variants="G80:G92 G200"/>
            <reg32 offset="0x80c" name="VPLL2_COEF" type="g80_pnvio_pll_coef" variants="G80:G92 G200"> ZPLL: the base for NVIOPLL </reg32>
            <reg32 offset="0x810" name="ZPLL_CTRL" type="g80_pnvio_pll_ctrl" variants="G80 G200"/>
            <reg32 offset="0x814" name="ZPLL_COEF" type="g80_pnvio_pll_coef" variants="G80 G200"/>
            <stripe name="VPLL" offset="0x800" stride="0x30" length="2" variants="G92:G200">
                <reg32 offset="0x0" name="CTRL" type="g80_pnvio_pll_ctrl"/>
                <reg32 offset="0x4" name="COEF" type="g80_pnvio_pll_coef"/>
                <reg32 offset="0x8" name="UNK8"/>
                <reg32 offset="0xc" name="UNKC"/>
            </stripe>
            <group name="g80_rpll">
                <reg32 offset="0x0" name="CTRL">
                    <bitfield low="0" high="3" name="UNK0" variants="G80 G200"/>
                    <bitfield low="8" high="22" name="UNK8" variants="G80 G200"/>
                    <bitfield low="0" high="8" name="UNK0" variants="G84:G92 G94:G200"> XXX verify </bitfield>
                    <bitfield low="0" high="15" name="UNK0" variants="MCP77-"/>
                    <bitfield low="19" high="20" name="UNK19" variants="G84:G200 MCP77-"/>
                    <bitfield pos="27" name="UNK27" variants="G84:G200 MCP77-"/>
                    <bitfield pos="31" name="UNK31"/>
                </reg32>
                <reg32 offset="0x4" name="COEF">
                    <doc>freq = (CLOCK_SOURCE_RPLLx * N / M) &gt;&gt; P</doc>
                    <bitfield low="0" high="5" name="M_MINUS1" variants="G80 G200"/>
                    <bitfield low="0" high="7" name="M" variants="G84:G200"/>
                    <bitfield low="8" high="13" name="N_MINUS1" variants="G80 G200"/>
                    <bitfield low="8" high="15" name="N" variants="G84:G200"/>
                    <bitfield low="16" high="18" name="P"/>
                    <bitfield low="20" high="22" name="UNK20" variants="MCP77-"> only applies to crystal </bitfield>
                    <bitfield pos="24" name="PMUL" variants="G80 G200">
                        <value value="0" name="4"/>
                        <value value="1" name="2"/>
                    </bitfield>
                    <bitfield pos="24" name="UNK24" variants="G84:G200 MCP77-"/>
                </reg32>
                <reg32 offset="0x8" name="UNK8">
                    <bitfield low="0" high="13" name="UNK0"/>
                    <bitfield low="16" high="24" name="UNK16"/>
                    <bitfield low="28" high="31" name="UNK28"/>
                </reg32>
                <reg32 offset="0xc" name="UNKC" variants="G92:G200 MCP77:GT215">
                    <bitfield low="0" high="8" name="UNK0" variants="G92:G200"/>
                    <bitfield low="16" high="19" name="P_BIAS" variants="G92:G94"/>
                    <bitfield low="16" high="18" name="P_BIAS" variants="G94:G200"> XXX verify </bitfield>
                    <bitfield low="20" high="25" name="UNK20"/>
                    <bitfield low="27" high="31" name="UNK27" variants="G92:G94"/>
                    <bitfield low="27" high="30" name="UNK27" variants="G94-"> XXX verify </bitfield>
                </reg32>
            </group>
            <stripe name="RPLL1" offset="0x818" variants="G80:GT215">
                <use-group name="g80_rpll"/>
            </stripe>
            <stripe name="RPLL2" offset="0x824" variants="G80 G200">
                <use-group name="g80_rpll"/>
            </stripe>
            <stripe name="RPLL2" offset="0x840" variants="G94:G200">
                <use-group name="g80_rpll"/>
            </stripe>
            <bitset name="gt215_rpll_ctrl" inline="yes">
                <bitfield pos="0" name="ENABLE"/>
                <bitfield pos="1" name="PWROFF"/>
                <bitfield pos="2" name="UNK2"/>
                <bitfield pos="3" name="BYPASS"> and use the usual clk_id + 10 </bitfield>
                <bitfield pos="4" name="BYPASS_PLL_CHECK"/>
                <bitfield low="5" high="6" name="UNK5"/>
                <bitfield pos="8" name="UNK8"/>
                <bitfield pos="16" name="PLL_PWR"/>
                <bitfield pos="17" name="PLL_LOCK"/>
                <bitfield pos="24" name="UNK24"/>
            </bitset>
            <bitset name="gt215_rpll_coef" inline="yes">
                <bitfield low="0" high="7" name="M"/>
                <bitfield low="8" high="15" name="N"/>
                <bitfield low="16" high="21" name="UNK16"/>
                <bitfield low="24" high="31" name="UNK28"/>
            </bitset>
            <array name="RPLL1" offset="0x820" stride="0x10" length="1" variants="GT215:MCP89">
                <reg32 name="CTRL" offset="0x0" type="gt215_rpll_ctrl"/>
                <reg32 name="COEF" offset="0x4" type="gt215_rpll_coef"/>
                <reg32 name="REG3" offset="0x8">
                    <bitfield low="0" high="21" name="UNK0"/>
                </reg32>
                <reg32 name="REG4" offset="0xc">
                    <bitfield low="0" high="4" name="UNK0"/>
                </reg32>
            </array>
            <array name="RPLL2" offset="0x8a0" stride="0x10" length="1" variants="GT215:MCP89">
                <reg32 name="CTRL" offset="0x0" type="gt215_rpll_ctrl"/>
                <reg32 name="COEF" offset="0x4" type="gt215_rpll_coef"/>
                <reg32 name="REG3" offset="0x8">
                    <bitfield low="0" high="21" name="UNK0"/>
                </reg32>
                <reg32 name="REG4" offset="0xc">
                    <bitfield low="0" high="4" name="UNK0"/>
                </reg32> XXX: MCP89  XXX: GF100 </array>
            <group name="gf100_rpll">
                <reg32 offset="0x0" name="CTRL">
                    <doc>If both ENABLE and PWROFF are set</doc>
                    <bitfield pos="0" name="ENABLE"/>
                    <bitfield pos="1" name="PWROFF"/>
                    <bitfield pos="2" name="UNK2"/>
                    <bitfield pos="4" name="BYPASS_PLL_CHECK"/>
                    <bitfield pos="5" name="UNK5"/>
                    <bitfield pos="8" name="UNK8"/>
                    <bitfield pos="10" name="UNK10"/>
                    <bitfield pos="16" name="PLL_PWR"/>
                    <bitfield pos="17" name="PLL_LOCK"/>
                    <bitfield pos="24" name="UNK24"/>
                </reg32>
                <reg32 offset="0x4" name="COEF">
                    <doc>freq = 27MHz * N / M</doc>
                    <bitfield low="0" high="7" name="M"/>
                    <bitfield low="8" high="15" name="N"/>
                    <bitfield low="16" high="21" name="UNK16"/>
                    <bitfield low="24" high="27" name="UNK24"/>
                </reg32>
            </group>
            <stripe name="RPLL1" offset="0x800" variants="GF100:GK104">
                <use-group name="gf100_rpll"/>
            </stripe>
            <stripe name="RPLL2" offset="0x820" variants="GF100:GK104">
                <use-group name="gf100_rpll"/>
            </stripe>
        </array>
    </domain>
</database>
