0.6
2019.1
May 24 2019
15:06:07
E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/clock_divider.v,1562641244,verilog,,E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/top.v,,clock_divider,,,,,,,,
E:/FPGA/SRM_FPGA/speed_measurement/speed_measurement.srcs/sources_1/new/top.v,1562738530,verilog,,,,top,,,,,,,,
