#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 11:59:56 2024
# Process ID: 11132
# Current directory: D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1
# Command line: vivado.exe -log uart_loopback.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_loopback.tcl
# Log file: D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1/uart_loopback.vds
# Journal file: D:/FPGA thi/Câu3/uart_hienthi_led/uart_loopback.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_loopback.tcl -notrace
