
musical alarm clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f50  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e28  0800505c  0800505c  0000605c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e84  08006e84  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e84  08006e84  00007e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e8c  08006e8c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e8c  08006e8c  00007e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e90  08006e90  00007e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006e94  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c4  20000068  08006efc  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000072c  08006efc  0000872c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c948  00000000  00000000  00008091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002373  00000000  00000000  000149d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  00016d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000910  00000000  00000000  00017918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a56  00000000  00000000  00018228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f635  00000000  00000000  00030c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008781b  00000000  00000000  000402b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7ace  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a9c  00000000  00000000  000c7b14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000cb5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08005044 	.word	0x08005044

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08005044 	.word	0x08005044

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UART_RxCpltCallback>:
// 宣告內部函式
void Process_UART_Command(void);

// --- UART Callback ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	4a16      	ldr	r2, [pc, #88]	@ (80001c4 <HAL_UART_RxCpltCallback+0x68>)
 800016a:	4293      	cmp	r3, r2
 800016c:	d125      	bne.n	80001ba <HAL_UART_RxCpltCallback+0x5e>
        // 將接收到的 byte 寫入 Ring Buffer
        uint16_t next_head = (uartRxBuffer.head + 1) % UART_RX_BUFFER_SIZE;
 800016e:	4b16      	ldr	r3, [pc, #88]	@ (80001c8 <HAL_UART_RxCpltCallback+0x6c>)
 8000170:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8000174:	b29b      	uxth	r3, r3
 8000176:	3301      	adds	r3, #1
 8000178:	425a      	negs	r2, r3
 800017a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800017e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000182:	bf58      	it	pl
 8000184:	4253      	negpl	r3, r2
 8000186:	81fb      	strh	r3, [r7, #14]
        if (next_head != uartRxBuffer.tail) { // 檢查是否滿了
 8000188:	4b0f      	ldr	r3, [pc, #60]	@ (80001c8 <HAL_UART_RxCpltCallback+0x6c>)
 800018a:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800018e:	b29b      	uxth	r3, r3
 8000190:	89fa      	ldrh	r2, [r7, #14]
 8000192:	429a      	cmp	r2, r3
 8000194:	d00c      	beq.n	80001b0 <HAL_UART_RxCpltCallback+0x54>
            uartRxBuffer.buffer[uartRxBuffer.head] = rxByte;
 8000196:	4b0c      	ldr	r3, [pc, #48]	@ (80001c8 <HAL_UART_RxCpltCallback+0x6c>)
 8000198:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800019c:	b29b      	uxth	r3, r3
 800019e:	461a      	mov	r2, r3
 80001a0:	4b0a      	ldr	r3, [pc, #40]	@ (80001cc <HAL_UART_RxCpltCallback+0x70>)
 80001a2:	7819      	ldrb	r1, [r3, #0]
 80001a4:	4b08      	ldr	r3, [pc, #32]	@ (80001c8 <HAL_UART_RxCpltCallback+0x6c>)
 80001a6:	5499      	strb	r1, [r3, r2]
            uartRxBuffer.head = next_head;
 80001a8:	4a07      	ldr	r2, [pc, #28]	@ (80001c8 <HAL_UART_RxCpltCallback+0x6c>)
 80001aa:	89fb      	ldrh	r3, [r7, #14]
 80001ac:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80
        }
        // 重新啟動接收中斷，準備收下一個 byte
        HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 80001b0:	2201      	movs	r2, #1
 80001b2:	4906      	ldr	r1, [pc, #24]	@ (80001cc <HAL_UART_RxCpltCallback+0x70>)
 80001b4:	4806      	ldr	r0, [pc, #24]	@ (80001d0 <HAL_UART_RxCpltCallback+0x74>)
 80001b6:	f002 ff34 	bl	8003022 <HAL_UART_Receive_IT>
    }
}
 80001ba:	bf00      	nop
 80001bc:	3710      	adds	r7, #16
 80001be:	46bd      	mov	sp, r7
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	bf00      	nop
 80001c4:	40004400 	.word	0x40004400
 80001c8:	20000084 	.word	0x20000084
 80001cc:	20000108 	.word	0x20000108
 80001d0:	20000188 	.word	0x20000188

080001d4 <RB_Read>:

// --- Ring Buffer Helper ---
int RB_Read(uint8_t *byte) {
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
    if (uartRxBuffer.head == uartRxBuffer.tail) return 0; // Empty
 80001dc:	4b15      	ldr	r3, [pc, #84]	@ (8000234 <RB_Read+0x60>)
 80001de:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 80001e2:	b29a      	uxth	r2, r3
 80001e4:	4b13      	ldr	r3, [pc, #76]	@ (8000234 <RB_Read+0x60>)
 80001e6:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 80001ea:	b29b      	uxth	r3, r3
 80001ec:	429a      	cmp	r2, r3
 80001ee:	d101      	bne.n	80001f4 <RB_Read+0x20>
 80001f0:	2300      	movs	r3, #0
 80001f2:	e019      	b.n	8000228 <RB_Read+0x54>
    *byte = uartRxBuffer.buffer[uartRxBuffer.tail];
 80001f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000234 <RB_Read+0x60>)
 80001f6:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 80001fa:	b29b      	uxth	r3, r3
 80001fc:	461a      	mov	r2, r3
 80001fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000234 <RB_Read+0x60>)
 8000200:	5c9a      	ldrb	r2, [r3, r2]
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	701a      	strb	r2, [r3, #0]
    uartRxBuffer.tail = (uartRxBuffer.tail + 1) % UART_RX_BUFFER_SIZE;
 8000206:	4b0b      	ldr	r3, [pc, #44]	@ (8000234 <RB_Read+0x60>)
 8000208:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800020c:	b29b      	uxth	r3, r3
 800020e:	3301      	adds	r3, #1
 8000210:	425a      	negs	r2, r3
 8000212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000216:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800021a:	bf58      	it	pl
 800021c:	4253      	negpl	r3, r2
 800021e:	b29a      	uxth	r2, r3
 8000220:	4b04      	ldr	r3, [pc, #16]	@ (8000234 <RB_Read+0x60>)
 8000222:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
    return 1;
 8000226:	2301      	movs	r3, #1
}
 8000228:	4618      	mov	r0, r3
 800022a:	370c      	adds	r7, #12
 800022c:	46bd      	mov	sp, r7
 800022e:	bc80      	pop	{r7}
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	20000084 	.word	0x20000084

08000238 <App_Init>:

void App_Init(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af02      	add	r7, sp, #8
    // 在這裡進行應用層的初始化
    printf("System Clock (App_Init): %lu Hz\r\n", SystemCoreClock); // 啟動時再次確認
 800023e:	4b12      	ldr	r3, [pc, #72]	@ (8000288 <App_Init+0x50>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4619      	mov	r1, r3
 8000244:	4811      	ldr	r0, [pc, #68]	@ (800028c <App_Init+0x54>)
 8000246:	f003 fdc5 	bl	8003dd4 <iprintf>
    printf("Console Ready. Type 'HELP' for commands.\r\n");
 800024a:	4811      	ldr	r0, [pc, #68]	@ (8000290 <App_Init+0x58>)
 800024c:	f003 fe32 	bl	8003eb4 <puts>

    // 啟動 UART 接收中斷
    HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 8000250:	2201      	movs	r2, #1
 8000252:	4910      	ldr	r1, [pc, #64]	@ (8000294 <App_Init+0x5c>)
 8000254:	4810      	ldr	r0, [pc, #64]	@ (8000298 <App_Init+0x60>)
 8000256:	f002 fee4 	bl	8003022 <HAL_UART_Receive_IT>

    DS1302_Init();
 800025a:	f000 fb09 	bl	8000870 <DS1302_Init>
//   initialTime.minutes = 44;  // 00 分
//   initialTime.seconds = 0;  // 00 秒
//   DS1302_SetTime(&initialTime);
    // -------------------------------------------------------

    ssd1306_Init();
 800025e:	f000 ff15 	bl	800108c <ssd1306_Init>
    ssd1306_Fill(Black);
 8000262:	2000      	movs	r0, #0
 8000264:	f000 ff7c 	bl	8001160 <ssd1306_Fill>
    ssd1306_SetCursor(1,1);
 8000268:	2101      	movs	r1, #1
 800026a:	2001      	movs	r0, #1
 800026c:	f001 f8c2 	bl	80013f4 <ssd1306_SetCursor>
    ssd1306_WriteString("RTC OLED Init OK", Font_7x10, White);
 8000270:	4b0a      	ldr	r3, [pc, #40]	@ (800029c <App_Init+0x64>)
 8000272:	2201      	movs	r2, #1
 8000274:	9200      	str	r2, [sp, #0]
 8000276:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000278:	4809      	ldr	r0, [pc, #36]	@ (80002a0 <App_Init+0x68>)
 800027a:	f001 f895 	bl	80013a8 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 800027e:	f000 ff87 	bl	8001190 <ssd1306_UpdateScreen>

}
 8000282:	bf00      	nop
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	20000000 	.word	0x20000000
 800028c:	0800505c 	.word	0x0800505c
 8000290:	08005080 	.word	0x08005080
 8000294:	20000108 	.word	0x20000108
 8000298:	20000188 	.word	0x20000188
 800029c:	08006d24 	.word	0x08006d24
 80002a0:	080050ac 	.word	0x080050ac

080002a4 <App_Loop>:

void App_Loop(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b08c      	sub	sp, #48	@ 0x30
 80002a8:	af02      	add	r7, sp, #8
    
    // 使用非阻塞方式管理時間更新 (每 1000ms 更新一次)
    static uint32_t lastUpdateTick = 0;
    
    // 1. 處理 UART 指令 (最高優先級，每次 Loop 都檢查)
    Process_UART_Command();
 80002aa:	f000 f86f 	bl	800038c <Process_UART_Command>

    // 2. 定時更新顯示與時間 (每秒一次)
    if (HAL_GetTick() - lastUpdateTick >= 1000) {
 80002ae:	f001 f943 	bl	8001538 <HAL_GetTick>
 80002b2:	4602      	mov	r2, r0
 80002b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000374 <App_Loop+0xd0>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	1ad3      	subs	r3, r2, r3
 80002ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80002be:	d354      	bcc.n	800036a <App_Loop+0xc6>
        lastUpdateTick = HAL_GetTick();
 80002c0:	f001 f93a 	bl	8001538 <HAL_GetTick>
 80002c4:	4603      	mov	r3, r0
 80002c6:	4a2b      	ldr	r2, [pc, #172]	@ (8000374 <App_Loop+0xd0>)
 80002c8:	6013      	str	r3, [r2, #0]

        DS1302_GetTime(&currentTime);
 80002ca:	f107 0320 	add.w	r3, r7, #32
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 fb5a 	bl	8000988 <DS1302_GetTime>

        // 格式化日期 (月/日) 與 時間 (時:分)
        sprintf(dateString, "%02d/%02d", currentTime.month, currentTime.day);
 80002d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80002d8:	461a      	mov	r2, r3
 80002da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80002de:	f107 0010 	add.w	r0, r7, #16
 80002e2:	4925      	ldr	r1, [pc, #148]	@ (8000378 <App_Loop+0xd4>)
 80002e4:	f003 fdee 	bl	8003ec4 <siprintf>
        sprintf(timeString, "%02d:%02d:%02d", currentTime.hours, currentTime.minutes, currentTime.seconds);
 80002e8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80002ec:	461a      	mov	r2, r3
 80002ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80002f2:	4619      	mov	r1, r3
 80002f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80002f8:	4638      	mov	r0, r7
 80002fa:	9300      	str	r3, [sp, #0]
 80002fc:	460b      	mov	r3, r1
 80002fe:	491f      	ldr	r1, [pc, #124]	@ (800037c <App_Loop+0xd8>)
 8000300:	f003 fde0 	bl	8003ec4 <siprintf>

        // 驗證 DS1302 時間是否合理
        if ((currentTime.seconds > 59) || (currentTime.minutes > 59) || (currentTime.hours > 23) ||
 8000304:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000308:	2b3b      	cmp	r3, #59	@ 0x3b
 800030a:	d80e      	bhi.n	800032a <App_Loop+0x86>
 800030c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000310:	2b3b      	cmp	r3, #59	@ 0x3b
 8000312:	d80a      	bhi.n	800032a <App_Loop+0x86>
 8000314:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000318:	2b17      	cmp	r3, #23
 800031a:	d806      	bhi.n	800032a <App_Loop+0x86>
            (currentTime.day > 31) || (currentTime.month > 12) || (currentTime.year > 99)) {
 800031c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
        if ((currentTime.seconds > 59) || (currentTime.minutes > 59) || (currentTime.hours > 23) ||
 8000320:	2b1f      	cmp	r3, #31
 8000322:	d802      	bhi.n	800032a <App_Loop+0x86>
            (currentTime.day > 31) || (currentTime.month > 12) || (currentTime.year > 99)) {
 8000324:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000328:	2b0c      	cmp	r3, #12
        }

        // 輸出到 Serial Port (Debug)
        // printf("Current Time: %s\r\n", timeString);

        ssd1306_Fill(Black);
 800032a:	2000      	movs	r0, #0
 800032c:	f000 ff18 	bl	8001160 <ssd1306_Fill>
        
        // 日期顯示 (小字體 Font_7x10), 置中: (128 - 5*7) / 2 = 46
        ssd1306_SetCursor(46, 10);
 8000330:	210a      	movs	r1, #10
 8000332:	202e      	movs	r0, #46	@ 0x2e
 8000334:	f001 f85e 	bl	80013f4 <ssd1306_SetCursor>
        ssd1306_WriteString(dateString, Font_7x10, White);
 8000338:	4b11      	ldr	r3, [pc, #68]	@ (8000380 <App_Loop+0xdc>)
 800033a:	f107 0010 	add.w	r0, r7, #16
 800033e:	2201      	movs	r2, #1
 8000340:	9200      	str	r2, [sp, #0]
 8000342:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000344:	f001 f830 	bl	80013a8 <ssd1306_WriteString>
        
        // 時間顯示 (大字體 Font_16x26), 置中: (128 - 8*16) / 2 = 0
        ssd1306_SetCursor(0, 30);
 8000348:	211e      	movs	r1, #30
 800034a:	2000      	movs	r0, #0
 800034c:	f001 f852 	bl	80013f4 <ssd1306_SetCursor>
        ssd1306_WriteString(timeString, Font_16x26, White);
 8000350:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <App_Loop+0xe0>)
 8000352:	4638      	mov	r0, r7
 8000354:	2201      	movs	r2, #1
 8000356:	9200      	str	r2, [sp, #0]
 8000358:	cb0e      	ldmia	r3, {r1, r2, r3}
 800035a:	f001 f825 	bl	80013a8 <ssd1306_WriteString>
        
        ssd1306_UpdateScreen();
 800035e:	f000 ff17 	bl	8001190 <ssd1306_UpdateScreen>

        // 測試：閃爍板載 LED (LD2) 證明程式有在跑
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000362:	2120      	movs	r1, #32
 8000364:	4808      	ldr	r0, [pc, #32]	@ (8000388 <App_Loop+0xe4>)
 8000366:	f001 fc88 	bl	8001c7a <HAL_GPIO_TogglePin>
    }
}
 800036a:	bf00      	nop
 800036c:	3728      	adds	r7, #40	@ 0x28
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	2000010c 	.word	0x2000010c
 8000378:	080050c0 	.word	0x080050c0
 800037c:	080050cc 	.word	0x080050cc
 8000380:	08006d24 	.word	0x08006d24
 8000384:	08006d30 	.word	0x08006d30
 8000388:	40010800 	.word	0x40010800

0800038c <Process_UART_Command>:

// 簡單的指令處理器
void Process_UART_Command(void) {
 800038c:	b5b0      	push	{r4, r5, r7, lr}
 800038e:	b088      	sub	sp, #32
 8000390:	af04      	add	r7, sp, #16
    static char cmdBuffer[32];
    static uint8_t cmdIndex = 0;
    uint8_t ch;

    // 從 Ring Buffer 讀取所有可用字元
    while (RB_Read(&ch)) {
 8000392:	e0e6      	b.n	8000562 <Process_UART_Command+0x1d6>
        // Echo back (回顯，讓使用者看到自己打了什麼)
        putchar(ch);
 8000394:	7afb      	ldrb	r3, [r7, #11]
 8000396:	4618      	mov	r0, r3
 8000398:	f003 fd2e 	bl	8003df8 <putchar>

        if (ch == '\n' || ch == '\r') {
 800039c:	7afb      	ldrb	r3, [r7, #11]
 800039e:	2b0a      	cmp	r3, #10
 80003a0:	d003      	beq.n	80003aa <Process_UART_Command+0x1e>
 80003a2:	7afb      	ldrb	r3, [r7, #11]
 80003a4:	2b0d      	cmp	r3, #13
 80003a6:	f040 80c7 	bne.w	8000538 <Process_UART_Command+0x1ac>
            if (cmdIndex > 0) {
 80003aa:	4b75      	ldr	r3, [pc, #468]	@ (8000580 <Process_UART_Command+0x1f4>)
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	f000 80be 	beq.w	8000530 <Process_UART_Command+0x1a4>
                cmdBuffer[cmdIndex] = '\0'; // Null terminate
 80003b4:	4b72      	ldr	r3, [pc, #456]	@ (8000580 <Process_UART_Command+0x1f4>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	461a      	mov	r2, r3
 80003ba:	4b72      	ldr	r3, [pc, #456]	@ (8000584 <Process_UART_Command+0x1f8>)
 80003bc:	2100      	movs	r1, #0
 80003be:	5499      	strb	r1, [r3, r2]
                printf("\r\nCMD Recv: %s\r\n", cmdBuffer);
 80003c0:	4970      	ldr	r1, [pc, #448]	@ (8000584 <Process_UART_Command+0x1f8>)
 80003c2:	4871      	ldr	r0, [pc, #452]	@ (8000588 <Process_UART_Command+0x1fc>)
 80003c4:	f003 fd06 	bl	8003dd4 <iprintf>

                // --- 指令解析邏輯 ---
                if (strcasecmp(cmdBuffer, "HELP") == 0) {
 80003c8:	4970      	ldr	r1, [pc, #448]	@ (800058c <Process_UART_Command+0x200>)
 80003ca:	486e      	ldr	r0, [pc, #440]	@ (8000584 <Process_UART_Command+0x1f8>)
 80003cc:	f003 fe7c 	bl	80040c8 <strcasecmp>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d10c      	bne.n	80003f0 <Process_UART_Command+0x64>
                    printf("Available Commands:\r\n");
 80003d6:	486e      	ldr	r0, [pc, #440]	@ (8000590 <Process_UART_Command+0x204>)
 80003d8:	f003 fd6c 	bl	8003eb4 <puts>
                    printf("  HELP       - Show this list\r\n");
 80003dc:	486d      	ldr	r0, [pc, #436]	@ (8000594 <Process_UART_Command+0x208>)
 80003de:	f003 fd69 	bl	8003eb4 <puts>
                    printf("  TEST       - Print Test Message\r\n");
 80003e2:	486d      	ldr	r0, [pc, #436]	@ (8000598 <Process_UART_Command+0x20c>)
 80003e4:	f003 fd66 	bl	8003eb4 <puts>
                    printf("  SET TIME   - Set RTC Time (Format: SET TIME YYMMDDHHMMSS)\r\n");
 80003e8:	486c      	ldr	r0, [pc, #432]	@ (800059c <Process_UART_Command+0x210>)
 80003ea:	f003 fd63 	bl	8003eb4 <puts>
 80003ee:	e09b      	b.n	8000528 <Process_UART_Command+0x19c>
                }
                else if (strcasecmp(cmdBuffer, "TEST") == 0) {
 80003f0:	496b      	ldr	r1, [pc, #428]	@ (80005a0 <Process_UART_Command+0x214>)
 80003f2:	4864      	ldr	r0, [pc, #400]	@ (8000584 <Process_UART_Command+0x1f8>)
 80003f4:	f003 fe68 	bl	80040c8 <strcasecmp>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d103      	bne.n	8000406 <Process_UART_Command+0x7a>
                    printf("Test OK! System is running.\r\n");
 80003fe:	4869      	ldr	r0, [pc, #420]	@ (80005a4 <Process_UART_Command+0x218>)
 8000400:	f003 fd58 	bl	8003eb4 <puts>
 8000404:	e090      	b.n	8000528 <Process_UART_Command+0x19c>
                }
                else if (strncasecmp(cmdBuffer, "SET TIME ", 9) == 0) {
 8000406:	2209      	movs	r2, #9
 8000408:	4967      	ldr	r1, [pc, #412]	@ (80005a8 <Process_UART_Command+0x21c>)
 800040a:	485e      	ldr	r0, [pc, #376]	@ (8000584 <Process_UART_Command+0x1f8>)
 800040c:	f003 fe78 	bl	8004100 <strncasecmp>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	f040 8085 	bne.w	8000522 <Process_UART_Command+0x196>
                    // Expected format: SET TIME YYMMDDHHMMSS (21 chars)
                    // cmdBuffer: "SET TIME 240522120000"
                    char *pArgs = cmdBuffer + 9;
 8000418:	4b64      	ldr	r3, [pc, #400]	@ (80005ac <Process_UART_Command+0x220>)
 800041a:	60fb      	str	r3, [r7, #12]
                    if (strlen(pArgs) == 12) {
 800041c:	68f8      	ldr	r0, [r7, #12]
 800041e:	f7ff fe95 	bl	800014c <strlen>
 8000422:	4603      	mov	r3, r0
 8000424:	2b0c      	cmp	r3, #12
 8000426:	d178      	bne.n	800051a <Process_UART_Command+0x18e>
                        DS1302_Time_t newTime = {0};
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	2200      	movs	r2, #0
 800042c:	601a      	str	r2, [r3, #0]
 800042e:	f8c3 2003 	str.w	r2, [r3, #3]
                        char temp[3] = {0};
 8000432:	463b      	mov	r3, r7
 8000434:	2100      	movs	r1, #0
 8000436:	460a      	mov	r2, r1
 8000438:	801a      	strh	r2, [r3, #0]
 800043a:	460a      	mov	r2, r1
 800043c:	709a      	strb	r2, [r3, #2]

                        // Year
                        strncpy(temp, pArgs, 2);
 800043e:	463b      	mov	r3, r7
 8000440:	2202      	movs	r2, #2
 8000442:	68f9      	ldr	r1, [r7, #12]
 8000444:	4618      	mov	r0, r3
 8000446:	f003 fe7b 	bl	8004140 <strncpy>
                        newTime.year = atoi(temp);
 800044a:	463b      	mov	r3, r7
 800044c:	4618      	mov	r0, r3
 800044e:	f003 fb77 	bl	8003b40 <atoi>
 8000452:	4603      	mov	r3, r0
 8000454:	b2db      	uxtb	r3, r3
 8000456:	727b      	strb	r3, [r7, #9]
                        
                        // Month
                        strncpy(temp, pArgs + 2, 2);
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	1c99      	adds	r1, r3, #2
 800045c:	463b      	mov	r3, r7
 800045e:	2202      	movs	r2, #2
 8000460:	4618      	mov	r0, r3
 8000462:	f003 fe6d 	bl	8004140 <strncpy>
                        newTime.month = atoi(temp);
 8000466:	463b      	mov	r3, r7
 8000468:	4618      	mov	r0, r3
 800046a:	f003 fb69 	bl	8003b40 <atoi>
 800046e:	4603      	mov	r3, r0
 8000470:	b2db      	uxtb	r3, r3
 8000472:	723b      	strb	r3, [r7, #8]

                        // Day
                        strncpy(temp, pArgs + 4, 2);
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	1d19      	adds	r1, r3, #4
 8000478:	463b      	mov	r3, r7
 800047a:	2202      	movs	r2, #2
 800047c:	4618      	mov	r0, r3
 800047e:	f003 fe5f 	bl	8004140 <strncpy>
                        newTime.day = atoi(temp);
 8000482:	463b      	mov	r3, r7
 8000484:	4618      	mov	r0, r3
 8000486:	f003 fb5b 	bl	8003b40 <atoi>
 800048a:	4603      	mov	r3, r0
 800048c:	b2db      	uxtb	r3, r3
 800048e:	71fb      	strb	r3, [r7, #7]

                        // Hour
                        strncpy(temp, pArgs + 6, 2);
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	1d99      	adds	r1, r3, #6
 8000494:	463b      	mov	r3, r7
 8000496:	2202      	movs	r2, #2
 8000498:	4618      	mov	r0, r3
 800049a:	f003 fe51 	bl	8004140 <strncpy>
                        newTime.hours = atoi(temp);
 800049e:	463b      	mov	r3, r7
 80004a0:	4618      	mov	r0, r3
 80004a2:	f003 fb4d 	bl	8003b40 <atoi>
 80004a6:	4603      	mov	r3, r0
 80004a8:	b2db      	uxtb	r3, r3
 80004aa:	71bb      	strb	r3, [r7, #6]

                        // Minute
                        strncpy(temp, pArgs + 8, 2);
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	f103 0108 	add.w	r1, r3, #8
 80004b2:	463b      	mov	r3, r7
 80004b4:	2202      	movs	r2, #2
 80004b6:	4618      	mov	r0, r3
 80004b8:	f003 fe42 	bl	8004140 <strncpy>
                        newTime.minutes = atoi(temp);
 80004bc:	463b      	mov	r3, r7
 80004be:	4618      	mov	r0, r3
 80004c0:	f003 fb3e 	bl	8003b40 <atoi>
 80004c4:	4603      	mov	r3, r0
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	717b      	strb	r3, [r7, #5]

                        // Second
                        strncpy(temp, pArgs + 10, 2);
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	f103 010a 	add.w	r1, r3, #10
 80004d0:	463b      	mov	r3, r7
 80004d2:	2202      	movs	r2, #2
 80004d4:	4618      	mov	r0, r3
 80004d6:	f003 fe33 	bl	8004140 <strncpy>
                        newTime.seconds = atoi(temp);
 80004da:	463b      	mov	r3, r7
 80004dc:	4618      	mov	r0, r3
 80004de:	f003 fb2f 	bl	8003b40 <atoi>
 80004e2:	4603      	mov	r3, r0
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	713b      	strb	r3, [r7, #4]
                        
                        newTime.week = 1; // Default
 80004e8:	2301      	movs	r3, #1
 80004ea:	72bb      	strb	r3, [r7, #10]

                        DS1302_SetTime(&newTime);
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	4618      	mov	r0, r3
 80004f0:	f000 f9f4 	bl	80008dc <DS1302_SetTime>
                        printf("Time Set to: 20%02d/%02d/%02d %02d:%02d:%02d\r\n", 
                               newTime.year, newTime.month, newTime.day, 
 80004f4:	7a7b      	ldrb	r3, [r7, #9]
                        printf("Time Set to: 20%02d/%02d/%02d %02d:%02d:%02d\r\n", 
 80004f6:	4618      	mov	r0, r3
                               newTime.year, newTime.month, newTime.day, 
 80004f8:	7a3b      	ldrb	r3, [r7, #8]
                        printf("Time Set to: 20%02d/%02d/%02d %02d:%02d:%02d\r\n", 
 80004fa:	461c      	mov	r4, r3
                               newTime.year, newTime.month, newTime.day, 
 80004fc:	79fb      	ldrb	r3, [r7, #7]
                        printf("Time Set to: 20%02d/%02d/%02d %02d:%02d:%02d\r\n", 
 80004fe:	461d      	mov	r5, r3
                               newTime.hours, newTime.minutes, newTime.seconds);
 8000500:	79bb      	ldrb	r3, [r7, #6]
 8000502:	797a      	ldrb	r2, [r7, #5]
 8000504:	7939      	ldrb	r1, [r7, #4]
                        printf("Time Set to: 20%02d/%02d/%02d %02d:%02d:%02d\r\n", 
 8000506:	9102      	str	r1, [sp, #8]
 8000508:	9201      	str	r2, [sp, #4]
 800050a:	9300      	str	r3, [sp, #0]
 800050c:	462b      	mov	r3, r5
 800050e:	4622      	mov	r2, r4
 8000510:	4601      	mov	r1, r0
 8000512:	4827      	ldr	r0, [pc, #156]	@ (80005b0 <Process_UART_Command+0x224>)
 8000514:	f003 fc5e 	bl	8003dd4 <iprintf>
 8000518:	e006      	b.n	8000528 <Process_UART_Command+0x19c>
                    } else {
                        printf("Invalid Format. Use: SET TIME YYMMDDHHMMSS\r\n");
 800051a:	4826      	ldr	r0, [pc, #152]	@ (80005b4 <Process_UART_Command+0x228>)
 800051c:	f003 fcca 	bl	8003eb4 <puts>
 8000520:	e002      	b.n	8000528 <Process_UART_Command+0x19c>
                    }
                }
                else {
                    printf("Unknown Command.\r\n");
 8000522:	4825      	ldr	r0, [pc, #148]	@ (80005b8 <Process_UART_Command+0x22c>)
 8000524:	f003 fcc6 	bl	8003eb4 <puts>
                }
                // ------------------

                cmdIndex = 0; // 重置緩衝區
 8000528:	4b15      	ldr	r3, [pc, #84]	@ (8000580 <Process_UART_Command+0x1f4>)
 800052a:	2200      	movs	r2, #0
 800052c:	701a      	strb	r2, [r3, #0]
            if (cmdIndex > 0) {
 800052e:	e018      	b.n	8000562 <Process_UART_Command+0x1d6>
            } else {
                printf("\r\n"); // 只是換行
 8000530:	4822      	ldr	r0, [pc, #136]	@ (80005bc <Process_UART_Command+0x230>)
 8000532:	f003 fcbf 	bl	8003eb4 <puts>
            if (cmdIndex > 0) {
 8000536:	e014      	b.n	8000562 <Process_UART_Command+0x1d6>
            }
        } else {
            // 存入緩衝區
            if (cmdIndex < sizeof(cmdBuffer) - 1) {
 8000538:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <Process_UART_Command+0x1f4>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b1e      	cmp	r3, #30
 800053e:	d80a      	bhi.n	8000556 <Process_UART_Command+0x1ca>
                cmdBuffer[cmdIndex++] = ch;
 8000540:	4b0f      	ldr	r3, [pc, #60]	@ (8000580 <Process_UART_Command+0x1f4>)
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	1c5a      	adds	r2, r3, #1
 8000546:	b2d1      	uxtb	r1, r2
 8000548:	4a0d      	ldr	r2, [pc, #52]	@ (8000580 <Process_UART_Command+0x1f4>)
 800054a:	7011      	strb	r1, [r2, #0]
 800054c:	461a      	mov	r2, r3
 800054e:	7af9      	ldrb	r1, [r7, #11]
 8000550:	4b0c      	ldr	r3, [pc, #48]	@ (8000584 <Process_UART_Command+0x1f8>)
 8000552:	5499      	strb	r1, [r3, r2]
 8000554:	e005      	b.n	8000562 <Process_UART_Command+0x1d6>
            } else {
                // 緩衝區溢位，重置
                printf("\r\nCommand too long!\r\n");
 8000556:	481a      	ldr	r0, [pc, #104]	@ (80005c0 <Process_UART_Command+0x234>)
 8000558:	f003 fcac 	bl	8003eb4 <puts>
                cmdIndex = 0;
 800055c:	4b08      	ldr	r3, [pc, #32]	@ (8000580 <Process_UART_Command+0x1f4>)
 800055e:	2200      	movs	r2, #0
 8000560:	701a      	strb	r2, [r3, #0]
    while (RB_Read(&ch)) {
 8000562:	f107 030b 	add.w	r3, r7, #11
 8000566:	4618      	mov	r0, r3
 8000568:	f7ff fe34 	bl	80001d4 <RB_Read>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	f47f af10 	bne.w	8000394 <Process_UART_Command+0x8>
            }
        }
    }
}
 8000574:	bf00      	nop
 8000576:	bf00      	nop
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bdb0      	pop	{r4, r5, r7, pc}
 800057e:	bf00      	nop
 8000580:	20000110 	.word	0x20000110
 8000584:	20000114 	.word	0x20000114
 8000588:	080050dc 	.word	0x080050dc
 800058c:	080050f0 	.word	0x080050f0
 8000590:	080050f8 	.word	0x080050f8
 8000594:	08005110 	.word	0x08005110
 8000598:	08005130 	.word	0x08005130
 800059c:	08005154 	.word	0x08005154
 80005a0:	08005194 	.word	0x08005194
 80005a4:	0800519c 	.word	0x0800519c
 80005a8:	080051bc 	.word	0x080051bc
 80005ac:	2000011d 	.word	0x2000011d
 80005b0:	080051c8 	.word	0x080051c8
 80005b4:	080051f8 	.word	0x080051f8
 80005b8:	08005224 	.word	0x08005224
 80005bc:	08005238 	.word	0x08005238
 80005c0:	0800523c 	.word	0x0800523c

080005c4 <DS1302_Delay>:
#define CMD_WRITE_SEC   0x80
#define CMD_READ_SEC    0x81
#define CMD_CTRL_WP     0x8E // Write Protect

// 簡單延遲
static void DS1302_Delay(volatile uint32_t count) {
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
    while (count--) {
 80005cc:	e000      	b.n	80005d0 <DS1302_Delay+0xc>
        __asm("nop");
 80005ce:	bf00      	nop
    while (count--) {
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	1e5a      	subs	r2, r3, #1
 80005d4:	607a      	str	r2, [r7, #4]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d1f9      	bne.n	80005ce <DS1302_Delay+0xa>
    }
}
 80005da:	bf00      	nop
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bc80      	pop	{r7}
 80005e4:	4770      	bx	lr
	...

080005e8 <DS1302_SetGPIO_Output>:

// IO 方向控制
static void DS1302_SetGPIO_Output(void) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = RTC_IO_Pin;
 80005fa:	2302      	movs	r3, #2
 80005fc:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fe:	2301      	movs	r3, #1
 8000600:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000602:	2300      	movs	r3, #0
 8000604:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000606:	2302      	movs	r3, #2
 8000608:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(RTC_IO_GPIO_Port, &GPIO_InitStruct);
 800060a:	463b      	mov	r3, r7
 800060c:	4619      	mov	r1, r3
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <DS1302_SetGPIO_Output+0x34>)
 8000610:	f001 f980 	bl	8001914 <HAL_GPIO_Init>
}
 8000614:	bf00      	nop
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40010c00 	.word	0x40010c00

08000620 <DS1302_SetGPIO_Input>:

static void DS1302_SetGPIO_Input(void) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000626:	463b      	mov	r3, r7
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = RTC_IO_Pin;
 8000632:	2302      	movs	r3, #2
 8000634:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000636:	2300      	movs	r3, #0
 8000638:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063a:	2300      	movs	r3, #0
 800063c:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(RTC_IO_GPIO_Port, &GPIO_InitStruct);
 800063e:	463b      	mov	r3, r7
 8000640:	4619      	mov	r1, r3
 8000642:	4803      	ldr	r0, [pc, #12]	@ (8000650 <DS1302_SetGPIO_Input+0x30>)
 8000644:	f001 f966 	bl	8001914 <HAL_GPIO_Init>
}
 8000648:	bf00      	nop
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40010c00 	.word	0x40010c00

08000654 <DS1302_WriteByte>:

static void DS1302_WriteByte(uint8_t data) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
    DS1302_SetGPIO_Output();
 800065e:	f7ff ffc3 	bl	80005e8 <DS1302_SetGPIO_Output>
    for (int i = 0; i < 8; i++) {
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	e023      	b.n	80006b0 <DS1302_WriteByte+0x5c>
        HAL_GPIO_WritePin(RTC_IO_GPIO_Port, RTC_IO_Pin, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	b2db      	uxtb	r3, r3
 8000670:	461a      	mov	r2, r3
 8000672:	2102      	movs	r1, #2
 8000674:	4812      	ldr	r0, [pc, #72]	@ (80006c0 <DS1302_WriteByte+0x6c>)
 8000676:	f001 fae8 	bl	8001c4a <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 800067a:	2005      	movs	r0, #5
 800067c:	f7ff ffa2 	bl	80005c4 <DS1302_Delay>
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_SET);
 8000680:	2201      	movs	r2, #1
 8000682:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000686:	480e      	ldr	r0, [pc, #56]	@ (80006c0 <DS1302_WriteByte+0x6c>)
 8000688:	f001 fadf 	bl	8001c4a <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 800068c:	2005      	movs	r0, #5
 800068e:	f7ff ff99 	bl	80005c4 <DS1302_Delay>
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000698:	4809      	ldr	r0, [pc, #36]	@ (80006c0 <DS1302_WriteByte+0x6c>)
 800069a:	f001 fad6 	bl	8001c4a <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 800069e:	2005      	movs	r0, #5
 80006a0:	f7ff ff90 	bl	80005c4 <DS1302_Delay>
        data >>= 1;
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	085b      	lsrs	r3, r3, #1
 80006a8:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3301      	adds	r3, #1
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	2b07      	cmp	r3, #7
 80006b4:	ddd8      	ble.n	8000668 <DS1302_WriteByte+0x14>
    }
}
 80006b6:	bf00      	nop
 80006b8:	bf00      	nop
 80006ba:	3710      	adds	r7, #16
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40010c00 	.word	0x40010c00

080006c4 <DS1302_ReadByte>:

static uint8_t DS1302_ReadByte(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
    uint8_t data = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	71fb      	strb	r3, [r7, #7]
    DS1302_SetGPIO_Input();
 80006ce:	f7ff ffa7 	bl	8000620 <DS1302_SetGPIO_Input>
    for (int i = 0; i < 8; i++) {
 80006d2:	2300      	movs	r3, #0
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	e022      	b.n	800071e <DS1302_ReadByte+0x5a>
        data >>= 1;
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	085b      	lsrs	r3, r3, #1
 80006dc:	71fb      	strb	r3, [r7, #7]
        if (HAL_GPIO_ReadPin(RTC_IO_GPIO_Port, RTC_IO_Pin) == GPIO_PIN_SET) {
 80006de:	2102      	movs	r1, #2
 80006e0:	4813      	ldr	r0, [pc, #76]	@ (8000730 <DS1302_ReadByte+0x6c>)
 80006e2:	f001 fa9b 	bl	8001c1c <HAL_GPIO_ReadPin>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d103      	bne.n	80006f4 <DS1302_ReadByte+0x30>
            data |= 0x80;
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006f2:	71fb      	strb	r3, [r7, #7]
        }
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_SET);
 80006f4:	2201      	movs	r2, #1
 80006f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006fa:	480d      	ldr	r0, [pc, #52]	@ (8000730 <DS1302_ReadByte+0x6c>)
 80006fc:	f001 faa5 	bl	8001c4a <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 8000700:	2005      	movs	r0, #5
 8000702:	f7ff ff5f 	bl	80005c4 <DS1302_Delay>
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800070c:	4808      	ldr	r0, [pc, #32]	@ (8000730 <DS1302_ReadByte+0x6c>)
 800070e:	f001 fa9c 	bl	8001c4a <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 8000712:	2005      	movs	r0, #5
 8000714:	f7ff ff56 	bl	80005c4 <DS1302_Delay>
    for (int i = 0; i < 8; i++) {
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	3301      	adds	r3, #1
 800071c:	603b      	str	r3, [r7, #0]
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	2b07      	cmp	r3, #7
 8000722:	ddd9      	ble.n	80006d8 <DS1302_ReadByte+0x14>
    }
    return data;
 8000724:	79fb      	ldrb	r3, [r7, #7]
}
 8000726:	4618      	mov	r0, r3
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40010c00 	.word	0x40010c00

08000734 <DS1302_WriteReg>:

static void DS1302_WriteReg(uint8_t reg, uint8_t data) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	460a      	mov	r2, r1
 800073e:	71fb      	strb	r3, [r7, #7]
 8000740:	4613      	mov	r3, r2
 8000742:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2101      	movs	r1, #1
 8000748:	4812      	ldr	r0, [pc, #72]	@ (8000794 <DS1302_WriteReg+0x60>)
 800074a:	f001 fa7e 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000754:	480f      	ldr	r0, [pc, #60]	@ (8000794 <DS1302_WriteReg+0x60>)
 8000756:	f001 fa78 	bl	8001c4a <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 800075a:	2005      	movs	r0, #5
 800075c:	f7ff ff32 	bl	80005c4 <DS1302_Delay>
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_SET);
 8000760:	2201      	movs	r2, #1
 8000762:	2101      	movs	r1, #1
 8000764:	480b      	ldr	r0, [pc, #44]	@ (8000794 <DS1302_WriteReg+0x60>)
 8000766:	f001 fa70 	bl	8001c4a <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 800076a:	2005      	movs	r0, #5
 800076c:	f7ff ff2a 	bl	80005c4 <DS1302_Delay>
    DS1302_WriteByte(reg);
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff ff6e 	bl	8000654 <DS1302_WriteByte>
    DS1302_WriteByte(data);
 8000778:	79bb      	ldrb	r3, [r7, #6]
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff6a 	bl	8000654 <DS1302_WriteByte>
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 8000780:	2200      	movs	r2, #0
 8000782:	2101      	movs	r1, #1
 8000784:	4803      	ldr	r0, [pc, #12]	@ (8000794 <DS1302_WriteReg+0x60>)
 8000786:	f001 fa60 	bl	8001c4a <HAL_GPIO_WritePin>
}
 800078a:	bf00      	nop
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40010c00 	.word	0x40010c00

08000798 <DS1302_ReadReg>:

static uint8_t DS1302_ReadReg(uint8_t reg) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2101      	movs	r1, #1
 80007a6:	4813      	ldr	r0, [pc, #76]	@ (80007f4 <DS1302_ReadReg+0x5c>)
 80007a8:	f001 fa4f 	bl	8001c4a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007b2:	4810      	ldr	r0, [pc, #64]	@ (80007f4 <DS1302_ReadReg+0x5c>)
 80007b4:	f001 fa49 	bl	8001c4a <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 80007b8:	2005      	movs	r0, #5
 80007ba:	f7ff ff03 	bl	80005c4 <DS1302_Delay>
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	2101      	movs	r1, #1
 80007c2:	480c      	ldr	r0, [pc, #48]	@ (80007f4 <DS1302_ReadReg+0x5c>)
 80007c4:	f001 fa41 	bl	8001c4a <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 80007c8:	2005      	movs	r0, #5
 80007ca:	f7ff fefb 	bl	80005c4 <DS1302_Delay>
    DS1302_WriteByte(reg);
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff3f 	bl	8000654 <DS1302_WriteByte>
    data = DS1302_ReadByte();
 80007d6:	f7ff ff75 	bl	80006c4 <DS1302_ReadByte>
 80007da:	4603      	mov	r3, r0
 80007dc:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	2101      	movs	r1, #1
 80007e2:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <DS1302_ReadReg+0x5c>)
 80007e4:	f001 fa31 	bl	8001c4a <HAL_GPIO_WritePin>
    return data;
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40010c00 	.word	0x40010c00

080007f8 <DEC2BCD>:

static uint8_t DEC2BCD(uint8_t dec) { return ((dec / 10) << 4) | (dec % 10); }
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	4a0d      	ldr	r2, [pc, #52]	@ (800083c <DEC2BCD+0x44>)
 8000806:	fba2 2303 	umull	r2, r3, r2, r3
 800080a:	08db      	lsrs	r3, r3, #3
 800080c:	b2db      	uxtb	r3, r3
 800080e:	b25b      	sxtb	r3, r3
 8000810:	011b      	lsls	r3, r3, #4
 8000812:	b258      	sxtb	r0, r3
 8000814:	79fa      	ldrb	r2, [r7, #7]
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <DEC2BCD+0x44>)
 8000818:	fba3 1302 	umull	r1, r3, r3, r2
 800081c:	08d9      	lsrs	r1, r3, #3
 800081e:	460b      	mov	r3, r1
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	440b      	add	r3, r1
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	1ad3      	subs	r3, r2, r3
 8000828:	b2db      	uxtb	r3, r3
 800082a:	b25b      	sxtb	r3, r3
 800082c:	4303      	orrs	r3, r0
 800082e:	b25b      	sxtb	r3, r3
 8000830:	b2db      	uxtb	r3, r3
 8000832:	4618      	mov	r0, r3
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr
 800083c:	cccccccd 	.word	0xcccccccd

08000840 <BCD2DEC>:
static uint8_t BCD2DEC(uint8_t bcd) { return ((bcd >> 4) * 10) + (bcd & 0x0F); }
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	091b      	lsrs	r3, r3, #4
 800084e:	b2db      	uxtb	r3, r3
 8000850:	461a      	mov	r2, r3
 8000852:	0092      	lsls	r2, r2, #2
 8000854:	4413      	add	r3, r2
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	b2da      	uxtb	r2, r3
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	f003 030f 	and.w	r3, r3, #15
 8000860:	b2db      	uxtb	r3, r3
 8000862:	4413      	add	r3, r2
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4618      	mov	r0, r3
 8000868:	370c      	adds	r7, #12
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr

08000870 <DS1302_Init>:

void DS1302_Init(void) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
    // 初始化 CE 與 SCLK 腳位為輸出模式
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000876:	1d3b      	adds	r3, r7, #4
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = RTC_CE_Pin;
 8000882:	2301      	movs	r3, #1
 8000884:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2302      	movs	r3, #2
 8000890:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(RTC_CE_GPIO_Port, &GPIO_InitStruct);
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	4619      	mov	r1, r3
 8000896:	4810      	ldr	r0, [pc, #64]	@ (80008d8 <DS1302_Init+0x68>)
 8000898:	f001 f83c 	bl	8001914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RTC_SCLK_Pin;
 800089c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008a0:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(RTC_SCLK_GPIO_Port, &GPIO_InitStruct);
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	4619      	mov	r1, r3
 80008a6:	480c      	ldr	r0, [pc, #48]	@ (80008d8 <DS1302_Init+0x68>)
 80008a8:	f001 f834 	bl	8001914 <HAL_GPIO_Init>

    DS1302_WriteReg(CMD_CTRL_WP, 0x00); // 解除寫保護
 80008ac:	2100      	movs	r1, #0
 80008ae:	208e      	movs	r0, #142	@ 0x8e
 80008b0:	f7ff ff40 	bl	8000734 <DS1302_WriteReg>
    uint8_t sec = DS1302_ReadReg(CMD_READ_SEC);
 80008b4:	2081      	movs	r0, #129	@ 0x81
 80008b6:	f7ff ff6f 	bl	8000798 <DS1302_ReadReg>
 80008ba:	4603      	mov	r3, r0
 80008bc:	75fb      	strb	r3, [r7, #23]
    if (sec & 0x80) DS1302_WriteReg(CMD_WRITE_SEC, 0x00); // 啟動震盪器
 80008be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da03      	bge.n	80008ce <DS1302_Init+0x5e>
 80008c6:	2100      	movs	r1, #0
 80008c8:	2080      	movs	r0, #128	@ 0x80
 80008ca:	f7ff ff33 	bl	8000734 <DS1302_WriteReg>
}
 80008ce:	bf00      	nop
 80008d0:	3718      	adds	r7, #24
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40010c00 	.word	0x40010c00

080008dc <DS1302_SetTime>:

void DS1302_SetTime(DS1302_Time_t *time) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
    DS1302_WriteReg(CMD_CTRL_WP, 0x00);
 80008e4:	2100      	movs	r1, #0
 80008e6:	208e      	movs	r0, #142	@ 0x8e
 80008e8:	f7ff ff24 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(0x80, DEC2BCD(time->seconds));
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff ff81 	bl	80007f8 <DEC2BCD>
 80008f6:	4603      	mov	r3, r0
 80008f8:	4619      	mov	r1, r3
 80008fa:	2080      	movs	r0, #128	@ 0x80
 80008fc:	f7ff ff1a 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(0x82, DEC2BCD(time->minutes));
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	785b      	ldrb	r3, [r3, #1]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ff77 	bl	80007f8 <DEC2BCD>
 800090a:	4603      	mov	r3, r0
 800090c:	4619      	mov	r1, r3
 800090e:	2082      	movs	r0, #130	@ 0x82
 8000910:	f7ff ff10 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(0x84, DEC2BCD(time->hours));
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	789b      	ldrb	r3, [r3, #2]
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff ff6d 	bl	80007f8 <DEC2BCD>
 800091e:	4603      	mov	r3, r0
 8000920:	4619      	mov	r1, r3
 8000922:	2084      	movs	r0, #132	@ 0x84
 8000924:	f7ff ff06 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(0x86, DEC2BCD(time->day));
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	78db      	ldrb	r3, [r3, #3]
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff ff63 	bl	80007f8 <DEC2BCD>
 8000932:	4603      	mov	r3, r0
 8000934:	4619      	mov	r1, r3
 8000936:	2086      	movs	r0, #134	@ 0x86
 8000938:	f7ff fefc 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(0x88, DEC2BCD(time->month));
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	791b      	ldrb	r3, [r3, #4]
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff59 	bl	80007f8 <DEC2BCD>
 8000946:	4603      	mov	r3, r0
 8000948:	4619      	mov	r1, r3
 800094a:	2088      	movs	r0, #136	@ 0x88
 800094c:	f7ff fef2 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(0x8A, DEC2BCD(time->week));
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	799b      	ldrb	r3, [r3, #6]
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff ff4f 	bl	80007f8 <DEC2BCD>
 800095a:	4603      	mov	r3, r0
 800095c:	4619      	mov	r1, r3
 800095e:	208a      	movs	r0, #138	@ 0x8a
 8000960:	f7ff fee8 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(0x8C, DEC2BCD(time->year));
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	795b      	ldrb	r3, [r3, #5]
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff ff45 	bl	80007f8 <DEC2BCD>
 800096e:	4603      	mov	r3, r0
 8000970:	4619      	mov	r1, r3
 8000972:	208c      	movs	r0, #140	@ 0x8c
 8000974:	f7ff fede 	bl	8000734 <DS1302_WriteReg>
    DS1302_WriteReg(CMD_CTRL_WP, 0x80);
 8000978:	2180      	movs	r1, #128	@ 0x80
 800097a:	208e      	movs	r0, #142	@ 0x8e
 800097c:	f7ff feda 	bl	8000734 <DS1302_WriteReg>
}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}

08000988 <DS1302_GetTime>:

void DS1302_GetTime(DS1302_Time_t *time) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
    time->seconds = BCD2DEC(DS1302_ReadReg(0x81));
 8000990:	2081      	movs	r0, #129	@ 0x81
 8000992:	f7ff ff01 	bl	8000798 <DS1302_ReadReg>
 8000996:	4603      	mov	r3, r0
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff ff51 	bl	8000840 <BCD2DEC>
 800099e:	4603      	mov	r3, r0
 80009a0:	461a      	mov	r2, r3
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	701a      	strb	r2, [r3, #0]
    time->minutes = BCD2DEC(DS1302_ReadReg(0x83));
 80009a6:	2083      	movs	r0, #131	@ 0x83
 80009a8:	f7ff fef6 	bl	8000798 <DS1302_ReadReg>
 80009ac:	4603      	mov	r3, r0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff ff46 	bl	8000840 <BCD2DEC>
 80009b4:	4603      	mov	r3, r0
 80009b6:	461a      	mov	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	705a      	strb	r2, [r3, #1]
    time->hours   = BCD2DEC(DS1302_ReadReg(0x85));
 80009bc:	2085      	movs	r0, #133	@ 0x85
 80009be:	f7ff feeb 	bl	8000798 <DS1302_ReadReg>
 80009c2:	4603      	mov	r3, r0
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff ff3b 	bl	8000840 <BCD2DEC>
 80009ca:	4603      	mov	r3, r0
 80009cc:	461a      	mov	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	709a      	strb	r2, [r3, #2]
    time->day     = BCD2DEC(DS1302_ReadReg(0x87));
 80009d2:	2087      	movs	r0, #135	@ 0x87
 80009d4:	f7ff fee0 	bl	8000798 <DS1302_ReadReg>
 80009d8:	4603      	mov	r3, r0
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff ff30 	bl	8000840 <BCD2DEC>
 80009e0:	4603      	mov	r3, r0
 80009e2:	461a      	mov	r2, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	70da      	strb	r2, [r3, #3]
    time->month   = BCD2DEC(DS1302_ReadReg(0x89));
 80009e8:	2089      	movs	r0, #137	@ 0x89
 80009ea:	f7ff fed5 	bl	8000798 <DS1302_ReadReg>
 80009ee:	4603      	mov	r3, r0
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff25 	bl	8000840 <BCD2DEC>
 80009f6:	4603      	mov	r3, r0
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	711a      	strb	r2, [r3, #4]
    time->week    = BCD2DEC(DS1302_ReadReg(0x8B));
 80009fe:	208b      	movs	r0, #139	@ 0x8b
 8000a00:	f7ff feca 	bl	8000798 <DS1302_ReadReg>
 8000a04:	4603      	mov	r3, r0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff1a 	bl	8000840 <BCD2DEC>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	461a      	mov	r2, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	719a      	strb	r2, [r3, #6]
    time->year    = BCD2DEC(DS1302_ReadReg(0x8D));
 8000a14:	208d      	movs	r0, #141	@ 0x8d
 8000a16:	f7ff febf 	bl	8000798 <DS1302_ReadReg>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff0f 	bl	8000840 <BCD2DEC>
 8000a22:	4603      	mov	r3, r0
 8000a24:	461a      	mov	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	715a      	strb	r2, [r3, #5]
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// 重新導向 printf 到 UART2
int __io_putchar(int ch)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000a3c:	1d39      	adds	r1, r7, #4
 8000a3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a42:	2201      	movs	r2, #1
 8000a44:	4803      	ldr	r0, [pc, #12]	@ (8000a54 <__io_putchar+0x20>)
 8000a46:	f002 fa61 	bl	8002f0c <HAL_UART_Transmit>
  return ch;
 8000a4a:	687b      	ldr	r3, [r7, #4]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000188 	.word	0x20000188

08000a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a5c:	f000 fd14 	bl	8001488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a60:	f000 f80c 	bl	8000a7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a64:	f000 f8a6 	bl	8000bb4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a68:	f000 f87a 	bl	8000b60 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000a6c:	f000 f84a 	bl	8000b04 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  
  // 呼叫應用層初始化
  App_Init();
 8000a70:	f7ff fbe2 	bl	8000238 <App_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // 呼叫應用層主迴圈
    App_Loop();
 8000a74:	f7ff fc16 	bl	80002a4 <App_Loop>
  {
 8000a78:	bf00      	nop
 8000a7a:	e7fb      	b.n	8000a74 <main+0x1c>

08000a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b090      	sub	sp, #64	@ 0x40
 8000a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a82:	f107 0318 	add.w	r3, r7, #24
 8000a86:	2228      	movs	r2, #40	@ 0x28
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f003 fb14 	bl	80040b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
 8000a9c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000aa2:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000aa6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aac:	2302      	movs	r3, #2
 8000aae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ab0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000ab6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000abc:	f107 0318 	add.w	r3, r7, #24
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f001 fdc1 	bl	8002648 <HAL_RCC_OscConfig>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000acc:	f000 f8e0 	bl	8000c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ad0:	230f      	movs	r3, #15
 8000ad2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000adc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ae0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	2102      	movs	r1, #2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f002 f82e 	bl	8002b4c <HAL_RCC_ClockConfig>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000af6:	f000 f8cb 	bl	8000c90 <Error_Handler>
  }

  /* 輸出系統時鐘到 PA8 (MCO Pin) 以供量測 debug */
  // HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
}
 8000afa:	bf00      	nop
 8000afc:	3740      	adds	r7, #64	@ 0x40
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
	...

08000b04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b08:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b0a:	4a13      	ldr	r2, [pc, #76]	@ (8000b58 <MX_I2C1_Init+0x54>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b10:	4a12      	ldr	r2, [pc, #72]	@ (8000b5c <MX_I2C1_Init+0x58>)
 8000b12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b20:	4b0c      	ldr	r3, [pc, #48]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b2e:	4b09      	ldr	r3, [pc, #36]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b34:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b3a:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b40:	4804      	ldr	r0, [pc, #16]	@ (8000b54 <MX_I2C1_Init+0x50>)
 8000b42:	f001 f8d5 	bl	8001cf0 <HAL_I2C_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b4c:	f000 f8a0 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000134 	.word	0x20000134
 8000b58:	40005400 	.word	0x40005400
 8000b5c:	000186a0 	.word	0x000186a0

08000b60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b64:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b66:	4a12      	ldr	r2, [pc, #72]	@ (8000bb0 <MX_USART2_UART_Init+0x50>)
 8000b68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b6a:	4b10      	ldr	r3, [pc, #64]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b72:	4b0e      	ldr	r3, [pc, #56]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b78:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b84:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b86:	220c      	movs	r2, #12
 8000b88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b90:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b96:	4805      	ldr	r0, [pc, #20]	@ (8000bac <MX_USART2_UART_Init+0x4c>)
 8000b98:	f002 f968 	bl	8002e6c <HAL_UART_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ba2:	f000 f875 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000188 	.word	0x20000188
 8000bb0:	40004400 	.word	0x40004400

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bba:	f107 0310 	add.w	r3, r7, #16
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc8:	4b2d      	ldr	r3, [pc, #180]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	4a2c      	ldr	r2, [pc, #176]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000bce:	f043 0310 	orr.w	r3, r3, #16
 8000bd2:	6193      	str	r3, [r2, #24]
 8000bd4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f003 0310 	and.w	r3, r3, #16
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000be0:	4b27      	ldr	r3, [pc, #156]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	4a26      	ldr	r2, [pc, #152]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000be6:	f043 0320 	orr.w	r3, r3, #32
 8000bea:	6193      	str	r3, [r2, #24]
 8000bec:	4b24      	ldr	r3, [pc, #144]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	f003 0320 	and.w	r3, r3, #32
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf8:	4b21      	ldr	r3, [pc, #132]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	4a20      	ldr	r2, [pc, #128]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000bfe:	f043 0304 	orr.w	r3, r3, #4
 8000c02:	6193      	str	r3, [r2, #24]
 8000c04:	4b1e      	ldr	r3, [pc, #120]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	f003 0304 	and.w	r3, r3, #4
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c10:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	4a1a      	ldr	r2, [pc, #104]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000c16:	f043 0308 	orr.w	r3, r3, #8
 8000c1a:	6193      	str	r3, [r2, #24]
 8000c1c:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <MX_GPIO_Init+0xcc>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	f003 0308 	and.w	r3, r3, #8
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2120      	movs	r1, #32
 8000c2c:	4815      	ldr	r0, [pc, #84]	@ (8000c84 <MX_GPIO_Init+0xd0>)
 8000c2e:	f001 f80c 	bl	8001c4a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c38:	4b13      	ldr	r3, [pc, #76]	@ (8000c88 <MX_GPIO_Init+0xd4>)
 8000c3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	4619      	mov	r1, r3
 8000c46:	4811      	ldr	r0, [pc, #68]	@ (8000c8c <MX_GPIO_Init+0xd8>)
 8000c48:	f000 fe64 	bl	8001914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c4c:	2320      	movs	r3, #32
 8000c4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c50:	2301      	movs	r3, #1
 8000c52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	4619      	mov	r1, r3
 8000c62:	4808      	ldr	r0, [pc, #32]	@ (8000c84 <MX_GPIO_Init+0xd0>)
 8000c64:	f000 fe56 	bl	8001914 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2028      	movs	r0, #40	@ 0x28
 8000c6e:	f000 fd68 	bl	8001742 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c72:	2028      	movs	r0, #40	@ 0x28
 8000c74:	f000 fd81 	bl	800177a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c78:	bf00      	nop
 8000c7a:	3720      	adds	r7, #32
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	40021000 	.word	0x40021000
 8000c84:	40010800 	.word	0x40010800
 8000c88:	10110000 	.word	0x10110000
 8000c8c:	40011000 	.word	0x40011000

08000c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c94:	b672      	cpsid	i
}
 8000c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <Error_Handler+0x8>

08000c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ca2:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <HAL_MspInit+0x5c>)
 8000ca4:	699b      	ldr	r3, [r3, #24]
 8000ca6:	4a14      	ldr	r2, [pc, #80]	@ (8000cf8 <HAL_MspInit+0x5c>)
 8000ca8:	f043 0301 	orr.w	r3, r3, #1
 8000cac:	6193      	str	r3, [r2, #24]
 8000cae:	4b12      	ldr	r3, [pc, #72]	@ (8000cf8 <HAL_MspInit+0x5c>)
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cba:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <HAL_MspInit+0x5c>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000cf8 <HAL_MspInit+0x5c>)
 8000cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cc4:	61d3      	str	r3, [r2, #28]
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <HAL_MspInit+0x5c>)
 8000cc8:	69db      	ldr	r3, [r3, #28]
 8000cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <HAL_MspInit+0x60>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	4a04      	ldr	r2, [pc, #16]	@ (8000cfc <HAL_MspInit+0x60>)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	40010000 	.word	0x40010000

08000d00 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a15      	ldr	r2, [pc, #84]	@ (8000d70 <HAL_I2C_MspInit+0x70>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d123      	bne.n	8000d68 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <HAL_I2C_MspInit+0x74>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	4a13      	ldr	r2, [pc, #76]	@ (8000d74 <HAL_I2C_MspInit+0x74>)
 8000d26:	f043 0308 	orr.w	r3, r3, #8
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <HAL_I2C_MspInit+0x74>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0308 	and.w	r3, r3, #8
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d38:	23c0      	movs	r3, #192	@ 0xc0
 8000d3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d3c:	2312      	movs	r3, #18
 8000d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d44:	f107 0310 	add.w	r3, r7, #16
 8000d48:	4619      	mov	r1, r3
 8000d4a:	480b      	ldr	r0, [pc, #44]	@ (8000d78 <HAL_I2C_MspInit+0x78>)
 8000d4c:	f000 fde2 	bl	8001914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d50:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <HAL_I2C_MspInit+0x74>)
 8000d52:	69db      	ldr	r3, [r3, #28]
 8000d54:	4a07      	ldr	r2, [pc, #28]	@ (8000d74 <HAL_I2C_MspInit+0x74>)
 8000d56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d5a:	61d3      	str	r3, [r2, #28]
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <HAL_I2C_MspInit+0x74>)
 8000d5e:	69db      	ldr	r3, [r3, #28]
 8000d60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d64:	60bb      	str	r3, [r7, #8]
 8000d66:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d68:	bf00      	nop
 8000d6a:	3720      	adds	r7, #32
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40005400 	.word	0x40005400
 8000d74:	40021000 	.word	0x40021000
 8000d78:	40010c00 	.word	0x40010c00

08000d7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b088      	sub	sp, #32
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a19      	ldr	r2, [pc, #100]	@ (8000dfc <HAL_UART_MspInit+0x80>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d12b      	bne.n	8000df4 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d9c:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <HAL_UART_MspInit+0x84>)
 8000d9e:	69db      	ldr	r3, [r3, #28]
 8000da0:	4a17      	ldr	r2, [pc, #92]	@ (8000e00 <HAL_UART_MspInit+0x84>)
 8000da2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da6:	61d3      	str	r3, [r2, #28]
 8000da8:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <HAL_UART_MspInit+0x84>)
 8000daa:	69db      	ldr	r3, [r3, #28]
 8000dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000db0:	60fb      	str	r3, [r7, #12]
 8000db2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db4:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <HAL_UART_MspInit+0x84>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	4a11      	ldr	r2, [pc, #68]	@ (8000e00 <HAL_UART_MspInit+0x84>)
 8000dba:	f043 0304 	orr.w	r3, r3, #4
 8000dbe:	6193      	str	r3, [r2, #24]
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e00 <HAL_UART_MspInit+0x84>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000dcc:	230c      	movs	r3, #12
 8000dce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4809      	ldr	r0, [pc, #36]	@ (8000e04 <HAL_UART_MspInit+0x88>)
 8000de0:	f000 fd98 	bl	8001914 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2100      	movs	r1, #0
 8000de8:	2026      	movs	r0, #38	@ 0x26
 8000dea:	f000 fcaa 	bl	8001742 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000dee:	2026      	movs	r0, #38	@ 0x26
 8000df0:	f000 fcc3 	bl	800177a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000df4:	bf00      	nop
 8000df6:	3720      	adds	r7, #32
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40004400 	.word	0x40004400
 8000e00:	40021000 	.word	0x40021000
 8000e04:	40010800 	.word	0x40010800

08000e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <NMI_Handler+0x4>

08000e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <HardFault_Handler+0x4>

08000e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <MemManage_Handler+0x4>

08000e20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <BusFault_Handler+0x4>

08000e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <UsageFault_Handler+0x4>

08000e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr

08000e3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr

08000e54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e58:	f000 fb5c 	bl	8001514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e64:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e68:	f000 ff20 	bl	8001cac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <USART2_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e74:	4802      	ldr	r0, [pc, #8]	@ (8000e80 <USART2_IRQHandler+0x10>)
 8000e76:	f002 f8f9 	bl	800306c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000188 	.word	0x20000188

08000e84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	e00a      	b.n	8000eac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e96:	f3af 8000 	nop.w
 8000e9a:	4601      	mov	r1, r0
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	1c5a      	adds	r2, r3, #1
 8000ea0:	60ba      	str	r2, [r7, #8]
 8000ea2:	b2ca      	uxtb	r2, r1
 8000ea4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dbf0      	blt.n	8000e96 <_read+0x12>
  }

  return len;
 8000eb4:	687b      	ldr	r3, [r7, #4]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b086      	sub	sp, #24
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	60f8      	str	r0, [r7, #12]
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	617b      	str	r3, [r7, #20]
 8000ece:	e009      	b.n	8000ee4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	1c5a      	adds	r2, r3, #1
 8000ed4:	60ba      	str	r2, [r7, #8]
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fdab 	bl	8000a34 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	697a      	ldr	r2, [r7, #20]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	dbf1      	blt.n	8000ed0 <_write+0x12>
  }
  return len;
 8000eec:	687b      	ldr	r3, [r7, #4]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3718      	adds	r7, #24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <_close>:

int _close(int file)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000efe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr

08000f0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f1c:	605a      	str	r2, [r3, #4]
  return 0;
 8000f1e:	2300      	movs	r3, #0
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr

08000f2a <_isatty>:

int _isatty(int file)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	b083      	sub	sp, #12
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f32:	2301      	movs	r3, #1
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr

08000f3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b085      	sub	sp, #20
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	60f8      	str	r0, [r7, #12]
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr
	...

08000f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f60:	4a14      	ldr	r2, [pc, #80]	@ (8000fb4 <_sbrk+0x5c>)
 8000f62:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <_sbrk+0x60>)
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f6c:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <_sbrk+0x64>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d102      	bne.n	8000f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f74:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <_sbrk+0x64>)
 8000f76:	4a12      	ldr	r2, [pc, #72]	@ (8000fc0 <_sbrk+0x68>)
 8000f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f7a:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <_sbrk+0x64>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d207      	bcs.n	8000f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f88:	f003 f934 	bl	80041f4 <__errno>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	220c      	movs	r2, #12
 8000f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295
 8000f96:	e009      	b.n	8000fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f98:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <_sbrk+0x64>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f9e:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <_sbrk+0x64>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	4a05      	ldr	r2, [pc, #20]	@ (8000fbc <_sbrk+0x64>)
 8000fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000faa:	68fb      	ldr	r3, [r7, #12]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20005000 	.word	0x20005000
 8000fb8:	00000400 	.word	0x00000400
 8000fbc:	200001d0 	.word	0x200001d0
 8000fc0:	20000730 	.word	0x20000730

08000fc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr

08000fd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fd0:	f7ff fff8 	bl	8000fc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fd4:	480b      	ldr	r0, [pc, #44]	@ (8001004 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000fd6:	490c      	ldr	r1, [pc, #48]	@ (8001008 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800100c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000fda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fdc:	e002      	b.n	8000fe4 <LoopCopyDataInit>

08000fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fe2:	3304      	adds	r3, #4

08000fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fe8:	d3f9      	bcc.n	8000fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fea:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fec:	4c09      	ldr	r4, [pc, #36]	@ (8001014 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ff0:	e001      	b.n	8000ff6 <LoopFillZerobss>

08000ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ff4:	3204      	adds	r2, #4

08000ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ff8:	d3fb      	bcc.n	8000ff2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ffa:	f003 f901 	bl	8004200 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ffe:	f7ff fd2b 	bl	8000a58 <main>
  bx lr
 8001002:	4770      	bx	lr
  ldr r0, =_sdata
 8001004:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001008:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800100c:	08006e94 	.word	0x08006e94
  ldr r2, =_sbss
 8001010:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001014:	2000072c 	.word	0x2000072c

08001018 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001018:	e7fe      	b.n	8001018 <ADC1_2_IRQHandler>

0800101a <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
	...

08001028 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af04      	add	r7, sp, #16
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	9302      	str	r3, [sp, #8]
 8001038:	2301      	movs	r3, #1
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	1dfb      	adds	r3, r7, #7
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	2200      	movs	r2, #0
 8001044:	2178      	movs	r1, #120	@ 0x78
 8001046:	4803      	ldr	r0, [pc, #12]	@ (8001054 <ssd1306_WriteCommand+0x2c>)
 8001048:	f000 ff96 	bl	8001f78 <HAL_I2C_Mem_Write>
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000134 	.word	0x20000134

08001058 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af04      	add	r7, sp, #16
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	b29b      	uxth	r3, r3
 8001066:	f04f 32ff 	mov.w	r2, #4294967295
 800106a:	9202      	str	r2, [sp, #8]
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2301      	movs	r3, #1
 8001074:	2240      	movs	r2, #64	@ 0x40
 8001076:	2178      	movs	r1, #120	@ 0x78
 8001078:	4803      	ldr	r0, [pc, #12]	@ (8001088 <ssd1306_WriteData+0x30>)
 800107a:	f000 ff7d 	bl	8001f78 <HAL_I2C_Mem_Write>
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000134 	.word	0x20000134

0800108c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001090:	f7ff ffc3 	bl	800101a <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001094:	2064      	movs	r0, #100	@ 0x64
 8001096:	f000 fa59 	bl	800154c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f9d6 	bl	800144c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80010a0:	2020      	movs	r0, #32
 80010a2:	f7ff ffc1 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff ffbe 	bl	8001028 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80010ac:	20b0      	movs	r0, #176	@ 0xb0
 80010ae:	f7ff ffbb 	bl	8001028 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80010b2:	20c8      	movs	r0, #200	@ 0xc8
 80010b4:	f7ff ffb8 	bl	8001028 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80010b8:	2000      	movs	r0, #0
 80010ba:	f7ff ffb5 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80010be:	2010      	movs	r0, #16
 80010c0:	f7ff ffb2 	bl	8001028 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80010c4:	2040      	movs	r0, #64	@ 0x40
 80010c6:	f7ff ffaf 	bl	8001028 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80010ca:	20ff      	movs	r0, #255	@ 0xff
 80010cc:	f000 f9aa 	bl	8001424 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80010d0:	20a1      	movs	r0, #161	@ 0xa1
 80010d2:	f7ff ffa9 	bl	8001028 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80010d6:	20a6      	movs	r0, #166	@ 0xa6
 80010d8:	f7ff ffa6 	bl	8001028 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80010dc:	20a8      	movs	r0, #168	@ 0xa8
 80010de:	f7ff ffa3 	bl	8001028 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80010e2:	203f      	movs	r0, #63	@ 0x3f
 80010e4:	f7ff ffa0 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80010e8:	20a4      	movs	r0, #164	@ 0xa4
 80010ea:	f7ff ff9d 	bl	8001028 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80010ee:	20d3      	movs	r0, #211	@ 0xd3
 80010f0:	f7ff ff9a 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80010f4:	2000      	movs	r0, #0
 80010f6:	f7ff ff97 	bl	8001028 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80010fa:	20d5      	movs	r0, #213	@ 0xd5
 80010fc:	f7ff ff94 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001100:	20f0      	movs	r0, #240	@ 0xf0
 8001102:	f7ff ff91 	bl	8001028 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001106:	20d9      	movs	r0, #217	@ 0xd9
 8001108:	f7ff ff8e 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800110c:	2022      	movs	r0, #34	@ 0x22
 800110e:	f7ff ff8b 	bl	8001028 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001112:	20da      	movs	r0, #218	@ 0xda
 8001114:	f7ff ff88 	bl	8001028 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001118:	2012      	movs	r0, #18
 800111a:	f7ff ff85 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800111e:	20db      	movs	r0, #219	@ 0xdb
 8001120:	f7ff ff82 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001124:	2020      	movs	r0, #32
 8001126:	f7ff ff7f 	bl	8001028 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800112a:	208d      	movs	r0, #141	@ 0x8d
 800112c:	f7ff ff7c 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001130:	2014      	movs	r0, #20
 8001132:	f7ff ff79 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001136:	2001      	movs	r0, #1
 8001138:	f000 f988 	bl	800144c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800113c:	2000      	movs	r0, #0
 800113e:	f000 f80f 	bl	8001160 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001142:	f000 f825 	bl	8001190 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001146:	4b05      	ldr	r3, [pc, #20]	@ (800115c <ssd1306_Init+0xd0>)
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800114c:	4b03      	ldr	r3, [pc, #12]	@ (800115c <ssd1306_Init+0xd0>)
 800114e:	2200      	movs	r2, #0
 8001150:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001152:	4b02      	ldr	r3, [pc, #8]	@ (800115c <ssd1306_Init+0xd0>)
 8001154:	2201      	movs	r2, #1
 8001156:	711a      	strb	r2, [r3, #4]
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	200005d4 	.word	0x200005d4

08001160 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d101      	bne.n	8001174 <ssd1306_Fill+0x14>
 8001170:	2300      	movs	r3, #0
 8001172:	e000      	b.n	8001176 <ssd1306_Fill+0x16>
 8001174:	23ff      	movs	r3, #255	@ 0xff
 8001176:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800117a:	4619      	mov	r1, r3
 800117c:	4803      	ldr	r0, [pc, #12]	@ (800118c <ssd1306_Fill+0x2c>)
 800117e:	f002 ff9b 	bl	80040b8 <memset>
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200001d4 	.word	0x200001d4

08001190 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001196:	2300      	movs	r3, #0
 8001198:	71fb      	strb	r3, [r7, #7]
 800119a:	e016      	b.n	80011ca <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	3b50      	subs	r3, #80	@ 0x50
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff40 	bl	8001028 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80011a8:	2000      	movs	r0, #0
 80011aa:	f7ff ff3d 	bl	8001028 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80011ae:	2010      	movs	r0, #16
 80011b0:	f7ff ff3a 	bl	8001028 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	01db      	lsls	r3, r3, #7
 80011b8:	4a08      	ldr	r2, [pc, #32]	@ (80011dc <ssd1306_UpdateScreen+0x4c>)
 80011ba:	4413      	add	r3, r2
 80011bc:	2180      	movs	r1, #128	@ 0x80
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff ff4a 	bl	8001058 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	3301      	adds	r3, #1
 80011c8:	71fb      	strb	r3, [r7, #7]
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b07      	cmp	r3, #7
 80011ce:	d9e5      	bls.n	800119c <ssd1306_UpdateScreen+0xc>
    }
}
 80011d0:	bf00      	nop
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200001d4 	.word	0x200001d4

080011e0 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
 80011ea:	460b      	mov	r3, r1
 80011ec:	71bb      	strb	r3, [r7, #6]
 80011ee:	4613      	mov	r3, r2
 80011f0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	db3d      	blt.n	8001276 <ssd1306_DrawPixel+0x96>
 80011fa:	79bb      	ldrb	r3, [r7, #6]
 80011fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80011fe:	d83a      	bhi.n	8001276 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001200:	797b      	ldrb	r3, [r7, #5]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d11a      	bne.n	800123c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001206:	79fa      	ldrb	r2, [r7, #7]
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	08db      	lsrs	r3, r3, #3
 800120c:	b2d8      	uxtb	r0, r3
 800120e:	4603      	mov	r3, r0
 8001210:	01db      	lsls	r3, r3, #7
 8001212:	4413      	add	r3, r2
 8001214:	4a1a      	ldr	r2, [pc, #104]	@ (8001280 <ssd1306_DrawPixel+0xa0>)
 8001216:	5cd3      	ldrb	r3, [r2, r3]
 8001218:	b25a      	sxtb	r2, r3
 800121a:	79bb      	ldrb	r3, [r7, #6]
 800121c:	f003 0307 	and.w	r3, r3, #7
 8001220:	2101      	movs	r1, #1
 8001222:	fa01 f303 	lsl.w	r3, r1, r3
 8001226:	b25b      	sxtb	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b259      	sxtb	r1, r3
 800122c:	79fa      	ldrb	r2, [r7, #7]
 800122e:	4603      	mov	r3, r0
 8001230:	01db      	lsls	r3, r3, #7
 8001232:	4413      	add	r3, r2
 8001234:	b2c9      	uxtb	r1, r1
 8001236:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <ssd1306_DrawPixel+0xa0>)
 8001238:	54d1      	strb	r1, [r2, r3]
 800123a:	e01d      	b.n	8001278 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800123c:	79fa      	ldrb	r2, [r7, #7]
 800123e:	79bb      	ldrb	r3, [r7, #6]
 8001240:	08db      	lsrs	r3, r3, #3
 8001242:	b2d8      	uxtb	r0, r3
 8001244:	4603      	mov	r3, r0
 8001246:	01db      	lsls	r3, r3, #7
 8001248:	4413      	add	r3, r2
 800124a:	4a0d      	ldr	r2, [pc, #52]	@ (8001280 <ssd1306_DrawPixel+0xa0>)
 800124c:	5cd3      	ldrb	r3, [r2, r3]
 800124e:	b25a      	sxtb	r2, r3
 8001250:	79bb      	ldrb	r3, [r7, #6]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	2101      	movs	r1, #1
 8001258:	fa01 f303 	lsl.w	r3, r1, r3
 800125c:	b25b      	sxtb	r3, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	b25b      	sxtb	r3, r3
 8001262:	4013      	ands	r3, r2
 8001264:	b259      	sxtb	r1, r3
 8001266:	79fa      	ldrb	r2, [r7, #7]
 8001268:	4603      	mov	r3, r0
 800126a:	01db      	lsls	r3, r3, #7
 800126c:	4413      	add	r3, r2
 800126e:	b2c9      	uxtb	r1, r1
 8001270:	4a03      	ldr	r2, [pc, #12]	@ (8001280 <ssd1306_DrawPixel+0xa0>)
 8001272:	54d1      	strb	r1, [r2, r3]
 8001274:	e000      	b.n	8001278 <ssd1306_DrawPixel+0x98>
        return;
 8001276:	bf00      	nop
    }
}
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	200001d4 	.word	0x200001d4

08001284 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b089      	sub	sp, #36	@ 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	4604      	mov	r4, r0
 800128c:	4638      	mov	r0, r7
 800128e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001292:	4623      	mov	r3, r4
 8001294:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	2b1f      	cmp	r3, #31
 800129a:	d902      	bls.n	80012a2 <ssd1306_WriteChar+0x1e>
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	2b7e      	cmp	r3, #126	@ 0x7e
 80012a0:	d901      	bls.n	80012a6 <ssd1306_WriteChar+0x22>
        return 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	e079      	b.n	800139a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d005      	beq.n	80012b8 <ssd1306_WriteChar+0x34>
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	3b20      	subs	r3, #32
 80012b2:	4413      	add	r3, r2
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	e000      	b.n	80012ba <ssd1306_WriteChar+0x36>
 80012b8:	783b      	ldrb	r3, [r7, #0]
 80012ba:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80012bc:	4b39      	ldr	r3, [pc, #228]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 80012be:	881b      	ldrh	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
 80012c4:	4413      	add	r3, r2
 80012c6:	2b80      	cmp	r3, #128	@ 0x80
 80012c8:	dc06      	bgt.n	80012d8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80012ca:	4b36      	ldr	r3, [pc, #216]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 80012cc:	885b      	ldrh	r3, [r3, #2]
 80012ce:	461a      	mov	r2, r3
 80012d0:	787b      	ldrb	r3, [r7, #1]
 80012d2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80012d4:	2b40      	cmp	r3, #64	@ 0x40
 80012d6:	dd01      	ble.n	80012dc <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	e05e      	b.n	800139a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80012dc:	2300      	movs	r3, #0
 80012de:	61fb      	str	r3, [r7, #28]
 80012e0:	e04d      	b.n	800137e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
 80012e6:	3b20      	subs	r3, #32
 80012e8:	7879      	ldrb	r1, [r7, #1]
 80012ea:	fb01 f303 	mul.w	r3, r1, r3
 80012ee:	4619      	mov	r1, r3
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	440b      	add	r3, r1
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	4413      	add	r3, r2
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	61bb      	str	r3, [r7, #24]
 8001300:	e036      	b.n	8001370 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d013      	beq.n	800133a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001312:	4b24      	ldr	r3, [pc, #144]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 8001314:	881b      	ldrh	r3, [r3, #0]
 8001316:	b2da      	uxtb	r2, r3
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	b2db      	uxtb	r3, r3
 800131c:	4413      	add	r3, r2
 800131e:	b2d8      	uxtb	r0, r3
 8001320:	4b20      	ldr	r3, [pc, #128]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 8001322:	885b      	ldrh	r3, [r3, #2]
 8001324:	b2da      	uxtb	r2, r3
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4413      	add	r3, r2
 800132c:	b2db      	uxtb	r3, r3
 800132e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff ff54 	bl	80011e0 <ssd1306_DrawPixel>
 8001338:	e017      	b.n	800136a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800133a:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	b2da      	uxtb	r2, r3
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	b2db      	uxtb	r3, r3
 8001344:	4413      	add	r3, r2
 8001346:	b2d8      	uxtb	r0, r3
 8001348:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 800134a:	885b      	ldrh	r3, [r3, #2]
 800134c:	b2da      	uxtb	r2, r3
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	b2db      	uxtb	r3, r3
 8001352:	4413      	add	r3, r2
 8001354:	b2d9      	uxtb	r1, r3
 8001356:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800135a:	2b00      	cmp	r3, #0
 800135c:	bf0c      	ite	eq
 800135e:	2301      	moveq	r3, #1
 8001360:	2300      	movne	r3, #0
 8001362:	b2db      	uxtb	r3, r3
 8001364:	461a      	mov	r2, r3
 8001366:	f7ff ff3b 	bl	80011e0 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	3301      	adds	r3, #1
 800136e:	61bb      	str	r3, [r7, #24]
 8001370:	7dfb      	ldrb	r3, [r7, #23]
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	429a      	cmp	r2, r3
 8001376:	d3c4      	bcc.n	8001302 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	3301      	adds	r3, #1
 800137c:	61fb      	str	r3, [r7, #28]
 800137e:	787b      	ldrb	r3, [r7, #1]
 8001380:	461a      	mov	r2, r3
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	4293      	cmp	r3, r2
 8001386:	d3ac      	bcc.n	80012e2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 800138a:	881a      	ldrh	r2, [r3, #0]
 800138c:	7dfb      	ldrb	r3, [r7, #23]
 800138e:	b29b      	uxth	r3, r3
 8001390:	4413      	add	r3, r2
 8001392:	b29a      	uxth	r2, r3
 8001394:	4b03      	ldr	r3, [pc, #12]	@ (80013a4 <ssd1306_WriteChar+0x120>)
 8001396:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001398:	7bfb      	ldrb	r3, [r7, #15]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3724      	adds	r7, #36	@ 0x24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200005d4 	.word	0x200005d4

080013a8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af02      	add	r7, sp, #8
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	4638      	mov	r0, r7
 80013b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80013b6:	e013      	b.n	80013e0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	7818      	ldrb	r0, [r3, #0]
 80013bc:	7e3b      	ldrb	r3, [r7, #24]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	463b      	mov	r3, r7
 80013c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013c4:	f7ff ff5e 	bl	8001284 <ssd1306_WriteChar>
 80013c8:	4603      	mov	r3, r0
 80013ca:	461a      	mov	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d002      	beq.n	80013da <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	e008      	b.n	80013ec <ssd1306_WriteString+0x44>
        }
        str++;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	3301      	adds	r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d1e7      	bne.n	80013b8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	781b      	ldrb	r3, [r3, #0]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	460a      	mov	r2, r1
 80013fe:	71fb      	strb	r3, [r7, #7]
 8001400:	4613      	mov	r3, r2
 8001402:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	b29a      	uxth	r2, r3
 8001408:	4b05      	ldr	r3, [pc, #20]	@ (8001420 <ssd1306_SetCursor+0x2c>)
 800140a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800140c:	79bb      	ldrb	r3, [r7, #6]
 800140e:	b29a      	uxth	r2, r3
 8001410:	4b03      	ldr	r3, [pc, #12]	@ (8001420 <ssd1306_SetCursor+0x2c>)
 8001412:	805a      	strh	r2, [r3, #2]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	200005d4 	.word	0x200005d4

08001424 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800142e:	2381      	movs	r3, #129	@ 0x81
 8001430:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001432:	7bfb      	ldrb	r3, [r7, #15]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fdf7 	bl	8001028 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fdf3 	bl	8001028 <ssd1306_WriteCommand>
}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800145c:	23af      	movs	r3, #175	@ 0xaf
 800145e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001460:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <ssd1306_SetDisplayOn+0x38>)
 8001462:	2201      	movs	r2, #1
 8001464:	715a      	strb	r2, [r3, #5]
 8001466:	e004      	b.n	8001472 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001468:	23ae      	movs	r3, #174	@ 0xae
 800146a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <ssd1306_SetDisplayOn+0x38>)
 800146e:	2200      	movs	r2, #0
 8001470:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff fdd7 	bl	8001028 <ssd1306_WriteCommand>
}
 800147a:	bf00      	nop
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200005d4 	.word	0x200005d4

08001488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148c:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <HAL_Init+0x28>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a07      	ldr	r2, [pc, #28]	@ (80014b0 <HAL_Init+0x28>)
 8001492:	f043 0310 	orr.w	r3, r3, #16
 8001496:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001498:	2003      	movs	r0, #3
 800149a:	f000 f947 	bl	800172c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800149e:	2000      	movs	r0, #0
 80014a0:	f000 f808 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a4:	f7ff fbfa 	bl	8000c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40022000 	.word	0x40022000

080014b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_InitTick+0x54>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <HAL_InitTick+0x58>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 f95f 	bl	8001796 <HAL_SYSTICK_Config>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e00e      	b.n	8001500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b0f      	cmp	r3, #15
 80014e6:	d80a      	bhi.n	80014fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e8:	2200      	movs	r2, #0
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295
 80014f0:	f000 f927 	bl	8001742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f4:	4a06      	ldr	r2, [pc, #24]	@ (8001510 <HAL_InitTick+0x5c>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000000 	.word	0x20000000
 800150c:	20000008 	.word	0x20000008
 8001510:	20000004 	.word	0x20000004

08001514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <HAL_IncTick+0x1c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <HAL_IncTick+0x20>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4413      	add	r3, r2
 8001524:	4a03      	ldr	r2, [pc, #12]	@ (8001534 <HAL_IncTick+0x20>)
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	20000008 	.word	0x20000008
 8001534:	200005dc 	.word	0x200005dc

08001538 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return uwTick;
 800153c:	4b02      	ldr	r3, [pc, #8]	@ (8001548 <HAL_GetTick+0x10>)
 800153e:	681b      	ldr	r3, [r3, #0]
}
 8001540:	4618      	mov	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	200005dc 	.word	0x200005dc

0800154c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001554:	f7ff fff0 	bl	8001538 <HAL_GetTick>
 8001558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001564:	d005      	beq.n	8001572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001566:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <HAL_Delay+0x44>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4413      	add	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001572:	bf00      	nop
 8001574:	f7ff ffe0 	bl	8001538 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	429a      	cmp	r2, r3
 8001582:	d8f7      	bhi.n	8001574 <HAL_Delay+0x28>
  {
  }
}
 8001584:	bf00      	nop
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000008 	.word	0x20000008

08001594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a4:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <__NVIC_SetPriorityGrouping+0x44>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015b0:	4013      	ands	r3, r2
 80015b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015c6:	4a04      	ldr	r2, [pc, #16]	@ (80015d8 <__NVIC_SetPriorityGrouping+0x44>)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	60d3      	str	r3, [r2, #12]
}
 80015cc:	bf00      	nop
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e0:	4b04      	ldr	r3, [pc, #16]	@ (80015f4 <__NVIC_GetPriorityGrouping+0x18>)
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	0a1b      	lsrs	r3, r3, #8
 80015e6:	f003 0307 	and.w	r3, r3, #7
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	2b00      	cmp	r3, #0
 8001608:	db0b      	blt.n	8001622 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	f003 021f 	and.w	r2, r3, #31
 8001610:	4906      	ldr	r1, [pc, #24]	@ (800162c <__NVIC_EnableIRQ+0x34>)
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	095b      	lsrs	r3, r3, #5
 8001618:	2001      	movs	r0, #1
 800161a:	fa00 f202 	lsl.w	r2, r0, r2
 800161e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	e000e100 	.word	0xe000e100

08001630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	6039      	str	r1, [r7, #0]
 800163a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	db0a      	blt.n	800165a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	490c      	ldr	r1, [pc, #48]	@ (800167c <__NVIC_SetPriority+0x4c>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	440b      	add	r3, r1
 8001654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001658:	e00a      	b.n	8001670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4908      	ldr	r1, [pc, #32]	@ (8001680 <__NVIC_SetPriority+0x50>)
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	3b04      	subs	r3, #4
 8001668:	0112      	lsls	r2, r2, #4
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	440b      	add	r3, r1
 800166e:	761a      	strb	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000e100 	.word	0xe000e100
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	@ 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	f1c3 0307 	rsb	r3, r3, #7
 800169e:	2b04      	cmp	r3, #4
 80016a0:	bf28      	it	cs
 80016a2:	2304      	movcs	r3, #4
 80016a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3304      	adds	r3, #4
 80016aa:	2b06      	cmp	r3, #6
 80016ac:	d902      	bls.n	80016b4 <NVIC_EncodePriority+0x30>
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3b03      	subs	r3, #3
 80016b2:	e000      	b.n	80016b6 <NVIC_EncodePriority+0x32>
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43da      	mvns	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	401a      	ands	r2, r3
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	43d9      	mvns	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	4313      	orrs	r3, r2
         );
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3724      	adds	r7, #36	@ 0x24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016f8:	d301      	bcc.n	80016fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016fa:	2301      	movs	r3, #1
 80016fc:	e00f      	b.n	800171e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <SysTick_Config+0x40>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3b01      	subs	r3, #1
 8001704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001706:	210f      	movs	r1, #15
 8001708:	f04f 30ff 	mov.w	r0, #4294967295
 800170c:	f7ff ff90 	bl	8001630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001710:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <SysTick_Config+0x40>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001716:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <SysTick_Config+0x40>)
 8001718:	2207      	movs	r2, #7
 800171a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	e000e010 	.word	0xe000e010

0800172c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff2d 	bl	8001594 <__NVIC_SetPriorityGrouping>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001742:	b580      	push	{r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
 800174e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001754:	f7ff ff42 	bl	80015dc <__NVIC_GetPriorityGrouping>
 8001758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	6978      	ldr	r0, [r7, #20]
 8001760:	f7ff ff90 	bl	8001684 <NVIC_EncodePriority>
 8001764:	4602      	mov	r2, r0
 8001766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176a:	4611      	mov	r1, r2
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff5f 	bl	8001630 <__NVIC_SetPriority>
}
 8001772:	bf00      	nop
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff35 	bl	80015f8 <__NVIC_EnableIRQ>
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ffa2 	bl	80016e8 <SysTick_Config>
 80017a4:	4603      	mov	r3, r0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b085      	sub	sp, #20
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017b6:	2300      	movs	r3, #0
 80017b8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d008      	beq.n	80017d8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2204      	movs	r2, #4
 80017ca:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e020      	b.n	800181a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 020e 	bic.w	r2, r2, #14
 80017e6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 0201 	bic.w	r2, r2, #1
 80017f6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001800:	2101      	movs	r1, #1
 8001802:	fa01 f202 	lsl.w	r2, r1, r2
 8001806:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001818:	7bfb      	ldrb	r3, [r7, #15]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr

08001824 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800182c:	2300      	movs	r3, #0
 800182e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d005      	beq.n	8001848 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2204      	movs	r2, #4
 8001840:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	73fb      	strb	r3, [r7, #15]
 8001846:	e051      	b.n	80018ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 020e 	bic.w	r2, r2, #14
 8001856:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f022 0201 	bic.w	r2, r2, #1
 8001866:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a22      	ldr	r2, [pc, #136]	@ (80018f8 <HAL_DMA_Abort_IT+0xd4>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d029      	beq.n	80018c6 <HAL_DMA_Abort_IT+0xa2>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a21      	ldr	r2, [pc, #132]	@ (80018fc <HAL_DMA_Abort_IT+0xd8>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d022      	beq.n	80018c2 <HAL_DMA_Abort_IT+0x9e>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a1f      	ldr	r2, [pc, #124]	@ (8001900 <HAL_DMA_Abort_IT+0xdc>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d01a      	beq.n	80018bc <HAL_DMA_Abort_IT+0x98>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a1e      	ldr	r2, [pc, #120]	@ (8001904 <HAL_DMA_Abort_IT+0xe0>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d012      	beq.n	80018b6 <HAL_DMA_Abort_IT+0x92>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a1c      	ldr	r2, [pc, #112]	@ (8001908 <HAL_DMA_Abort_IT+0xe4>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d00a      	beq.n	80018b0 <HAL_DMA_Abort_IT+0x8c>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a1b      	ldr	r2, [pc, #108]	@ (800190c <HAL_DMA_Abort_IT+0xe8>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d102      	bne.n	80018aa <HAL_DMA_Abort_IT+0x86>
 80018a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80018a8:	e00e      	b.n	80018c8 <HAL_DMA_Abort_IT+0xa4>
 80018aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018ae:	e00b      	b.n	80018c8 <HAL_DMA_Abort_IT+0xa4>
 80018b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018b4:	e008      	b.n	80018c8 <HAL_DMA_Abort_IT+0xa4>
 80018b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ba:	e005      	b.n	80018c8 <HAL_DMA_Abort_IT+0xa4>
 80018bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018c0:	e002      	b.n	80018c8 <HAL_DMA_Abort_IT+0xa4>
 80018c2:	2310      	movs	r3, #16
 80018c4:	e000      	b.n	80018c8 <HAL_DMA_Abort_IT+0xa4>
 80018c6:	2301      	movs	r3, #1
 80018c8:	4a11      	ldr	r2, [pc, #68]	@ (8001910 <HAL_DMA_Abort_IT+0xec>)
 80018ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2201      	movs	r2, #1
 80018d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d003      	beq.n	80018ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	4798      	blx	r3
    } 
  }
  return status;
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40020008 	.word	0x40020008
 80018fc:	4002001c 	.word	0x4002001c
 8001900:	40020030 	.word	0x40020030
 8001904:	40020044 	.word	0x40020044
 8001908:	40020058 	.word	0x40020058
 800190c:	4002006c 	.word	0x4002006c
 8001910:	40020000 	.word	0x40020000

08001914 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001914:	b480      	push	{r7}
 8001916:	b08b      	sub	sp, #44	@ 0x2c
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800191e:	2300      	movs	r3, #0
 8001920:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001922:	2300      	movs	r3, #0
 8001924:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001926:	e169      	b.n	8001bfc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001928:	2201      	movs	r2, #1
 800192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	429a      	cmp	r2, r3
 8001942:	f040 8158 	bne.w	8001bf6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4a9a      	ldr	r2, [pc, #616]	@ (8001bb4 <HAL_GPIO_Init+0x2a0>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d05e      	beq.n	8001a0e <HAL_GPIO_Init+0xfa>
 8001950:	4a98      	ldr	r2, [pc, #608]	@ (8001bb4 <HAL_GPIO_Init+0x2a0>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d875      	bhi.n	8001a42 <HAL_GPIO_Init+0x12e>
 8001956:	4a98      	ldr	r2, [pc, #608]	@ (8001bb8 <HAL_GPIO_Init+0x2a4>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d058      	beq.n	8001a0e <HAL_GPIO_Init+0xfa>
 800195c:	4a96      	ldr	r2, [pc, #600]	@ (8001bb8 <HAL_GPIO_Init+0x2a4>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d86f      	bhi.n	8001a42 <HAL_GPIO_Init+0x12e>
 8001962:	4a96      	ldr	r2, [pc, #600]	@ (8001bbc <HAL_GPIO_Init+0x2a8>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d052      	beq.n	8001a0e <HAL_GPIO_Init+0xfa>
 8001968:	4a94      	ldr	r2, [pc, #592]	@ (8001bbc <HAL_GPIO_Init+0x2a8>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d869      	bhi.n	8001a42 <HAL_GPIO_Init+0x12e>
 800196e:	4a94      	ldr	r2, [pc, #592]	@ (8001bc0 <HAL_GPIO_Init+0x2ac>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d04c      	beq.n	8001a0e <HAL_GPIO_Init+0xfa>
 8001974:	4a92      	ldr	r2, [pc, #584]	@ (8001bc0 <HAL_GPIO_Init+0x2ac>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d863      	bhi.n	8001a42 <HAL_GPIO_Init+0x12e>
 800197a:	4a92      	ldr	r2, [pc, #584]	@ (8001bc4 <HAL_GPIO_Init+0x2b0>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d046      	beq.n	8001a0e <HAL_GPIO_Init+0xfa>
 8001980:	4a90      	ldr	r2, [pc, #576]	@ (8001bc4 <HAL_GPIO_Init+0x2b0>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d85d      	bhi.n	8001a42 <HAL_GPIO_Init+0x12e>
 8001986:	2b12      	cmp	r3, #18
 8001988:	d82a      	bhi.n	80019e0 <HAL_GPIO_Init+0xcc>
 800198a:	2b12      	cmp	r3, #18
 800198c:	d859      	bhi.n	8001a42 <HAL_GPIO_Init+0x12e>
 800198e:	a201      	add	r2, pc, #4	@ (adr r2, 8001994 <HAL_GPIO_Init+0x80>)
 8001990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001994:	08001a0f 	.word	0x08001a0f
 8001998:	080019e9 	.word	0x080019e9
 800199c:	080019fb 	.word	0x080019fb
 80019a0:	08001a3d 	.word	0x08001a3d
 80019a4:	08001a43 	.word	0x08001a43
 80019a8:	08001a43 	.word	0x08001a43
 80019ac:	08001a43 	.word	0x08001a43
 80019b0:	08001a43 	.word	0x08001a43
 80019b4:	08001a43 	.word	0x08001a43
 80019b8:	08001a43 	.word	0x08001a43
 80019bc:	08001a43 	.word	0x08001a43
 80019c0:	08001a43 	.word	0x08001a43
 80019c4:	08001a43 	.word	0x08001a43
 80019c8:	08001a43 	.word	0x08001a43
 80019cc:	08001a43 	.word	0x08001a43
 80019d0:	08001a43 	.word	0x08001a43
 80019d4:	08001a43 	.word	0x08001a43
 80019d8:	080019f1 	.word	0x080019f1
 80019dc:	08001a05 	.word	0x08001a05
 80019e0:	4a79      	ldr	r2, [pc, #484]	@ (8001bc8 <HAL_GPIO_Init+0x2b4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019e6:	e02c      	b.n	8001a42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	623b      	str	r3, [r7, #32]
          break;
 80019ee:	e029      	b.n	8001a44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	3304      	adds	r3, #4
 80019f6:	623b      	str	r3, [r7, #32]
          break;
 80019f8:	e024      	b.n	8001a44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	3308      	adds	r3, #8
 8001a00:	623b      	str	r3, [r7, #32]
          break;
 8001a02:	e01f      	b.n	8001a44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	330c      	adds	r3, #12
 8001a0a:	623b      	str	r3, [r7, #32]
          break;
 8001a0c:	e01a      	b.n	8001a44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d102      	bne.n	8001a1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a16:	2304      	movs	r3, #4
 8001a18:	623b      	str	r3, [r7, #32]
          break;
 8001a1a:	e013      	b.n	8001a44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d105      	bne.n	8001a30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a24:	2308      	movs	r3, #8
 8001a26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	69fa      	ldr	r2, [r7, #28]
 8001a2c:	611a      	str	r2, [r3, #16]
          break;
 8001a2e:	e009      	b.n	8001a44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a30:	2308      	movs	r3, #8
 8001a32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69fa      	ldr	r2, [r7, #28]
 8001a38:	615a      	str	r2, [r3, #20]
          break;
 8001a3a:	e003      	b.n	8001a44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	623b      	str	r3, [r7, #32]
          break;
 8001a40:	e000      	b.n	8001a44 <HAL_GPIO_Init+0x130>
          break;
 8001a42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	2bff      	cmp	r3, #255	@ 0xff
 8001a48:	d801      	bhi.n	8001a4e <HAL_GPIO_Init+0x13a>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	e001      	b.n	8001a52 <HAL_GPIO_Init+0x13e>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	3304      	adds	r3, #4
 8001a52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	2bff      	cmp	r3, #255	@ 0xff
 8001a58:	d802      	bhi.n	8001a60 <HAL_GPIO_Init+0x14c>
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	e002      	b.n	8001a66 <HAL_GPIO_Init+0x152>
 8001a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a62:	3b08      	subs	r3, #8
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	210f      	movs	r1, #15
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	fa01 f303 	lsl.w	r3, r1, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	401a      	ands	r2, r3
 8001a78:	6a39      	ldr	r1, [r7, #32]
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a80:	431a      	orrs	r2, r3
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 80b1 	beq.w	8001bf6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a94:	4b4d      	ldr	r3, [pc, #308]	@ (8001bcc <HAL_GPIO_Init+0x2b8>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a4c      	ldr	r2, [pc, #304]	@ (8001bcc <HAL_GPIO_Init+0x2b8>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b4a      	ldr	r3, [pc, #296]	@ (8001bcc <HAL_GPIO_Init+0x2b8>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001aac:	4a48      	ldr	r2, [pc, #288]	@ (8001bd0 <HAL_GPIO_Init+0x2bc>)
 8001aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab0:	089b      	lsrs	r3, r3, #2
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	220f      	movs	r2, #15
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	4013      	ands	r3, r2
 8001ace:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a40      	ldr	r2, [pc, #256]	@ (8001bd4 <HAL_GPIO_Init+0x2c0>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d013      	beq.n	8001b00 <HAL_GPIO_Init+0x1ec>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a3f      	ldr	r2, [pc, #252]	@ (8001bd8 <HAL_GPIO_Init+0x2c4>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d00d      	beq.n	8001afc <HAL_GPIO_Init+0x1e8>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a3e      	ldr	r2, [pc, #248]	@ (8001bdc <HAL_GPIO_Init+0x2c8>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d007      	beq.n	8001af8 <HAL_GPIO_Init+0x1e4>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a3d      	ldr	r2, [pc, #244]	@ (8001be0 <HAL_GPIO_Init+0x2cc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d101      	bne.n	8001af4 <HAL_GPIO_Init+0x1e0>
 8001af0:	2303      	movs	r3, #3
 8001af2:	e006      	b.n	8001b02 <HAL_GPIO_Init+0x1ee>
 8001af4:	2304      	movs	r3, #4
 8001af6:	e004      	b.n	8001b02 <HAL_GPIO_Init+0x1ee>
 8001af8:	2302      	movs	r3, #2
 8001afa:	e002      	b.n	8001b02 <HAL_GPIO_Init+0x1ee>
 8001afc:	2301      	movs	r3, #1
 8001afe:	e000      	b.n	8001b02 <HAL_GPIO_Init+0x1ee>
 8001b00:	2300      	movs	r3, #0
 8001b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b04:	f002 0203 	and.w	r2, r2, #3
 8001b08:	0092      	lsls	r2, r2, #2
 8001b0a:	4093      	lsls	r3, r2
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b12:	492f      	ldr	r1, [pc, #188]	@ (8001bd0 <HAL_GPIO_Init+0x2bc>)
 8001b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b16:	089b      	lsrs	r3, r3, #2
 8001b18:	3302      	adds	r3, #2
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d006      	beq.n	8001b3a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	492c      	ldr	r1, [pc, #176]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	608b      	str	r3, [r1, #8]
 8001b38:	e006      	b.n	8001b48 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b3c:	689a      	ldr	r2, [r3, #8]
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	4928      	ldr	r1, [pc, #160]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b44:	4013      	ands	r3, r2
 8001b46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d006      	beq.n	8001b62 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b54:	4b23      	ldr	r3, [pc, #140]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	4922      	ldr	r1, [pc, #136]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	60cb      	str	r3, [r1, #12]
 8001b60:	e006      	b.n	8001b70 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b62:	4b20      	ldr	r3, [pc, #128]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	491e      	ldr	r1, [pc, #120]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d006      	beq.n	8001b8a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4918      	ldr	r1, [pc, #96]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	604b      	str	r3, [r1, #4]
 8001b88:	e006      	b.n	8001b98 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b8a:	4b16      	ldr	r3, [pc, #88]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	4914      	ldr	r1, [pc, #80]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001b94:	4013      	ands	r3, r2
 8001b96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d021      	beq.n	8001be8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	490e      	ldr	r1, [pc, #56]	@ (8001be4 <HAL_GPIO_Init+0x2d0>)
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	600b      	str	r3, [r1, #0]
 8001bb0:	e021      	b.n	8001bf6 <HAL_GPIO_Init+0x2e2>
 8001bb2:	bf00      	nop
 8001bb4:	10320000 	.word	0x10320000
 8001bb8:	10310000 	.word	0x10310000
 8001bbc:	10220000 	.word	0x10220000
 8001bc0:	10210000 	.word	0x10210000
 8001bc4:	10120000 	.word	0x10120000
 8001bc8:	10110000 	.word	0x10110000
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	40010000 	.word	0x40010000
 8001bd4:	40010800 	.word	0x40010800
 8001bd8:	40010c00 	.word	0x40010c00
 8001bdc:	40011000 	.word	0x40011000
 8001be0:	40011400 	.word	0x40011400
 8001be4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001be8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <HAL_GPIO_Init+0x304>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	4909      	ldr	r1, [pc, #36]	@ (8001c18 <HAL_GPIO_Init+0x304>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	fa22 f303 	lsr.w	r3, r2, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f47f ae8e 	bne.w	8001928 <HAL_GPIO_Init+0x14>
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	372c      	adds	r7, #44	@ 0x2c
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr
 8001c18:	40010400 	.word	0x40010400

08001c1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	887b      	ldrh	r3, [r7, #2]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c34:	2301      	movs	r3, #1
 8001c36:	73fb      	strb	r3, [r7, #15]
 8001c38:	e001      	b.n	8001c3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3714      	adds	r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr

08001c4a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
 8001c52:	460b      	mov	r3, r1
 8001c54:	807b      	strh	r3, [r7, #2]
 8001c56:	4613      	mov	r3, r2
 8001c58:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c5a:	787b      	ldrb	r3, [r7, #1]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c60:	887a      	ldrh	r2, [r7, #2]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c66:	e003      	b.n	8001c70 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c68:	887b      	ldrh	r3, [r7, #2]
 8001c6a:	041a      	lsls	r2, r3, #16
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	611a      	str	r2, [r3, #16]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr

08001c7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b085      	sub	sp, #20
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	460b      	mov	r3, r1
 8001c84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c8c:	887a      	ldrh	r2, [r7, #2]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4013      	ands	r3, r2
 8001c92:	041a      	lsls	r2, r3, #16
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	43d9      	mvns	r1, r3
 8001c98:	887b      	ldrh	r3, [r7, #2]
 8001c9a:	400b      	ands	r3, r1
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	611a      	str	r2, [r3, #16]
}
 8001ca2:	bf00      	nop
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cb6:	4b08      	ldr	r3, [pc, #32]	@ (8001cd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cb8:	695a      	ldr	r2, [r3, #20]
 8001cba:	88fb      	ldrh	r3, [r7, #6]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d006      	beq.n	8001cd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cc2:	4a05      	ldr	r2, [pc, #20]	@ (8001cd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cc4:	88fb      	ldrh	r3, [r7, #6]
 8001cc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 f806 	bl	8001cdc <HAL_GPIO_EXTI_Callback>
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40010400 	.word	0x40010400

08001cdc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e12b      	b.n	8001f5a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d106      	bne.n	8001d1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7fe fff2 	bl	8000d00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2224      	movs	r2, #36	@ 0x24
 8001d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 0201 	bic.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d54:	f001 f844 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 8001d58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4a81      	ldr	r2, [pc, #516]	@ (8001f64 <HAL_I2C_Init+0x274>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d807      	bhi.n	8001d74 <HAL_I2C_Init+0x84>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4a80      	ldr	r2, [pc, #512]	@ (8001f68 <HAL_I2C_Init+0x278>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	bf94      	ite	ls
 8001d6c:	2301      	movls	r3, #1
 8001d6e:	2300      	movhi	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	e006      	b.n	8001d82 <HAL_I2C_Init+0x92>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4a7d      	ldr	r2, [pc, #500]	@ (8001f6c <HAL_I2C_Init+0x27c>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	bf94      	ite	ls
 8001d7c:	2301      	movls	r3, #1
 8001d7e:	2300      	movhi	r3, #0
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e0e7      	b.n	8001f5a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	4a78      	ldr	r2, [pc, #480]	@ (8001f70 <HAL_I2C_Init+0x280>)
 8001d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d92:	0c9b      	lsrs	r3, r3, #18
 8001d94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68ba      	ldr	r2, [r7, #8]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	4a6a      	ldr	r2, [pc, #424]	@ (8001f64 <HAL_I2C_Init+0x274>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d802      	bhi.n	8001dc4 <HAL_I2C_Init+0xd4>
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	e009      	b.n	8001dd8 <HAL_I2C_Init+0xe8>
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001dca:	fb02 f303 	mul.w	r3, r2, r3
 8001dce:	4a69      	ldr	r2, [pc, #420]	@ (8001f74 <HAL_I2C_Init+0x284>)
 8001dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd4:	099b      	lsrs	r3, r3, #6
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6812      	ldr	r2, [r2, #0]
 8001ddc:	430b      	orrs	r3, r1
 8001dde:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001dea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	495c      	ldr	r1, [pc, #368]	@ (8001f64 <HAL_I2C_Init+0x274>)
 8001df4:	428b      	cmp	r3, r1
 8001df6:	d819      	bhi.n	8001e2c <HAL_I2C_Init+0x13c>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	1e59      	subs	r1, r3, #1
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e06:	1c59      	adds	r1, r3, #1
 8001e08:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001e0c:	400b      	ands	r3, r1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00a      	beq.n	8001e28 <HAL_I2C_Init+0x138>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	1e59      	subs	r1, r3, #1
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e20:	3301      	adds	r3, #1
 8001e22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e26:	e051      	b.n	8001ecc <HAL_I2C_Init+0x1dc>
 8001e28:	2304      	movs	r3, #4
 8001e2a:	e04f      	b.n	8001ecc <HAL_I2C_Init+0x1dc>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d111      	bne.n	8001e58 <HAL_I2C_Init+0x168>
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	1e58      	subs	r0, r3, #1
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6859      	ldr	r1, [r3, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	440b      	add	r3, r1
 8001e42:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	e012      	b.n	8001e7e <HAL_I2C_Init+0x18e>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	1e58      	subs	r0, r3, #1
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6859      	ldr	r1, [r3, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	440b      	add	r3, r1
 8001e66:	0099      	lsls	r1, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e6e:	3301      	adds	r3, #1
 8001e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	bf0c      	ite	eq
 8001e78:	2301      	moveq	r3, #1
 8001e7a:	2300      	movne	r3, #0
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <HAL_I2C_Init+0x196>
 8001e82:	2301      	movs	r3, #1
 8001e84:	e022      	b.n	8001ecc <HAL_I2C_Init+0x1dc>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10e      	bne.n	8001eac <HAL_I2C_Init+0x1bc>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	1e58      	subs	r0, r3, #1
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6859      	ldr	r1, [r3, #4]
 8001e96:	460b      	mov	r3, r1
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	440b      	add	r3, r1
 8001e9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ea6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eaa:	e00f      	b.n	8001ecc <HAL_I2C_Init+0x1dc>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	1e58      	subs	r0, r3, #1
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6859      	ldr	r1, [r3, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	440b      	add	r3, r1
 8001eba:	0099      	lsls	r1, r3, #2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ec8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	6809      	ldr	r1, [r1, #0]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	69da      	ldr	r2, [r3, #28]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001efa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6911      	ldr	r1, [r2, #16]
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	68d2      	ldr	r2, [r2, #12]
 8001f06:	4311      	orrs	r1, r2
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	430b      	orrs	r3, r1
 8001f0e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	695a      	ldr	r2, [r3, #20]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	431a      	orrs	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f042 0201 	orr.w	r2, r2, #1
 8001f3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2220      	movs	r2, #32
 8001f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	000186a0 	.word	0x000186a0
 8001f68:	001e847f 	.word	0x001e847f
 8001f6c:	003d08ff 	.word	0x003d08ff
 8001f70:	431bde83 	.word	0x431bde83
 8001f74:	10624dd3 	.word	0x10624dd3

08001f78 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b088      	sub	sp, #32
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	4608      	mov	r0, r1
 8001f82:	4611      	mov	r1, r2
 8001f84:	461a      	mov	r2, r3
 8001f86:	4603      	mov	r3, r0
 8001f88:	817b      	strh	r3, [r7, #10]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	813b      	strh	r3, [r7, #8]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f92:	f7ff fad1 	bl	8001538 <HAL_GetTick>
 8001f96:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b20      	cmp	r3, #32
 8001fa2:	f040 80d9 	bne.w	8002158 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2319      	movs	r3, #25
 8001fac:	2201      	movs	r2, #1
 8001fae:	496d      	ldr	r1, [pc, #436]	@ (8002164 <HAL_I2C_Mem_Write+0x1ec>)
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f000 f971 	bl	8002298 <I2C_WaitOnFlagUntilTimeout>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e0cc      	b.n	800215a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d101      	bne.n	8001fce <HAL_I2C_Mem_Write+0x56>
 8001fca:	2302      	movs	r3, #2
 8001fcc:	e0c5      	b.n	800215a <HAL_I2C_Mem_Write+0x1e2>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d007      	beq.n	8001ff4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f042 0201 	orr.w	r2, r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002002:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2221      	movs	r2, #33	@ 0x21
 8002008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6a3a      	ldr	r2, [r7, #32]
 800201e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002024:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800202a:	b29a      	uxth	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	4a4d      	ldr	r2, [pc, #308]	@ (8002168 <HAL_I2C_Mem_Write+0x1f0>)
 8002034:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002036:	88f8      	ldrh	r0, [r7, #6]
 8002038:	893a      	ldrh	r2, [r7, #8]
 800203a:	8979      	ldrh	r1, [r7, #10]
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	9301      	str	r3, [sp, #4]
 8002040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	4603      	mov	r3, r0
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 f890 	bl	800216c <I2C_RequestMemoryWrite>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d052      	beq.n	80020f8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e081      	b.n	800215a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	f000 fa36 	bl	80024cc <I2C_WaitOnTXEFlagUntilTimeout>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d00d      	beq.n	8002082 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	2b04      	cmp	r3, #4
 800206c:	d107      	bne.n	800207e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800207c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e06b      	b.n	800215a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002086:	781a      	ldrb	r2, [r3, #0]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	1c5a      	adds	r2, r3, #1
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800209c:	3b01      	subs	r3, #1
 800209e:	b29a      	uxth	r2, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	3b01      	subs	r3, #1
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d11b      	bne.n	80020f8 <HAL_I2C_Mem_Write+0x180>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d017      	beq.n	80020f8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020cc:	781a      	ldrb	r2, [r3, #0]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d8:	1c5a      	adds	r2, r3, #1
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020e2:	3b01      	subs	r3, #1
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	3b01      	subs	r3, #1
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1aa      	bne.n	8002056 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002104:	68f8      	ldr	r0, [r7, #12]
 8002106:	f000 fa29 	bl	800255c <I2C_WaitOnBTFFlagUntilTimeout>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00d      	beq.n	800212c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002114:	2b04      	cmp	r3, #4
 8002116:	d107      	bne.n	8002128 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002126:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e016      	b.n	800215a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800213a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2220      	movs	r2, #32
 8002140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2200      	movs	r2, #0
 8002150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	e000      	b.n	800215a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002158:	2302      	movs	r3, #2
  }
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	00100002 	.word	0x00100002
 8002168:	ffff0000 	.word	0xffff0000

0800216c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b088      	sub	sp, #32
 8002170:	af02      	add	r7, sp, #8
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	4608      	mov	r0, r1
 8002176:	4611      	mov	r1, r2
 8002178:	461a      	mov	r2, r3
 800217a:	4603      	mov	r3, r0
 800217c:	817b      	strh	r3, [r7, #10]
 800217e:	460b      	mov	r3, r1
 8002180:	813b      	strh	r3, [r7, #8]
 8002182:	4613      	mov	r3, r2
 8002184:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002194:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	6a3b      	ldr	r3, [r7, #32]
 800219c:	2200      	movs	r2, #0
 800219e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80021a2:	68f8      	ldr	r0, [r7, #12]
 80021a4:	f000 f878 	bl	8002298 <I2C_WaitOnFlagUntilTimeout>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00d      	beq.n	80021ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021bc:	d103      	bne.n	80021c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e05f      	b.n	800228a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021ca:	897b      	ldrh	r3, [r7, #10]
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	461a      	mov	r2, r3
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80021d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021dc:	6a3a      	ldr	r2, [r7, #32]
 80021de:	492d      	ldr	r1, [pc, #180]	@ (8002294 <I2C_RequestMemoryWrite+0x128>)
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f000 f8d3 	bl	800238c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e04c      	b.n	800228a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002208:	6a39      	ldr	r1, [r7, #32]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 f95e 	bl	80024cc <I2C_WaitOnTXEFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00d      	beq.n	8002232 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221a:	2b04      	cmp	r3, #4
 800221c:	d107      	bne.n	800222e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800222c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e02b      	b.n	800228a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002232:	88fb      	ldrh	r3, [r7, #6]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d105      	bne.n	8002244 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002238:	893b      	ldrh	r3, [r7, #8]
 800223a:	b2da      	uxtb	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	611a      	str	r2, [r3, #16]
 8002242:	e021      	b.n	8002288 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002244:	893b      	ldrh	r3, [r7, #8]
 8002246:	0a1b      	lsrs	r3, r3, #8
 8002248:	b29b      	uxth	r3, r3
 800224a:	b2da      	uxtb	r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002254:	6a39      	ldr	r1, [r7, #32]
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f000 f938 	bl	80024cc <I2C_WaitOnTXEFlagUntilTimeout>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00d      	beq.n	800227e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	2b04      	cmp	r3, #4
 8002268:	d107      	bne.n	800227a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002278:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e005      	b.n	800228a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800227e:	893b      	ldrh	r3, [r7, #8]
 8002280:	b2da      	uxtb	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	00010002 	.word	0x00010002

08002298 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	4613      	mov	r3, r2
 80022a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022a8:	e048      	b.n	800233c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b0:	d044      	beq.n	800233c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022b2:	f7ff f941 	bl	8001538 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d302      	bcc.n	80022c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d139      	bne.n	800233c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	0c1b      	lsrs	r3, r3, #16
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d10d      	bne.n	80022ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	43da      	mvns	r2, r3
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	4013      	ands	r3, r2
 80022de:	b29b      	uxth	r3, r3
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	bf0c      	ite	eq
 80022e4:	2301      	moveq	r3, #1
 80022e6:	2300      	movne	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	461a      	mov	r2, r3
 80022ec:	e00c      	b.n	8002308 <I2C_WaitOnFlagUntilTimeout+0x70>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	43da      	mvns	r2, r3
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	4013      	ands	r3, r2
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	bf0c      	ite	eq
 8002300:	2301      	moveq	r3, #1
 8002302:	2300      	movne	r3, #0
 8002304:	b2db      	uxtb	r3, r3
 8002306:	461a      	mov	r2, r3
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	429a      	cmp	r2, r3
 800230c:	d116      	bne.n	800233c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2220      	movs	r2, #32
 8002318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	f043 0220 	orr.w	r2, r3, #32
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e023      	b.n	8002384 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	0c1b      	lsrs	r3, r3, #16
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b01      	cmp	r3, #1
 8002344:	d10d      	bne.n	8002362 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	43da      	mvns	r2, r3
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	4013      	ands	r3, r2
 8002352:	b29b      	uxth	r3, r3
 8002354:	2b00      	cmp	r3, #0
 8002356:	bf0c      	ite	eq
 8002358:	2301      	moveq	r3, #1
 800235a:	2300      	movne	r3, #0
 800235c:	b2db      	uxtb	r3, r3
 800235e:	461a      	mov	r2, r3
 8002360:	e00c      	b.n	800237c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	43da      	mvns	r2, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	4013      	ands	r3, r2
 800236e:	b29b      	uxth	r3, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	bf0c      	ite	eq
 8002374:	2301      	moveq	r3, #1
 8002376:	2300      	movne	r3, #0
 8002378:	b2db      	uxtb	r3, r3
 800237a:	461a      	mov	r2, r3
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	429a      	cmp	r2, r3
 8002380:	d093      	beq.n	80022aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800239a:	e071      	b.n	8002480 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023aa:	d123      	bne.n	80023f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80023c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2220      	movs	r2, #32
 80023d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e0:	f043 0204 	orr.w	r2, r3, #4
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e067      	b.n	80024c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fa:	d041      	beq.n	8002480 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fc:	f7ff f89c 	bl	8001538 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	429a      	cmp	r2, r3
 800240a:	d302      	bcc.n	8002412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d136      	bne.n	8002480 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	0c1b      	lsrs	r3, r3, #16
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b01      	cmp	r3, #1
 800241a:	d10c      	bne.n	8002436 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	43da      	mvns	r2, r3
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	4013      	ands	r3, r2
 8002428:	b29b      	uxth	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	bf14      	ite	ne
 800242e:	2301      	movne	r3, #1
 8002430:	2300      	moveq	r3, #0
 8002432:	b2db      	uxtb	r3, r3
 8002434:	e00b      	b.n	800244e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	43da      	mvns	r2, r3
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	4013      	ands	r3, r2
 8002442:	b29b      	uxth	r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	bf14      	ite	ne
 8002448:	2301      	movne	r3, #1
 800244a:	2300      	moveq	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d016      	beq.n	8002480 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2220      	movs	r2, #32
 800245c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246c:	f043 0220 	orr.w	r2, r3, #32
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e021      	b.n	80024c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	0c1b      	lsrs	r3, r3, #16
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b01      	cmp	r3, #1
 8002488:	d10c      	bne.n	80024a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	43da      	mvns	r2, r3
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	4013      	ands	r3, r2
 8002496:	b29b      	uxth	r3, r3
 8002498:	2b00      	cmp	r3, #0
 800249a:	bf14      	ite	ne
 800249c:	2301      	movne	r3, #1
 800249e:	2300      	moveq	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	e00b      	b.n	80024bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	43da      	mvns	r2, r3
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4013      	ands	r3, r2
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	bf14      	ite	ne
 80024b6:	2301      	movne	r3, #1
 80024b8:	2300      	moveq	r3, #0
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f47f af6d 	bne.w	800239c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024d8:	e034      	b.n	8002544 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 f886 	bl	80025ec <I2C_IsAcknowledgeFailed>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e034      	b.n	8002554 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f0:	d028      	beq.n	8002544 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024f2:	f7ff f821 	bl	8001538 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	68ba      	ldr	r2, [r7, #8]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d302      	bcc.n	8002508 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d11d      	bne.n	8002544 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002512:	2b80      	cmp	r3, #128	@ 0x80
 8002514:	d016      	beq.n	8002544 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2200      	movs	r2, #0
 800251a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2220      	movs	r2, #32
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002530:	f043 0220 	orr.w	r2, r3, #32
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e007      	b.n	8002554 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800254e:	2b80      	cmp	r3, #128	@ 0x80
 8002550:	d1c3      	bne.n	80024da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002568:	e034      	b.n	80025d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f000 f83e 	bl	80025ec <I2C_IsAcknowledgeFailed>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e034      	b.n	80025e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002580:	d028      	beq.n	80025d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002582:	f7fe ffd9 	bl	8001538 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	68ba      	ldr	r2, [r7, #8]
 800258e:	429a      	cmp	r2, r3
 8002590:	d302      	bcc.n	8002598 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d11d      	bne.n	80025d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d016      	beq.n	80025d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	f043 0220 	orr.w	r2, r3, #32
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e007      	b.n	80025e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	f003 0304 	and.w	r3, r3, #4
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d1c3      	bne.n	800256a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002602:	d11b      	bne.n	800263c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800260c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2220      	movs	r2, #32
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	f043 0204 	orr.w	r2, r3, #4
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e272      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	2b00      	cmp	r3, #0
 8002664:	f000 8087 	beq.w	8002776 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002668:	4b92      	ldr	r3, [pc, #584]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 030c 	and.w	r3, r3, #12
 8002670:	2b04      	cmp	r3, #4
 8002672:	d00c      	beq.n	800268e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002674:	4b8f      	ldr	r3, [pc, #572]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 030c 	and.w	r3, r3, #12
 800267c:	2b08      	cmp	r3, #8
 800267e:	d112      	bne.n	80026a6 <HAL_RCC_OscConfig+0x5e>
 8002680:	4b8c      	ldr	r3, [pc, #560]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800268c:	d10b      	bne.n	80026a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800268e:	4b89      	ldr	r3, [pc, #548]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d06c      	beq.n	8002774 <HAL_RCC_OscConfig+0x12c>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d168      	bne.n	8002774 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e24c      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ae:	d106      	bne.n	80026be <HAL_RCC_OscConfig+0x76>
 80026b0:	4b80      	ldr	r3, [pc, #512]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a7f      	ldr	r2, [pc, #508]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ba:	6013      	str	r3, [r2, #0]
 80026bc:	e02e      	b.n	800271c <HAL_RCC_OscConfig+0xd4>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d10c      	bne.n	80026e0 <HAL_RCC_OscConfig+0x98>
 80026c6:	4b7b      	ldr	r3, [pc, #492]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a7a      	ldr	r2, [pc, #488]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	4b78      	ldr	r3, [pc, #480]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a77      	ldr	r2, [pc, #476]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026dc:	6013      	str	r3, [r2, #0]
 80026de:	e01d      	b.n	800271c <HAL_RCC_OscConfig+0xd4>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026e8:	d10c      	bne.n	8002704 <HAL_RCC_OscConfig+0xbc>
 80026ea:	4b72      	ldr	r3, [pc, #456]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a71      	ldr	r2, [pc, #452]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026f4:	6013      	str	r3, [r2, #0]
 80026f6:	4b6f      	ldr	r3, [pc, #444]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a6e      	ldr	r2, [pc, #440]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	e00b      	b.n	800271c <HAL_RCC_OscConfig+0xd4>
 8002704:	4b6b      	ldr	r3, [pc, #428]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a6a      	ldr	r2, [pc, #424]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 800270a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800270e:	6013      	str	r3, [r2, #0]
 8002710:	4b68      	ldr	r3, [pc, #416]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a67      	ldr	r2, [pc, #412]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002716:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800271a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d013      	beq.n	800274c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002724:	f7fe ff08 	bl	8001538 <HAL_GetTick>
 8002728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800272c:	f7fe ff04 	bl	8001538 <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b64      	cmp	r3, #100	@ 0x64
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e200      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800273e:	4b5d      	ldr	r3, [pc, #372]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d0f0      	beq.n	800272c <HAL_RCC_OscConfig+0xe4>
 800274a:	e014      	b.n	8002776 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274c:	f7fe fef4 	bl	8001538 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002754:	f7fe fef0 	bl	8001538 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b64      	cmp	r3, #100	@ 0x64
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e1ec      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002766:	4b53      	ldr	r3, [pc, #332]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1f0      	bne.n	8002754 <HAL_RCC_OscConfig+0x10c>
 8002772:	e000      	b.n	8002776 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002774:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d063      	beq.n	800284a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002782:	4b4c      	ldr	r3, [pc, #304]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f003 030c 	and.w	r3, r3, #12
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00b      	beq.n	80027a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800278e:	4b49      	ldr	r3, [pc, #292]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f003 030c 	and.w	r3, r3, #12
 8002796:	2b08      	cmp	r3, #8
 8002798:	d11c      	bne.n	80027d4 <HAL_RCC_OscConfig+0x18c>
 800279a:	4b46      	ldr	r3, [pc, #280]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d116      	bne.n	80027d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027a6:	4b43      	ldr	r3, [pc, #268]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d005      	beq.n	80027be <HAL_RCC_OscConfig+0x176>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d001      	beq.n	80027be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e1c0      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027be:	4b3d      	ldr	r3, [pc, #244]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4939      	ldr	r1, [pc, #228]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d2:	e03a      	b.n	800284a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d020      	beq.n	800281e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027dc:	4b36      	ldr	r3, [pc, #216]	@ (80028b8 <HAL_RCC_OscConfig+0x270>)
 80027de:	2201      	movs	r2, #1
 80027e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e2:	f7fe fea9 	bl	8001538 <HAL_GetTick>
 80027e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e8:	e008      	b.n	80027fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ea:	f7fe fea5 	bl	8001538 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e1a1      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027fc:	4b2d      	ldr	r3, [pc, #180]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0f0      	beq.n	80027ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002808:	4b2a      	ldr	r3, [pc, #168]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	4927      	ldr	r1, [pc, #156]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002818:	4313      	orrs	r3, r2
 800281a:	600b      	str	r3, [r1, #0]
 800281c:	e015      	b.n	800284a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800281e:	4b26      	ldr	r3, [pc, #152]	@ (80028b8 <HAL_RCC_OscConfig+0x270>)
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002824:	f7fe fe88 	bl	8001538 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800282c:	f7fe fe84 	bl	8001538 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e180      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800283e:	4b1d      	ldr	r3, [pc, #116]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0308 	and.w	r3, r3, #8
 8002852:	2b00      	cmp	r3, #0
 8002854:	d03a      	beq.n	80028cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d019      	beq.n	8002892 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800285e:	4b17      	ldr	r3, [pc, #92]	@ (80028bc <HAL_RCC_OscConfig+0x274>)
 8002860:	2201      	movs	r2, #1
 8002862:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002864:	f7fe fe68 	bl	8001538 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800286c:	f7fe fe64 	bl	8001538 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e160      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800287e:	4b0d      	ldr	r3, [pc, #52]	@ (80028b4 <HAL_RCC_OscConfig+0x26c>)
 8002880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800288a:	2001      	movs	r0, #1
 800288c:	f000 fad0 	bl	8002e30 <RCC_Delay>
 8002890:	e01c      	b.n	80028cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002892:	4b0a      	ldr	r3, [pc, #40]	@ (80028bc <HAL_RCC_OscConfig+0x274>)
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002898:	f7fe fe4e 	bl	8001538 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800289e:	e00f      	b.n	80028c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a0:	f7fe fe4a 	bl	8001538 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d908      	bls.n	80028c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e146      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
 80028b2:	bf00      	nop
 80028b4:	40021000 	.word	0x40021000
 80028b8:	42420000 	.word	0x42420000
 80028bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c0:	4b92      	ldr	r3, [pc, #584]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80028c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1e9      	bne.n	80028a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 80a6 	beq.w	8002a26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028da:	2300      	movs	r3, #0
 80028dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028de:	4b8b      	ldr	r3, [pc, #556]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10d      	bne.n	8002906 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ea:	4b88      	ldr	r3, [pc, #544]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	4a87      	ldr	r2, [pc, #540]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80028f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028f4:	61d3      	str	r3, [r2, #28]
 80028f6:	4b85      	ldr	r3, [pc, #532]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028fe:	60bb      	str	r3, [r7, #8]
 8002900:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002902:	2301      	movs	r3, #1
 8002904:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002906:	4b82      	ldr	r3, [pc, #520]	@ (8002b10 <HAL_RCC_OscConfig+0x4c8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800290e:	2b00      	cmp	r3, #0
 8002910:	d118      	bne.n	8002944 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002912:	4b7f      	ldr	r3, [pc, #508]	@ (8002b10 <HAL_RCC_OscConfig+0x4c8>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a7e      	ldr	r2, [pc, #504]	@ (8002b10 <HAL_RCC_OscConfig+0x4c8>)
 8002918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800291c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800291e:	f7fe fe0b 	bl	8001538 <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002926:	f7fe fe07 	bl	8001538 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b64      	cmp	r3, #100	@ 0x64
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e103      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002938:	4b75      	ldr	r3, [pc, #468]	@ (8002b10 <HAL_RCC_OscConfig+0x4c8>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002940:	2b00      	cmp	r3, #0
 8002942:	d0f0      	beq.n	8002926 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d106      	bne.n	800295a <HAL_RCC_OscConfig+0x312>
 800294c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	4a6e      	ldr	r2, [pc, #440]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002952:	f043 0301 	orr.w	r3, r3, #1
 8002956:	6213      	str	r3, [r2, #32]
 8002958:	e02d      	b.n	80029b6 <HAL_RCC_OscConfig+0x36e>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10c      	bne.n	800297c <HAL_RCC_OscConfig+0x334>
 8002962:	4b6a      	ldr	r3, [pc, #424]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	4a69      	ldr	r2, [pc, #420]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002968:	f023 0301 	bic.w	r3, r3, #1
 800296c:	6213      	str	r3, [r2, #32]
 800296e:	4b67      	ldr	r3, [pc, #412]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	4a66      	ldr	r2, [pc, #408]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002974:	f023 0304 	bic.w	r3, r3, #4
 8002978:	6213      	str	r3, [r2, #32]
 800297a:	e01c      	b.n	80029b6 <HAL_RCC_OscConfig+0x36e>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	2b05      	cmp	r3, #5
 8002982:	d10c      	bne.n	800299e <HAL_RCC_OscConfig+0x356>
 8002984:	4b61      	ldr	r3, [pc, #388]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	4a60      	ldr	r2, [pc, #384]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 800298a:	f043 0304 	orr.w	r3, r3, #4
 800298e:	6213      	str	r3, [r2, #32]
 8002990:	4b5e      	ldr	r3, [pc, #376]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	4a5d      	ldr	r2, [pc, #372]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002996:	f043 0301 	orr.w	r3, r3, #1
 800299a:	6213      	str	r3, [r2, #32]
 800299c:	e00b      	b.n	80029b6 <HAL_RCC_OscConfig+0x36e>
 800299e:	4b5b      	ldr	r3, [pc, #364]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	4a5a      	ldr	r2, [pc, #360]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80029a4:	f023 0301 	bic.w	r3, r3, #1
 80029a8:	6213      	str	r3, [r2, #32]
 80029aa:	4b58      	ldr	r3, [pc, #352]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	4a57      	ldr	r2, [pc, #348]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80029b0:	f023 0304 	bic.w	r3, r3, #4
 80029b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d015      	beq.n	80029ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029be:	f7fe fdbb 	bl	8001538 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c4:	e00a      	b.n	80029dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029c6:	f7fe fdb7 	bl	8001538 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d901      	bls.n	80029dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e0b1      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029dc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0ee      	beq.n	80029c6 <HAL_RCC_OscConfig+0x37e>
 80029e8:	e014      	b.n	8002a14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ea:	f7fe fda5 	bl	8001538 <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f0:	e00a      	b.n	8002a08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f2:	f7fe fda1 	bl	8001538 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e09b      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a08:	4b40      	ldr	r3, [pc, #256]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1ee      	bne.n	80029f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a14:	7dfb      	ldrb	r3, [r7, #23]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d105      	bne.n	8002a26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a1a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	4a3b      	ldr	r2, [pc, #236]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f000 8087 	beq.w	8002b3e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a30:	4b36      	ldr	r3, [pc, #216]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f003 030c 	and.w	r3, r3, #12
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d061      	beq.n	8002b00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d146      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a44:	4b33      	ldr	r3, [pc, #204]	@ (8002b14 <HAL_RCC_OscConfig+0x4cc>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4a:	f7fe fd75 	bl	8001538 <HAL_GetTick>
 8002a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a50:	e008      	b.n	8002a64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a52:	f7fe fd71 	bl	8001538 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e06d      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a64:	4b29      	ldr	r3, [pc, #164]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1f0      	bne.n	8002a52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a78:	d108      	bne.n	8002a8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a7a:	4b24      	ldr	r3, [pc, #144]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	4921      	ldr	r1, [pc, #132]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a19      	ldr	r1, [r3, #32]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	491b      	ldr	r1, [pc, #108]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b14 <HAL_RCC_OscConfig+0x4cc>)
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aaa:	f7fe fd45 	bl	8001538 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab2:	f7fe fd41 	bl	8001538 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e03d      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ac4:	4b11      	ldr	r3, [pc, #68]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0f0      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x46a>
 8002ad0:	e035      	b.n	8002b3e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad2:	4b10      	ldr	r3, [pc, #64]	@ (8002b14 <HAL_RCC_OscConfig+0x4cc>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad8:	f7fe fd2e 	bl	8001538 <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae0:	f7fe fd2a 	bl	8001538 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e026      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002af2:	4b06      	ldr	r3, [pc, #24]	@ (8002b0c <HAL_RCC_OscConfig+0x4c4>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f0      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x498>
 8002afe:	e01e      	b.n	8002b3e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d107      	bne.n	8002b18 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e019      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40007000 	.word	0x40007000
 8002b14:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b18:	4b0b      	ldr	r3, [pc, #44]	@ (8002b48 <HAL_RCC_OscConfig+0x500>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d106      	bne.n	8002b3a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d001      	beq.n	8002b3e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e000      	b.n	8002b40 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40021000 	.word	0x40021000

08002b4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e0d0      	b.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b60:	4b6a      	ldr	r3, [pc, #424]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d910      	bls.n	8002b90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b6e:	4b67      	ldr	r3, [pc, #412]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f023 0207 	bic.w	r2, r3, #7
 8002b76:	4965      	ldr	r1, [pc, #404]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7e:	4b63      	ldr	r3, [pc, #396]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d001      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e0b8      	b.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d020      	beq.n	8002bde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0304 	and.w	r3, r3, #4
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d005      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ba8:	4b59      	ldr	r3, [pc, #356]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	4a58      	ldr	r2, [pc, #352]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002bb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0308 	and.w	r3, r3, #8
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d005      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bc0:	4b53      	ldr	r3, [pc, #332]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	4a52      	ldr	r2, [pc, #328]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002bca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bcc:	4b50      	ldr	r3, [pc, #320]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	494d      	ldr	r1, [pc, #308]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d040      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d107      	bne.n	8002c02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf2:	4b47      	ldr	r3, [pc, #284]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d115      	bne.n	8002c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e07f      	b.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d107      	bne.n	8002c1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0a:	4b41      	ldr	r3, [pc, #260]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d109      	bne.n	8002c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e073      	b.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e06b      	b.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c2a:	4b39      	ldr	r3, [pc, #228]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f023 0203 	bic.w	r2, r3, #3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	4936      	ldr	r1, [pc, #216]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c3c:	f7fe fc7c 	bl	8001538 <HAL_GetTick>
 8002c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c44:	f7fe fc78 	bl	8001538 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e053      	b.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f003 020c 	and.w	r2, r3, #12
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d1eb      	bne.n	8002c44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c6c:	4b27      	ldr	r3, [pc, #156]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d210      	bcs.n	8002c9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7a:	4b24      	ldr	r3, [pc, #144]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f023 0207 	bic.w	r2, r3, #7
 8002c82:	4922      	ldr	r1, [pc, #136]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8a:	4b20      	ldr	r3, [pc, #128]	@ (8002d0c <HAL_RCC_ClockConfig+0x1c0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d001      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e032      	b.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d008      	beq.n	8002cba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ca8:	4b19      	ldr	r3, [pc, #100]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4916      	ldr	r1, [pc, #88]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0308 	and.w	r3, r3, #8
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d009      	beq.n	8002cda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cc6:	4b12      	ldr	r3, [pc, #72]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	490e      	ldr	r1, [pc, #56]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cda:	f000 f821 	bl	8002d20 <HAL_RCC_GetSysClockFreq>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	091b      	lsrs	r3, r3, #4
 8002ce6:	f003 030f 	and.w	r3, r3, #15
 8002cea:	490a      	ldr	r1, [pc, #40]	@ (8002d14 <HAL_RCC_ClockConfig+0x1c8>)
 8002cec:	5ccb      	ldrb	r3, [r1, r3]
 8002cee:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf2:	4a09      	ldr	r2, [pc, #36]	@ (8002d18 <HAL_RCC_ClockConfig+0x1cc>)
 8002cf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cf6:	4b09      	ldr	r3, [pc, #36]	@ (8002d1c <HAL_RCC_ClockConfig+0x1d0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fe fbda 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40022000 	.word	0x40022000
 8002d10:	40021000 	.word	0x40021000
 8002d14:	08005254 	.word	0x08005254
 8002d18:	20000000 	.word	0x20000000
 8002d1c:	20000004 	.word	0x20000004

08002d20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b087      	sub	sp, #28
 8002d24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60bb      	str	r3, [r7, #8]
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	2300      	movs	r3, #0
 8002d34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d36:	2300      	movs	r3, #0
 8002d38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f003 030c 	and.w	r3, r3, #12
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	d002      	beq.n	8002d50 <HAL_RCC_GetSysClockFreq+0x30>
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d003      	beq.n	8002d56 <HAL_RCC_GetSysClockFreq+0x36>
 8002d4e:	e027      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d52:	613b      	str	r3, [r7, #16]
      break;
 8002d54:	e027      	b.n	8002da6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	0c9b      	lsrs	r3, r3, #18
 8002d5a:	f003 030f 	and.w	r3, r3, #15
 8002d5e:	4a17      	ldr	r2, [pc, #92]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d60:	5cd3      	ldrb	r3, [r2, r3]
 8002d62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d010      	beq.n	8002d90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d6e:	4b11      	ldr	r3, [pc, #68]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	0c5b      	lsrs	r3, r3, #17
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	4a11      	ldr	r2, [pc, #68]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d7a:	5cd3      	ldrb	r3, [r2, r3]
 8002d7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a0d      	ldr	r2, [pc, #52]	@ (8002db8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d82:	fb03 f202 	mul.w	r2, r3, r2
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	e004      	b.n	8002d9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a0c      	ldr	r2, [pc, #48]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d94:	fb02 f303 	mul.w	r3, r2, r3
 8002d98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	613b      	str	r3, [r7, #16]
      break;
 8002d9e:	e002      	b.n	8002da6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002da0:	4b09      	ldr	r3, [pc, #36]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002da2:	613b      	str	r3, [r7, #16]
      break;
 8002da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002da6:	693b      	ldr	r3, [r7, #16]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	371c      	adds	r7, #28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bc80      	pop	{r7}
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	40021000 	.word	0x40021000
 8002db8:	002ee000 	.word	0x002ee000
 8002dbc:	08006d3c 	.word	0x08006d3c
 8002dc0:	08006d4c 	.word	0x08006d4c
 8002dc4:	003d0900 	.word	0x003d0900
 8002dc8:	007a1200 	.word	0x007a1200

08002dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dd0:	4b02      	ldr	r3, [pc, #8]	@ (8002ddc <HAL_RCC_GetHCLKFreq+0x10>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr
 8002ddc:	20000000 	.word	0x20000000

08002de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002de4:	f7ff fff2 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002de8:	4602      	mov	r2, r0
 8002dea:	4b05      	ldr	r3, [pc, #20]	@ (8002e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	0a1b      	lsrs	r3, r3, #8
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	4903      	ldr	r1, [pc, #12]	@ (8002e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002df6:	5ccb      	ldrb	r3, [r1, r3]
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40021000 	.word	0x40021000
 8002e04:	08005264 	.word	0x08005264

08002e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e0c:	f7ff ffde 	bl	8002dcc <HAL_RCC_GetHCLKFreq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b05      	ldr	r3, [pc, #20]	@ (8002e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	0adb      	lsrs	r3, r3, #11
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	4903      	ldr	r1, [pc, #12]	@ (8002e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e1e:	5ccb      	ldrb	r3, [r1, r3]
 8002e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	08005264 	.word	0x08005264

08002e30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e38:	4b0a      	ldr	r3, [pc, #40]	@ (8002e64 <RCC_Delay+0x34>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e68 <RCC_Delay+0x38>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	0a5b      	lsrs	r3, r3, #9
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	fb02 f303 	mul.w	r3, r2, r3
 8002e4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e4c:	bf00      	nop
  }
  while (Delay --);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1e5a      	subs	r2, r3, #1
 8002e52:	60fa      	str	r2, [r7, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1f9      	bne.n	8002e4c <RCC_Delay+0x1c>
}
 8002e58:	bf00      	nop
 8002e5a:	bf00      	nop
 8002e5c:	3714      	adds	r7, #20
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr
 8002e64:	20000000 	.word	0x20000000
 8002e68:	10624dd3 	.word	0x10624dd3

08002e6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e042      	b.n	8002f04 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d106      	bne.n	8002e98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7fd ff72 	bl	8000d7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2224      	movs	r2, #36	@ 0x24
 8002e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002eae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f000 fdb7 	bl	8003a24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	691a      	ldr	r2, [r3, #16]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ec4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	695a      	ldr	r2, [r3, #20]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ed4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ee4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08a      	sub	sp, #40	@ 0x28
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	603b      	str	r3, [r7, #0]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b20      	cmp	r3, #32
 8002f2a:	d175      	bne.n	8003018 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d002      	beq.n	8002f38 <HAL_UART_Transmit+0x2c>
 8002f32:	88fb      	ldrh	r3, [r7, #6]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d101      	bne.n	8002f3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e06e      	b.n	800301a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2221      	movs	r2, #33	@ 0x21
 8002f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f4a:	f7fe faf5 	bl	8001538 <HAL_GetTick>
 8002f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	88fa      	ldrh	r2, [r7, #6]
 8002f54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	88fa      	ldrh	r2, [r7, #6]
 8002f5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f64:	d108      	bne.n	8002f78 <HAL_UART_Transmit+0x6c>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d104      	bne.n	8002f78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	61bb      	str	r3, [r7, #24]
 8002f76:	e003      	b.n	8002f80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f80:	e02e      	b.n	8002fe0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	2180      	movs	r1, #128	@ 0x80
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 fb1c 	bl	80035ca <UART_WaitOnFlagUntilTimeout>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e03a      	b.n	800301a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10b      	bne.n	8002fc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	881b      	ldrh	r3, [r3, #0]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	3302      	adds	r3, #2
 8002fbe:	61bb      	str	r3, [r7, #24]
 8002fc0:	e007      	b.n	8002fd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	781a      	ldrb	r2, [r3, #0]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1cb      	bne.n	8002f82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2140      	movs	r1, #64	@ 0x40
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	f000 fae8 	bl	80035ca <UART_WaitOnFlagUntilTimeout>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2220      	movs	r2, #32
 8003004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e006      	b.n	800301a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	e000      	b.n	800301a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003018:	2302      	movs	r3, #2
  }
}
 800301a:	4618      	mov	r0, r3
 800301c:	3720      	adds	r7, #32
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b084      	sub	sp, #16
 8003026:	af00      	add	r7, sp, #0
 8003028:	60f8      	str	r0, [r7, #12]
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	4613      	mov	r3, r2
 800302e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b20      	cmp	r3, #32
 800303a:	d112      	bne.n	8003062 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d002      	beq.n	8003048 <HAL_UART_Receive_IT+0x26>
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e00b      	b.n	8003064 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	461a      	mov	r2, r3
 8003056:	68b9      	ldr	r1, [r7, #8]
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 fb0f 	bl	800367c <UART_Start_Receive_IT>
 800305e:	4603      	mov	r3, r0
 8003060:	e000      	b.n	8003064 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003062:	2302      	movs	r3, #2
  }
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b0ba      	sub	sp, #232	@ 0xe8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003092:	2300      	movs	r3, #0
 8003094:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003098:	2300      	movs	r3, #0
 800309a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800309e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80030aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10f      	bne.n	80030d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b6:	f003 0320 	and.w	r3, r3, #32
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d009      	beq.n	80030d2 <HAL_UART_IRQHandler+0x66>
 80030be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030c2:	f003 0320 	and.w	r3, r3, #32
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 fbec 	bl	80038a8 <UART_Receive_IT>
      return;
 80030d0:	e25b      	b.n	800358a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80030d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 80de 	beq.w	8003298 <HAL_UART_IRQHandler+0x22c>
 80030dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d106      	bne.n	80030f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 80d1 	beq.w	8003298 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80030f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00b      	beq.n	800311a <HAL_UART_IRQHandler+0xae>
 8003102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310a:	2b00      	cmp	r3, #0
 800310c:	d005      	beq.n	800311a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003112:	f043 0201 	orr.w	r2, r3, #1
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800311a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00b      	beq.n	800313e <HAL_UART_IRQHandler+0xd2>
 8003126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d005      	beq.n	800313e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003136:	f043 0202 	orr.w	r2, r3, #2
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800313e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00b      	beq.n	8003162 <HAL_UART_IRQHandler+0xf6>
 800314a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d005      	beq.n	8003162 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315a:	f043 0204 	orr.w	r2, r3, #4
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d011      	beq.n	8003192 <HAL_UART_IRQHandler+0x126>
 800316e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003172:	f003 0320 	and.w	r3, r3, #32
 8003176:	2b00      	cmp	r3, #0
 8003178:	d105      	bne.n	8003186 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800317a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d005      	beq.n	8003192 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318a:	f043 0208 	orr.w	r2, r3, #8
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003196:	2b00      	cmp	r3, #0
 8003198:	f000 81f2 	beq.w	8003580 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800319c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031a0:	f003 0320 	and.w	r3, r3, #32
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d008      	beq.n	80031ba <HAL_UART_IRQHandler+0x14e>
 80031a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031ac:	f003 0320 	and.w	r3, r3, #32
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 fb77 	bl	80038a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	695b      	ldr	r3, [r3, #20]
 80031c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	bf14      	ite	ne
 80031c8:	2301      	movne	r3, #1
 80031ca:	2300      	moveq	r3, #0
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d103      	bne.n	80031e6 <HAL_UART_IRQHandler+0x17a>
 80031de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d04f      	beq.n	8003286 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 fa81 	bl	80036ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d041      	beq.n	800327e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3314      	adds	r3, #20
 8003200:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003204:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003208:	e853 3f00 	ldrex	r3, [r3]
 800320c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	3314      	adds	r3, #20
 8003222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003226:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800322a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800322e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003236:	e841 2300 	strex	r3, r2, [r1]
 800323a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800323e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1d9      	bne.n	80031fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800324a:	2b00      	cmp	r3, #0
 800324c:	d013      	beq.n	8003276 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003252:	4a7e      	ldr	r2, [pc, #504]	@ (800344c <HAL_UART_IRQHandler+0x3e0>)
 8003254:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325a:	4618      	mov	r0, r3
 800325c:	f7fe fae2 	bl	8001824 <HAL_DMA_Abort_IT>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d016      	beq.n	8003294 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003270:	4610      	mov	r0, r2
 8003272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003274:	e00e      	b.n	8003294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f993 	bl	80035a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800327c:	e00a      	b.n	8003294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f98f 	bl	80035a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003284:	e006      	b.n	8003294 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f98b 	bl	80035a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003292:	e175      	b.n	8003580 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003294:	bf00      	nop
    return;
 8003296:	e173      	b.n	8003580 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329c:	2b01      	cmp	r3, #1
 800329e:	f040 814f 	bne.w	8003540 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80032a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032a6:	f003 0310 	and.w	r3, r3, #16
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 8148 	beq.w	8003540 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80032b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032b4:	f003 0310 	and.w	r3, r3, #16
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 8141 	beq.w	8003540 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032be:	2300      	movs	r3, #0
 80032c0:	60bb      	str	r3, [r7, #8]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	60bb      	str	r3, [r7, #8]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	60bb      	str	r3, [r7, #8]
 80032d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f000 80b6 	beq.w	8003450 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80032f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	f000 8145 	beq.w	8003584 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003302:	429a      	cmp	r2, r3
 8003304:	f080 813e 	bcs.w	8003584 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800330e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	2b20      	cmp	r3, #32
 8003318:	f000 8088 	beq.w	800342c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	330c      	adds	r3, #12
 8003322:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003326:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800332a:	e853 3f00 	ldrex	r3, [r3]
 800332e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003332:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800333a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	330c      	adds	r3, #12
 8003344:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003348:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800334c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003350:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003354:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003358:	e841 2300 	strex	r3, r2, [r1]
 800335c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003360:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1d9      	bne.n	800331c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	3314      	adds	r3, #20
 800336e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003370:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003372:	e853 3f00 	ldrex	r3, [r3]
 8003376:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003378:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800337a:	f023 0301 	bic.w	r3, r3, #1
 800337e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3314      	adds	r3, #20
 8003388:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800338c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003390:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003392:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003394:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003398:	e841 2300 	strex	r3, r2, [r1]
 800339c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800339e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1e1      	bne.n	8003368 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	3314      	adds	r3, #20
 80033aa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033ae:	e853 3f00 	ldrex	r3, [r3]
 80033b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80033b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	3314      	adds	r3, #20
 80033c4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80033c8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80033ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80033ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80033d0:	e841 2300 	strex	r3, r2, [r1]
 80033d4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80033d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1e3      	bne.n	80033a4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	330c      	adds	r3, #12
 80033f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033f4:	e853 3f00 	ldrex	r3, [r3]
 80033f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80033fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033fc:	f023 0310 	bic.w	r3, r3, #16
 8003400:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	330c      	adds	r3, #12
 800340a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800340e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003410:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003412:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003414:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003416:	e841 2300 	strex	r3, r2, [r1]
 800341a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800341c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1e3      	bne.n	80033ea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003426:	4618      	mov	r0, r3
 8003428:	f7fe f9c1 	bl	80017ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800343a:	b29b      	uxth	r3, r3
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	b29b      	uxth	r3, r3
 8003440:	4619      	mov	r1, r3
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f8b6 	bl	80035b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003448:	e09c      	b.n	8003584 <HAL_UART_IRQHandler+0x518>
 800344a:	bf00      	nop
 800344c:	080037b3 	.word	0x080037b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003458:	b29b      	uxth	r3, r3
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003464:	b29b      	uxth	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 808e 	beq.w	8003588 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800346c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 8089 	beq.w	8003588 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	330c      	adds	r3, #12
 800347c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800347e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003480:	e853 3f00 	ldrex	r3, [r3]
 8003484:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800348c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	330c      	adds	r3, #12
 8003496:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800349a:	647a      	str	r2, [r7, #68]	@ 0x44
 800349c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800349e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034a2:	e841 2300 	strex	r3, r2, [r1]
 80034a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1e3      	bne.n	8003476 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	3314      	adds	r3, #20
 80034b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b8:	e853 3f00 	ldrex	r3, [r3]
 80034bc:	623b      	str	r3, [r7, #32]
   return(result);
 80034be:	6a3b      	ldr	r3, [r7, #32]
 80034c0:	f023 0301 	bic.w	r3, r3, #1
 80034c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	3314      	adds	r3, #20
 80034ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80034d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80034d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80034d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034da:	e841 2300 	strex	r3, r2, [r1]
 80034de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80034e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1e3      	bne.n	80034ae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	330c      	adds	r3, #12
 80034fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	e853 3f00 	ldrex	r3, [r3]
 8003502:	60fb      	str	r3, [r7, #12]
   return(result);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f023 0310 	bic.w	r3, r3, #16
 800350a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	330c      	adds	r3, #12
 8003514:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003518:	61fa      	str	r2, [r7, #28]
 800351a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800351c:	69b9      	ldr	r1, [r7, #24]
 800351e:	69fa      	ldr	r2, [r7, #28]
 8003520:	e841 2300 	strex	r3, r2, [r1]
 8003524:	617b      	str	r3, [r7, #20]
   return(result);
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1e3      	bne.n	80034f4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2202      	movs	r2, #2
 8003530:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003532:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003536:	4619      	mov	r1, r3
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 f83b 	bl	80035b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800353e:	e023      	b.n	8003588 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003548:	2b00      	cmp	r3, #0
 800354a:	d009      	beq.n	8003560 <HAL_UART_IRQHandler+0x4f4>
 800354c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 f93e 	bl	80037da <UART_Transmit_IT>
    return;
 800355e:	e014      	b.n	800358a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00e      	beq.n	800358a <HAL_UART_IRQHandler+0x51e>
 800356c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f97d 	bl	8003878 <UART_EndTransmit_IT>
    return;
 800357e:	e004      	b.n	800358a <HAL_UART_IRQHandler+0x51e>
    return;
 8003580:	bf00      	nop
 8003582:	e002      	b.n	800358a <HAL_UART_IRQHandler+0x51e>
      return;
 8003584:	bf00      	nop
 8003586:	e000      	b.n	800358a <HAL_UART_IRQHandler+0x51e>
      return;
 8003588:	bf00      	nop
  }
}
 800358a:	37e8      	adds	r7, #232	@ 0xe8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr

080035a2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr

080035b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	460b      	mov	r3, r1
 80035be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr

080035ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	60f8      	str	r0, [r7, #12]
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	603b      	str	r3, [r7, #0]
 80035d6:	4613      	mov	r3, r2
 80035d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035da:	e03b      	b.n	8003654 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035dc:	6a3b      	ldr	r3, [r7, #32]
 80035de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e2:	d037      	beq.n	8003654 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035e4:	f7fd ffa8 	bl	8001538 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	6a3a      	ldr	r2, [r7, #32]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d302      	bcc.n	80035fa <UART_WaitOnFlagUntilTimeout+0x30>
 80035f4:	6a3b      	ldr	r3, [r7, #32]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e03a      	b.n	8003674 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	f003 0304 	and.w	r3, r3, #4
 8003608:	2b00      	cmp	r3, #0
 800360a:	d023      	beq.n	8003654 <UART_WaitOnFlagUntilTimeout+0x8a>
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b80      	cmp	r3, #128	@ 0x80
 8003610:	d020      	beq.n	8003654 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b40      	cmp	r3, #64	@ 0x40
 8003616:	d01d      	beq.n	8003654 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b08      	cmp	r3, #8
 8003624:	d116      	bne.n	8003654 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f856 	bl	80036ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2208      	movs	r2, #8
 8003646:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e00f      	b.n	8003674 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	4013      	ands	r3, r2
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	429a      	cmp	r2, r3
 8003662:	bf0c      	ite	eq
 8003664:	2301      	moveq	r3, #1
 8003666:	2300      	movne	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	79fb      	ldrb	r3, [r7, #7]
 800366e:	429a      	cmp	r2, r3
 8003670:	d0b4      	beq.n	80035dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3718      	adds	r7, #24
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	4613      	mov	r3, r2
 8003688:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	88fa      	ldrh	r2, [r7, #6]
 8003694:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	88fa      	ldrh	r2, [r7, #6]
 800369a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2222      	movs	r2, #34	@ 0x22
 80036a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d007      	beq.n	80036c2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68da      	ldr	r2, [r3, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036c0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f042 0201 	orr.w	r2, r2, #1
 80036d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68da      	ldr	r2, [r3, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f042 0220 	orr.w	r2, r2, #32
 80036e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3714      	adds	r7, #20
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bc80      	pop	{r7}
 80036ec:	4770      	bx	lr

080036ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b095      	sub	sp, #84	@ 0x54
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	330c      	adds	r3, #12
 80036fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003700:	e853 3f00 	ldrex	r3, [r3]
 8003704:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003708:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800370c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	330c      	adds	r3, #12
 8003714:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003716:	643a      	str	r2, [r7, #64]	@ 0x40
 8003718:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800371a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800371c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800371e:	e841 2300 	strex	r3, r2, [r1]
 8003722:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1e5      	bne.n	80036f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	3314      	adds	r3, #20
 8003730:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	e853 3f00 	ldrex	r3, [r3]
 8003738:	61fb      	str	r3, [r7, #28]
   return(result);
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	f023 0301 	bic.w	r3, r3, #1
 8003740:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	3314      	adds	r3, #20
 8003748:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800374a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800374c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003750:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003752:	e841 2300 	strex	r3, r2, [r1]
 8003756:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1e5      	bne.n	800372a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003762:	2b01      	cmp	r3, #1
 8003764:	d119      	bne.n	800379a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	330c      	adds	r3, #12
 800376c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	e853 3f00 	ldrex	r3, [r3]
 8003774:	60bb      	str	r3, [r7, #8]
   return(result);
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	f023 0310 	bic.w	r3, r3, #16
 800377c:	647b      	str	r3, [r7, #68]	@ 0x44
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	330c      	adds	r3, #12
 8003784:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003786:	61ba      	str	r2, [r7, #24]
 8003788:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800378a:	6979      	ldr	r1, [r7, #20]
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	e841 2300 	strex	r3, r2, [r1]
 8003792:	613b      	str	r3, [r7, #16]
   return(result);
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1e5      	bne.n	8003766 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2220      	movs	r2, #32
 800379e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80037a8:	bf00      	nop
 80037aa:	3754      	adds	r7, #84	@ 0x54
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bc80      	pop	{r7}
 80037b0:	4770      	bx	lr

080037b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b084      	sub	sp, #16
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f7ff fee8 	bl	80035a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037d2:	bf00      	nop
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80037da:	b480      	push	{r7}
 80037dc:	b085      	sub	sp, #20
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b21      	cmp	r3, #33	@ 0x21
 80037ec:	d13e      	bne.n	800386c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037f6:	d114      	bne.n	8003822 <UART_Transmit_IT+0x48>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d110      	bne.n	8003822 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	881b      	ldrh	r3, [r3, #0]
 800380a:	461a      	mov	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003814:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	1c9a      	adds	r2, r3, #2
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	621a      	str	r2, [r3, #32]
 8003820:	e008      	b.n	8003834 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	1c59      	adds	r1, r3, #1
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6211      	str	r1, [r2, #32]
 800382c:	781a      	ldrb	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003838:	b29b      	uxth	r3, r3
 800383a:	3b01      	subs	r3, #1
 800383c:	b29b      	uxth	r3, r3
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	4619      	mov	r1, r3
 8003842:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10f      	bne.n	8003868 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68da      	ldr	r2, [r3, #12]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003856:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68da      	ldr	r2, [r3, #12]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003866:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003868:	2300      	movs	r3, #0
 800386a:	e000      	b.n	800386e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800386c:	2302      	movs	r3, #2
  }
}
 800386e:	4618      	mov	r0, r3
 8003870:	3714      	adds	r7, #20
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800388e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7ff fe79 	bl	8003590 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08c      	sub	sp, #48	@ 0x30
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b22      	cmp	r3, #34	@ 0x22
 80038ba:	f040 80ae 	bne.w	8003a1a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038c6:	d117      	bne.n	80038f8 <UART_Receive_IT+0x50>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d113      	bne.n	80038f8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80038d0:	2300      	movs	r3, #0
 80038d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f0:	1c9a      	adds	r2, r3, #2
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80038f6:	e026      	b.n	8003946 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80038fe:	2300      	movs	r3, #0
 8003900:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800390a:	d007      	beq.n	800391c <UART_Receive_IT+0x74>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d10a      	bne.n	800392a <UART_Receive_IT+0x82>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d106      	bne.n	800392a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	b2da      	uxtb	r2, r3
 8003924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003926:	701a      	strb	r2, [r3, #0]
 8003928:	e008      	b.n	800393c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	b2db      	uxtb	r3, r3
 8003932:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003936:	b2da      	uxtb	r2, r3
 8003938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800393a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29b      	uxth	r3, r3
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	4619      	mov	r1, r3
 8003954:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003956:	2b00      	cmp	r3, #0
 8003958:	d15d      	bne.n	8003a16 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0220 	bic.w	r2, r2, #32
 8003968:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68da      	ldr	r2, [r3, #12]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003978:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695a      	ldr	r2, [r3, #20]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0201 	bic.w	r2, r2, #1
 8003988:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2220      	movs	r2, #32
 800398e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399c:	2b01      	cmp	r3, #1
 800399e:	d135      	bne.n	8003a0c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	330c      	adds	r3, #12
 80039ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	613b      	str	r3, [r7, #16]
   return(result);
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	f023 0310 	bic.w	r3, r3, #16
 80039bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	330c      	adds	r3, #12
 80039c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039c6:	623a      	str	r2, [r7, #32]
 80039c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ca:	69f9      	ldr	r1, [r7, #28]
 80039cc:	6a3a      	ldr	r2, [r7, #32]
 80039ce:	e841 2300 	strex	r3, r2, [r1]
 80039d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1e5      	bne.n	80039a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0310 	and.w	r3, r3, #16
 80039e4:	2b10      	cmp	r3, #16
 80039e6:	d10a      	bne.n	80039fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039e8:	2300      	movs	r3, #0
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a02:	4619      	mov	r1, r3
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7ff fdd5 	bl	80035b4 <HAL_UARTEx_RxEventCallback>
 8003a0a:	e002      	b.n	8003a12 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7fc fba5 	bl	800015c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a12:	2300      	movs	r3, #0
 8003a14:	e002      	b.n	8003a1c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	e000      	b.n	8003a1c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003a1a:	2302      	movs	r3, #2
  }
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3730      	adds	r7, #48	@ 0x30
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	68da      	ldr	r2, [r3, #12]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689a      	ldr	r2, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003a5e:	f023 030c 	bic.w	r3, r3, #12
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6812      	ldr	r2, [r2, #0]
 8003a66:	68b9      	ldr	r1, [r7, #8]
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	699a      	ldr	r2, [r3, #24]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a2c      	ldr	r2, [pc, #176]	@ (8003b38 <UART_SetConfig+0x114>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d103      	bne.n	8003a94 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a8c:	f7ff f9bc 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	e002      	b.n	8003a9a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a94:	f7ff f9a4 	bl	8002de0 <HAL_RCC_GetPCLK1Freq>
 8003a98:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009a      	lsls	r2, r3, #2
 8003aa4:	441a      	add	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab0:	4a22      	ldr	r2, [pc, #136]	@ (8003b3c <UART_SetConfig+0x118>)
 8003ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	0119      	lsls	r1, r3, #4
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	4613      	mov	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	009a      	lsls	r2, r3, #2
 8003ac4:	441a      	add	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b3c <UART_SetConfig+0x118>)
 8003ad2:	fba3 0302 	umull	r0, r3, r3, r2
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	2064      	movs	r0, #100	@ 0x64
 8003ada:	fb00 f303 	mul.w	r3, r0, r3
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	3332      	adds	r3, #50	@ 0x32
 8003ae4:	4a15      	ldr	r2, [pc, #84]	@ (8003b3c <UART_SetConfig+0x118>)
 8003ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003af0:	4419      	add	r1, r3
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	009a      	lsls	r2, r3, #2
 8003afc:	441a      	add	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b08:	4b0c      	ldr	r3, [pc, #48]	@ (8003b3c <UART_SetConfig+0x118>)
 8003b0a:	fba3 0302 	umull	r0, r3, r3, r2
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	2064      	movs	r0, #100	@ 0x64
 8003b12:	fb00 f303 	mul.w	r3, r0, r3
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	3332      	adds	r3, #50	@ 0x32
 8003b1c:	4a07      	ldr	r2, [pc, #28]	@ (8003b3c <UART_SetConfig+0x118>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	095b      	lsrs	r3, r3, #5
 8003b24:	f003 020f 	and.w	r2, r3, #15
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	440a      	add	r2, r1
 8003b2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b30:	bf00      	nop
 8003b32:	3710      	adds	r7, #16
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	40013800 	.word	0x40013800
 8003b3c:	51eb851f 	.word	0x51eb851f

08003b40 <atoi>:
 8003b40:	220a      	movs	r2, #10
 8003b42:	2100      	movs	r1, #0
 8003b44:	f000 b87a 	b.w	8003c3c <strtol>

08003b48 <_strtol_l.isra.0>:
 8003b48:	2b24      	cmp	r3, #36	@ 0x24
 8003b4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b4e:	4686      	mov	lr, r0
 8003b50:	4690      	mov	r8, r2
 8003b52:	d801      	bhi.n	8003b58 <_strtol_l.isra.0+0x10>
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d106      	bne.n	8003b66 <_strtol_l.isra.0+0x1e>
 8003b58:	f000 fb4c 	bl	80041f4 <__errno>
 8003b5c:	2316      	movs	r3, #22
 8003b5e:	6003      	str	r3, [r0, #0]
 8003b60:	2000      	movs	r0, #0
 8003b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b66:	460d      	mov	r5, r1
 8003b68:	4833      	ldr	r0, [pc, #204]	@ (8003c38 <_strtol_l.isra.0+0xf0>)
 8003b6a:	462a      	mov	r2, r5
 8003b6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003b70:	5d06      	ldrb	r6, [r0, r4]
 8003b72:	f016 0608 	ands.w	r6, r6, #8
 8003b76:	d1f8      	bne.n	8003b6a <_strtol_l.isra.0+0x22>
 8003b78:	2c2d      	cmp	r4, #45	@ 0x2d
 8003b7a:	d110      	bne.n	8003b9e <_strtol_l.isra.0+0x56>
 8003b7c:	2601      	movs	r6, #1
 8003b7e:	782c      	ldrb	r4, [r5, #0]
 8003b80:	1c95      	adds	r5, r2, #2
 8003b82:	f033 0210 	bics.w	r2, r3, #16
 8003b86:	d115      	bne.n	8003bb4 <_strtol_l.isra.0+0x6c>
 8003b88:	2c30      	cmp	r4, #48	@ 0x30
 8003b8a:	d10d      	bne.n	8003ba8 <_strtol_l.isra.0+0x60>
 8003b8c:	782a      	ldrb	r2, [r5, #0]
 8003b8e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003b92:	2a58      	cmp	r2, #88	@ 0x58
 8003b94:	d108      	bne.n	8003ba8 <_strtol_l.isra.0+0x60>
 8003b96:	786c      	ldrb	r4, [r5, #1]
 8003b98:	3502      	adds	r5, #2
 8003b9a:	2310      	movs	r3, #16
 8003b9c:	e00a      	b.n	8003bb4 <_strtol_l.isra.0+0x6c>
 8003b9e:	2c2b      	cmp	r4, #43	@ 0x2b
 8003ba0:	bf04      	itt	eq
 8003ba2:	782c      	ldrbeq	r4, [r5, #0]
 8003ba4:	1c95      	addeq	r5, r2, #2
 8003ba6:	e7ec      	b.n	8003b82 <_strtol_l.isra.0+0x3a>
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1f6      	bne.n	8003b9a <_strtol_l.isra.0+0x52>
 8003bac:	2c30      	cmp	r4, #48	@ 0x30
 8003bae:	bf14      	ite	ne
 8003bb0:	230a      	movne	r3, #10
 8003bb2:	2308      	moveq	r3, #8
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003bba:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003bbe:	fbbc f9f3 	udiv	r9, ip, r3
 8003bc2:	4610      	mov	r0, r2
 8003bc4:	fb03 ca19 	mls	sl, r3, r9, ip
 8003bc8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003bcc:	2f09      	cmp	r7, #9
 8003bce:	d80f      	bhi.n	8003bf0 <_strtol_l.isra.0+0xa8>
 8003bd0:	463c      	mov	r4, r7
 8003bd2:	42a3      	cmp	r3, r4
 8003bd4:	dd1b      	ble.n	8003c0e <_strtol_l.isra.0+0xc6>
 8003bd6:	1c57      	adds	r7, r2, #1
 8003bd8:	d007      	beq.n	8003bea <_strtol_l.isra.0+0xa2>
 8003bda:	4581      	cmp	r9, r0
 8003bdc:	d314      	bcc.n	8003c08 <_strtol_l.isra.0+0xc0>
 8003bde:	d101      	bne.n	8003be4 <_strtol_l.isra.0+0x9c>
 8003be0:	45a2      	cmp	sl, r4
 8003be2:	db11      	blt.n	8003c08 <_strtol_l.isra.0+0xc0>
 8003be4:	2201      	movs	r2, #1
 8003be6:	fb00 4003 	mla	r0, r0, r3, r4
 8003bea:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003bee:	e7eb      	b.n	8003bc8 <_strtol_l.isra.0+0x80>
 8003bf0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003bf4:	2f19      	cmp	r7, #25
 8003bf6:	d801      	bhi.n	8003bfc <_strtol_l.isra.0+0xb4>
 8003bf8:	3c37      	subs	r4, #55	@ 0x37
 8003bfa:	e7ea      	b.n	8003bd2 <_strtol_l.isra.0+0x8a>
 8003bfc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003c00:	2f19      	cmp	r7, #25
 8003c02:	d804      	bhi.n	8003c0e <_strtol_l.isra.0+0xc6>
 8003c04:	3c57      	subs	r4, #87	@ 0x57
 8003c06:	e7e4      	b.n	8003bd2 <_strtol_l.isra.0+0x8a>
 8003c08:	f04f 32ff 	mov.w	r2, #4294967295
 8003c0c:	e7ed      	b.n	8003bea <_strtol_l.isra.0+0xa2>
 8003c0e:	1c53      	adds	r3, r2, #1
 8003c10:	d108      	bne.n	8003c24 <_strtol_l.isra.0+0xdc>
 8003c12:	2322      	movs	r3, #34	@ 0x22
 8003c14:	4660      	mov	r0, ip
 8003c16:	f8ce 3000 	str.w	r3, [lr]
 8003c1a:	f1b8 0f00 	cmp.w	r8, #0
 8003c1e:	d0a0      	beq.n	8003b62 <_strtol_l.isra.0+0x1a>
 8003c20:	1e69      	subs	r1, r5, #1
 8003c22:	e006      	b.n	8003c32 <_strtol_l.isra.0+0xea>
 8003c24:	b106      	cbz	r6, 8003c28 <_strtol_l.isra.0+0xe0>
 8003c26:	4240      	negs	r0, r0
 8003c28:	f1b8 0f00 	cmp.w	r8, #0
 8003c2c:	d099      	beq.n	8003b62 <_strtol_l.isra.0+0x1a>
 8003c2e:	2a00      	cmp	r2, #0
 8003c30:	d1f6      	bne.n	8003c20 <_strtol_l.isra.0+0xd8>
 8003c32:	f8c8 1000 	str.w	r1, [r8]
 8003c36:	e794      	b.n	8003b62 <_strtol_l.isra.0+0x1a>
 8003c38:	08006d4f 	.word	0x08006d4f

08003c3c <strtol>:
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	460a      	mov	r2, r1
 8003c40:	4601      	mov	r1, r0
 8003c42:	4802      	ldr	r0, [pc, #8]	@ (8003c4c <strtol+0x10>)
 8003c44:	6800      	ldr	r0, [r0, #0]
 8003c46:	f7ff bf7f 	b.w	8003b48 <_strtol_l.isra.0>
 8003c4a:	bf00      	nop
 8003c4c:	20000018 	.word	0x20000018

08003c50 <std>:
 8003c50:	2300      	movs	r3, #0
 8003c52:	b510      	push	{r4, lr}
 8003c54:	4604      	mov	r4, r0
 8003c56:	e9c0 3300 	strd	r3, r3, [r0]
 8003c5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c5e:	6083      	str	r3, [r0, #8]
 8003c60:	8181      	strh	r1, [r0, #12]
 8003c62:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c64:	81c2      	strh	r2, [r0, #14]
 8003c66:	6183      	str	r3, [r0, #24]
 8003c68:	4619      	mov	r1, r3
 8003c6a:	2208      	movs	r2, #8
 8003c6c:	305c      	adds	r0, #92	@ 0x5c
 8003c6e:	f000 fa23 	bl	80040b8 <memset>
 8003c72:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca8 <std+0x58>)
 8003c74:	6224      	str	r4, [r4, #32]
 8003c76:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c78:	4b0c      	ldr	r3, [pc, #48]	@ (8003cac <std+0x5c>)
 8003c7a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb0 <std+0x60>)
 8003c7e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c80:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb4 <std+0x64>)
 8003c82:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c84:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb8 <std+0x68>)
 8003c86:	429c      	cmp	r4, r3
 8003c88:	d006      	beq.n	8003c98 <std+0x48>
 8003c8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003c8e:	4294      	cmp	r4, r2
 8003c90:	d002      	beq.n	8003c98 <std+0x48>
 8003c92:	33d0      	adds	r3, #208	@ 0xd0
 8003c94:	429c      	cmp	r4, r3
 8003c96:	d105      	bne.n	8003ca4 <std+0x54>
 8003c98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ca0:	f000 bad2 	b.w	8004248 <__retarget_lock_init_recursive>
 8003ca4:	bd10      	pop	{r4, pc}
 8003ca6:	bf00      	nop
 8003ca8:	08003f09 	.word	0x08003f09
 8003cac:	08003f2b 	.word	0x08003f2b
 8003cb0:	08003f63 	.word	0x08003f63
 8003cb4:	08003f87 	.word	0x08003f87
 8003cb8:	200005e0 	.word	0x200005e0

08003cbc <stdio_exit_handler>:
 8003cbc:	4a02      	ldr	r2, [pc, #8]	@ (8003cc8 <stdio_exit_handler+0xc>)
 8003cbe:	4903      	ldr	r1, [pc, #12]	@ (8003ccc <stdio_exit_handler+0x10>)
 8003cc0:	4803      	ldr	r0, [pc, #12]	@ (8003cd0 <stdio_exit_handler+0x14>)
 8003cc2:	f000 b869 	b.w	8003d98 <_fwalk_sglue>
 8003cc6:	bf00      	nop
 8003cc8:	2000000c 	.word	0x2000000c
 8003ccc:	08004da9 	.word	0x08004da9
 8003cd0:	2000001c 	.word	0x2000001c

08003cd4 <cleanup_stdio>:
 8003cd4:	6841      	ldr	r1, [r0, #4]
 8003cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8003d08 <cleanup_stdio+0x34>)
 8003cd8:	b510      	push	{r4, lr}
 8003cda:	4299      	cmp	r1, r3
 8003cdc:	4604      	mov	r4, r0
 8003cde:	d001      	beq.n	8003ce4 <cleanup_stdio+0x10>
 8003ce0:	f001 f862 	bl	8004da8 <_fflush_r>
 8003ce4:	68a1      	ldr	r1, [r4, #8]
 8003ce6:	4b09      	ldr	r3, [pc, #36]	@ (8003d0c <cleanup_stdio+0x38>)
 8003ce8:	4299      	cmp	r1, r3
 8003cea:	d002      	beq.n	8003cf2 <cleanup_stdio+0x1e>
 8003cec:	4620      	mov	r0, r4
 8003cee:	f001 f85b 	bl	8004da8 <_fflush_r>
 8003cf2:	68e1      	ldr	r1, [r4, #12]
 8003cf4:	4b06      	ldr	r3, [pc, #24]	@ (8003d10 <cleanup_stdio+0x3c>)
 8003cf6:	4299      	cmp	r1, r3
 8003cf8:	d004      	beq.n	8003d04 <cleanup_stdio+0x30>
 8003cfa:	4620      	mov	r0, r4
 8003cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d00:	f001 b852 	b.w	8004da8 <_fflush_r>
 8003d04:	bd10      	pop	{r4, pc}
 8003d06:	bf00      	nop
 8003d08:	200005e0 	.word	0x200005e0
 8003d0c:	20000648 	.word	0x20000648
 8003d10:	200006b0 	.word	0x200006b0

08003d14 <global_stdio_init.part.0>:
 8003d14:	b510      	push	{r4, lr}
 8003d16:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <global_stdio_init.part.0+0x30>)
 8003d18:	4c0b      	ldr	r4, [pc, #44]	@ (8003d48 <global_stdio_init.part.0+0x34>)
 8003d1a:	4a0c      	ldr	r2, [pc, #48]	@ (8003d4c <global_stdio_init.part.0+0x38>)
 8003d1c:	4620      	mov	r0, r4
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	2104      	movs	r1, #4
 8003d22:	2200      	movs	r2, #0
 8003d24:	f7ff ff94 	bl	8003c50 <std>
 8003d28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	2109      	movs	r1, #9
 8003d30:	f7ff ff8e 	bl	8003c50 <std>
 8003d34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003d38:	2202      	movs	r2, #2
 8003d3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d3e:	2112      	movs	r1, #18
 8003d40:	f7ff bf86 	b.w	8003c50 <std>
 8003d44:	20000718 	.word	0x20000718
 8003d48:	200005e0 	.word	0x200005e0
 8003d4c:	08003cbd 	.word	0x08003cbd

08003d50 <__sfp_lock_acquire>:
 8003d50:	4801      	ldr	r0, [pc, #4]	@ (8003d58 <__sfp_lock_acquire+0x8>)
 8003d52:	f000 ba7a 	b.w	800424a <__retarget_lock_acquire_recursive>
 8003d56:	bf00      	nop
 8003d58:	20000721 	.word	0x20000721

08003d5c <__sfp_lock_release>:
 8003d5c:	4801      	ldr	r0, [pc, #4]	@ (8003d64 <__sfp_lock_release+0x8>)
 8003d5e:	f000 ba75 	b.w	800424c <__retarget_lock_release_recursive>
 8003d62:	bf00      	nop
 8003d64:	20000721 	.word	0x20000721

08003d68 <__sinit>:
 8003d68:	b510      	push	{r4, lr}
 8003d6a:	4604      	mov	r4, r0
 8003d6c:	f7ff fff0 	bl	8003d50 <__sfp_lock_acquire>
 8003d70:	6a23      	ldr	r3, [r4, #32]
 8003d72:	b11b      	cbz	r3, 8003d7c <__sinit+0x14>
 8003d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d78:	f7ff bff0 	b.w	8003d5c <__sfp_lock_release>
 8003d7c:	4b04      	ldr	r3, [pc, #16]	@ (8003d90 <__sinit+0x28>)
 8003d7e:	6223      	str	r3, [r4, #32]
 8003d80:	4b04      	ldr	r3, [pc, #16]	@ (8003d94 <__sinit+0x2c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1f5      	bne.n	8003d74 <__sinit+0xc>
 8003d88:	f7ff ffc4 	bl	8003d14 <global_stdio_init.part.0>
 8003d8c:	e7f2      	b.n	8003d74 <__sinit+0xc>
 8003d8e:	bf00      	nop
 8003d90:	08003cd5 	.word	0x08003cd5
 8003d94:	20000718 	.word	0x20000718

08003d98 <_fwalk_sglue>:
 8003d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d9c:	4607      	mov	r7, r0
 8003d9e:	4688      	mov	r8, r1
 8003da0:	4614      	mov	r4, r2
 8003da2:	2600      	movs	r6, #0
 8003da4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003da8:	f1b9 0901 	subs.w	r9, r9, #1
 8003dac:	d505      	bpl.n	8003dba <_fwalk_sglue+0x22>
 8003dae:	6824      	ldr	r4, [r4, #0]
 8003db0:	2c00      	cmp	r4, #0
 8003db2:	d1f7      	bne.n	8003da4 <_fwalk_sglue+0xc>
 8003db4:	4630      	mov	r0, r6
 8003db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003dba:	89ab      	ldrh	r3, [r5, #12]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d907      	bls.n	8003dd0 <_fwalk_sglue+0x38>
 8003dc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	d003      	beq.n	8003dd0 <_fwalk_sglue+0x38>
 8003dc8:	4629      	mov	r1, r5
 8003dca:	4638      	mov	r0, r7
 8003dcc:	47c0      	blx	r8
 8003dce:	4306      	orrs	r6, r0
 8003dd0:	3568      	adds	r5, #104	@ 0x68
 8003dd2:	e7e9      	b.n	8003da8 <_fwalk_sglue+0x10>

08003dd4 <iprintf>:
 8003dd4:	b40f      	push	{r0, r1, r2, r3}
 8003dd6:	b507      	push	{r0, r1, r2, lr}
 8003dd8:	4906      	ldr	r1, [pc, #24]	@ (8003df4 <iprintf+0x20>)
 8003dda:	ab04      	add	r3, sp, #16
 8003ddc:	6808      	ldr	r0, [r1, #0]
 8003dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8003de2:	6881      	ldr	r1, [r0, #8]
 8003de4:	9301      	str	r3, [sp, #4]
 8003de6:	f000 fcb7 	bl	8004758 <_vfiprintf_r>
 8003dea:	b003      	add	sp, #12
 8003dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8003df0:	b004      	add	sp, #16
 8003df2:	4770      	bx	lr
 8003df4:	20000018 	.word	0x20000018

08003df8 <putchar>:
 8003df8:	4b02      	ldr	r3, [pc, #8]	@ (8003e04 <putchar+0xc>)
 8003dfa:	4601      	mov	r1, r0
 8003dfc:	6818      	ldr	r0, [r3, #0]
 8003dfe:	6882      	ldr	r2, [r0, #8]
 8003e00:	f001 b85b 	b.w	8004eba <_putc_r>
 8003e04:	20000018 	.word	0x20000018

08003e08 <_puts_r>:
 8003e08:	6a03      	ldr	r3, [r0, #32]
 8003e0a:	b570      	push	{r4, r5, r6, lr}
 8003e0c:	4605      	mov	r5, r0
 8003e0e:	460e      	mov	r6, r1
 8003e10:	6884      	ldr	r4, [r0, #8]
 8003e12:	b90b      	cbnz	r3, 8003e18 <_puts_r+0x10>
 8003e14:	f7ff ffa8 	bl	8003d68 <__sinit>
 8003e18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e1a:	07db      	lsls	r3, r3, #31
 8003e1c:	d405      	bmi.n	8003e2a <_puts_r+0x22>
 8003e1e:	89a3      	ldrh	r3, [r4, #12]
 8003e20:	0598      	lsls	r0, r3, #22
 8003e22:	d402      	bmi.n	8003e2a <_puts_r+0x22>
 8003e24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e26:	f000 fa10 	bl	800424a <__retarget_lock_acquire_recursive>
 8003e2a:	89a3      	ldrh	r3, [r4, #12]
 8003e2c:	0719      	lsls	r1, r3, #28
 8003e2e:	d502      	bpl.n	8003e36 <_puts_r+0x2e>
 8003e30:	6923      	ldr	r3, [r4, #16]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d135      	bne.n	8003ea2 <_puts_r+0x9a>
 8003e36:	4621      	mov	r1, r4
 8003e38:	4628      	mov	r0, r5
 8003e3a:	f000 f8e7 	bl	800400c <__swsetup_r>
 8003e3e:	b380      	cbz	r0, 8003ea2 <_puts_r+0x9a>
 8003e40:	f04f 35ff 	mov.w	r5, #4294967295
 8003e44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e46:	07da      	lsls	r2, r3, #31
 8003e48:	d405      	bmi.n	8003e56 <_puts_r+0x4e>
 8003e4a:	89a3      	ldrh	r3, [r4, #12]
 8003e4c:	059b      	lsls	r3, r3, #22
 8003e4e:	d402      	bmi.n	8003e56 <_puts_r+0x4e>
 8003e50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e52:	f000 f9fb 	bl	800424c <__retarget_lock_release_recursive>
 8003e56:	4628      	mov	r0, r5
 8003e58:	bd70      	pop	{r4, r5, r6, pc}
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	da04      	bge.n	8003e68 <_puts_r+0x60>
 8003e5e:	69a2      	ldr	r2, [r4, #24]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	dc17      	bgt.n	8003e94 <_puts_r+0x8c>
 8003e64:	290a      	cmp	r1, #10
 8003e66:	d015      	beq.n	8003e94 <_puts_r+0x8c>
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	6022      	str	r2, [r4, #0]
 8003e6e:	7019      	strb	r1, [r3, #0]
 8003e70:	68a3      	ldr	r3, [r4, #8]
 8003e72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003e76:	3b01      	subs	r3, #1
 8003e78:	60a3      	str	r3, [r4, #8]
 8003e7a:	2900      	cmp	r1, #0
 8003e7c:	d1ed      	bne.n	8003e5a <_puts_r+0x52>
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	da11      	bge.n	8003ea6 <_puts_r+0x9e>
 8003e82:	4622      	mov	r2, r4
 8003e84:	210a      	movs	r1, #10
 8003e86:	4628      	mov	r0, r5
 8003e88:	f000 f881 	bl	8003f8e <__swbuf_r>
 8003e8c:	3001      	adds	r0, #1
 8003e8e:	d0d7      	beq.n	8003e40 <_puts_r+0x38>
 8003e90:	250a      	movs	r5, #10
 8003e92:	e7d7      	b.n	8003e44 <_puts_r+0x3c>
 8003e94:	4622      	mov	r2, r4
 8003e96:	4628      	mov	r0, r5
 8003e98:	f000 f879 	bl	8003f8e <__swbuf_r>
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d1e7      	bne.n	8003e70 <_puts_r+0x68>
 8003ea0:	e7ce      	b.n	8003e40 <_puts_r+0x38>
 8003ea2:	3e01      	subs	r6, #1
 8003ea4:	e7e4      	b.n	8003e70 <_puts_r+0x68>
 8003ea6:	6823      	ldr	r3, [r4, #0]
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	6022      	str	r2, [r4, #0]
 8003eac:	220a      	movs	r2, #10
 8003eae:	701a      	strb	r2, [r3, #0]
 8003eb0:	e7ee      	b.n	8003e90 <_puts_r+0x88>
	...

08003eb4 <puts>:
 8003eb4:	4b02      	ldr	r3, [pc, #8]	@ (8003ec0 <puts+0xc>)
 8003eb6:	4601      	mov	r1, r0
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	f7ff bfa5 	b.w	8003e08 <_puts_r>
 8003ebe:	bf00      	nop
 8003ec0:	20000018 	.word	0x20000018

08003ec4 <siprintf>:
 8003ec4:	b40e      	push	{r1, r2, r3}
 8003ec6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003eca:	b510      	push	{r4, lr}
 8003ecc:	2400      	movs	r4, #0
 8003ece:	b09d      	sub	sp, #116	@ 0x74
 8003ed0:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003ed2:	9002      	str	r0, [sp, #8]
 8003ed4:	9006      	str	r0, [sp, #24]
 8003ed6:	9107      	str	r1, [sp, #28]
 8003ed8:	9104      	str	r1, [sp, #16]
 8003eda:	4809      	ldr	r0, [pc, #36]	@ (8003f00 <siprintf+0x3c>)
 8003edc:	4909      	ldr	r1, [pc, #36]	@ (8003f04 <siprintf+0x40>)
 8003ede:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ee2:	9105      	str	r1, [sp, #20]
 8003ee4:	6800      	ldr	r0, [r0, #0]
 8003ee6:	a902      	add	r1, sp, #8
 8003ee8:	9301      	str	r3, [sp, #4]
 8003eea:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003eec:	f000 fb10 	bl	8004510 <_svfiprintf_r>
 8003ef0:	9b02      	ldr	r3, [sp, #8]
 8003ef2:	701c      	strb	r4, [r3, #0]
 8003ef4:	b01d      	add	sp, #116	@ 0x74
 8003ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003efa:	b003      	add	sp, #12
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	20000018 	.word	0x20000018
 8003f04:	ffff0208 	.word	0xffff0208

08003f08 <__sread>:
 8003f08:	b510      	push	{r4, lr}
 8003f0a:	460c      	mov	r4, r1
 8003f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f10:	f000 f94c 	bl	80041ac <_read_r>
 8003f14:	2800      	cmp	r0, #0
 8003f16:	bfab      	itete	ge
 8003f18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003f1a:	89a3      	ldrhlt	r3, [r4, #12]
 8003f1c:	181b      	addge	r3, r3, r0
 8003f1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003f22:	bfac      	ite	ge
 8003f24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003f26:	81a3      	strhlt	r3, [r4, #12]
 8003f28:	bd10      	pop	{r4, pc}

08003f2a <__swrite>:
 8003f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f2e:	461f      	mov	r7, r3
 8003f30:	898b      	ldrh	r3, [r1, #12]
 8003f32:	4605      	mov	r5, r0
 8003f34:	05db      	lsls	r3, r3, #23
 8003f36:	460c      	mov	r4, r1
 8003f38:	4616      	mov	r6, r2
 8003f3a:	d505      	bpl.n	8003f48 <__swrite+0x1e>
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f44:	f000 f920 	bl	8004188 <_lseek_r>
 8003f48:	89a3      	ldrh	r3, [r4, #12]
 8003f4a:	4632      	mov	r2, r6
 8003f4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f50:	81a3      	strh	r3, [r4, #12]
 8003f52:	4628      	mov	r0, r5
 8003f54:	463b      	mov	r3, r7
 8003f56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f5e:	f000 b937 	b.w	80041d0 <_write_r>

08003f62 <__sseek>:
 8003f62:	b510      	push	{r4, lr}
 8003f64:	460c      	mov	r4, r1
 8003f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f6a:	f000 f90d 	bl	8004188 <_lseek_r>
 8003f6e:	1c43      	adds	r3, r0, #1
 8003f70:	89a3      	ldrh	r3, [r4, #12]
 8003f72:	bf15      	itete	ne
 8003f74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003f76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003f7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003f7e:	81a3      	strheq	r3, [r4, #12]
 8003f80:	bf18      	it	ne
 8003f82:	81a3      	strhne	r3, [r4, #12]
 8003f84:	bd10      	pop	{r4, pc}

08003f86 <__sclose>:
 8003f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f8a:	f000 b8ed 	b.w	8004168 <_close_r>

08003f8e <__swbuf_r>:
 8003f8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f90:	460e      	mov	r6, r1
 8003f92:	4614      	mov	r4, r2
 8003f94:	4605      	mov	r5, r0
 8003f96:	b118      	cbz	r0, 8003fa0 <__swbuf_r+0x12>
 8003f98:	6a03      	ldr	r3, [r0, #32]
 8003f9a:	b90b      	cbnz	r3, 8003fa0 <__swbuf_r+0x12>
 8003f9c:	f7ff fee4 	bl	8003d68 <__sinit>
 8003fa0:	69a3      	ldr	r3, [r4, #24]
 8003fa2:	60a3      	str	r3, [r4, #8]
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	071a      	lsls	r2, r3, #28
 8003fa8:	d501      	bpl.n	8003fae <__swbuf_r+0x20>
 8003faa:	6923      	ldr	r3, [r4, #16]
 8003fac:	b943      	cbnz	r3, 8003fc0 <__swbuf_r+0x32>
 8003fae:	4621      	mov	r1, r4
 8003fb0:	4628      	mov	r0, r5
 8003fb2:	f000 f82b 	bl	800400c <__swsetup_r>
 8003fb6:	b118      	cbz	r0, 8003fc0 <__swbuf_r+0x32>
 8003fb8:	f04f 37ff 	mov.w	r7, #4294967295
 8003fbc:	4638      	mov	r0, r7
 8003fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	6922      	ldr	r2, [r4, #16]
 8003fc4:	b2f6      	uxtb	r6, r6
 8003fc6:	1a98      	subs	r0, r3, r2
 8003fc8:	6963      	ldr	r3, [r4, #20]
 8003fca:	4637      	mov	r7, r6
 8003fcc:	4283      	cmp	r3, r0
 8003fce:	dc05      	bgt.n	8003fdc <__swbuf_r+0x4e>
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	4628      	mov	r0, r5
 8003fd4:	f000 fee8 	bl	8004da8 <_fflush_r>
 8003fd8:	2800      	cmp	r0, #0
 8003fda:	d1ed      	bne.n	8003fb8 <__swbuf_r+0x2a>
 8003fdc:	68a3      	ldr	r3, [r4, #8]
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	60a3      	str	r3, [r4, #8]
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	6022      	str	r2, [r4, #0]
 8003fe8:	701e      	strb	r6, [r3, #0]
 8003fea:	6962      	ldr	r2, [r4, #20]
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d004      	beq.n	8003ffc <__swbuf_r+0x6e>
 8003ff2:	89a3      	ldrh	r3, [r4, #12]
 8003ff4:	07db      	lsls	r3, r3, #31
 8003ff6:	d5e1      	bpl.n	8003fbc <__swbuf_r+0x2e>
 8003ff8:	2e0a      	cmp	r6, #10
 8003ffa:	d1df      	bne.n	8003fbc <__swbuf_r+0x2e>
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	4628      	mov	r0, r5
 8004000:	f000 fed2 	bl	8004da8 <_fflush_r>
 8004004:	2800      	cmp	r0, #0
 8004006:	d0d9      	beq.n	8003fbc <__swbuf_r+0x2e>
 8004008:	e7d6      	b.n	8003fb8 <__swbuf_r+0x2a>
	...

0800400c <__swsetup_r>:
 800400c:	b538      	push	{r3, r4, r5, lr}
 800400e:	4b29      	ldr	r3, [pc, #164]	@ (80040b4 <__swsetup_r+0xa8>)
 8004010:	4605      	mov	r5, r0
 8004012:	6818      	ldr	r0, [r3, #0]
 8004014:	460c      	mov	r4, r1
 8004016:	b118      	cbz	r0, 8004020 <__swsetup_r+0x14>
 8004018:	6a03      	ldr	r3, [r0, #32]
 800401a:	b90b      	cbnz	r3, 8004020 <__swsetup_r+0x14>
 800401c:	f7ff fea4 	bl	8003d68 <__sinit>
 8004020:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004024:	0719      	lsls	r1, r3, #28
 8004026:	d422      	bmi.n	800406e <__swsetup_r+0x62>
 8004028:	06da      	lsls	r2, r3, #27
 800402a:	d407      	bmi.n	800403c <__swsetup_r+0x30>
 800402c:	2209      	movs	r2, #9
 800402e:	602a      	str	r2, [r5, #0]
 8004030:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004034:	f04f 30ff 	mov.w	r0, #4294967295
 8004038:	81a3      	strh	r3, [r4, #12]
 800403a:	e033      	b.n	80040a4 <__swsetup_r+0x98>
 800403c:	0758      	lsls	r0, r3, #29
 800403e:	d512      	bpl.n	8004066 <__swsetup_r+0x5a>
 8004040:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004042:	b141      	cbz	r1, 8004056 <__swsetup_r+0x4a>
 8004044:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004048:	4299      	cmp	r1, r3
 800404a:	d002      	beq.n	8004052 <__swsetup_r+0x46>
 800404c:	4628      	mov	r0, r5
 800404e:	f000 f90d 	bl	800426c <_free_r>
 8004052:	2300      	movs	r3, #0
 8004054:	6363      	str	r3, [r4, #52]	@ 0x34
 8004056:	89a3      	ldrh	r3, [r4, #12]
 8004058:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800405c:	81a3      	strh	r3, [r4, #12]
 800405e:	2300      	movs	r3, #0
 8004060:	6063      	str	r3, [r4, #4]
 8004062:	6923      	ldr	r3, [r4, #16]
 8004064:	6023      	str	r3, [r4, #0]
 8004066:	89a3      	ldrh	r3, [r4, #12]
 8004068:	f043 0308 	orr.w	r3, r3, #8
 800406c:	81a3      	strh	r3, [r4, #12]
 800406e:	6923      	ldr	r3, [r4, #16]
 8004070:	b94b      	cbnz	r3, 8004086 <__swsetup_r+0x7a>
 8004072:	89a3      	ldrh	r3, [r4, #12]
 8004074:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800407c:	d003      	beq.n	8004086 <__swsetup_r+0x7a>
 800407e:	4621      	mov	r1, r4
 8004080:	4628      	mov	r0, r5
 8004082:	f000 fede 	bl	8004e42 <__smakebuf_r>
 8004086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800408a:	f013 0201 	ands.w	r2, r3, #1
 800408e:	d00a      	beq.n	80040a6 <__swsetup_r+0x9a>
 8004090:	2200      	movs	r2, #0
 8004092:	60a2      	str	r2, [r4, #8]
 8004094:	6962      	ldr	r2, [r4, #20]
 8004096:	4252      	negs	r2, r2
 8004098:	61a2      	str	r2, [r4, #24]
 800409a:	6922      	ldr	r2, [r4, #16]
 800409c:	b942      	cbnz	r2, 80040b0 <__swsetup_r+0xa4>
 800409e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80040a2:	d1c5      	bne.n	8004030 <__swsetup_r+0x24>
 80040a4:	bd38      	pop	{r3, r4, r5, pc}
 80040a6:	0799      	lsls	r1, r3, #30
 80040a8:	bf58      	it	pl
 80040aa:	6962      	ldrpl	r2, [r4, #20]
 80040ac:	60a2      	str	r2, [r4, #8]
 80040ae:	e7f4      	b.n	800409a <__swsetup_r+0x8e>
 80040b0:	2000      	movs	r0, #0
 80040b2:	e7f7      	b.n	80040a4 <__swsetup_r+0x98>
 80040b4:	20000018 	.word	0x20000018

080040b8 <memset>:
 80040b8:	4603      	mov	r3, r0
 80040ba:	4402      	add	r2, r0
 80040bc:	4293      	cmp	r3, r2
 80040be:	d100      	bne.n	80040c2 <memset+0xa>
 80040c0:	4770      	bx	lr
 80040c2:	f803 1b01 	strb.w	r1, [r3], #1
 80040c6:	e7f9      	b.n	80040bc <memset+0x4>

080040c8 <strcasecmp>:
 80040c8:	4602      	mov	r2, r0
 80040ca:	b530      	push	{r4, r5, lr}
 80040cc:	4d0b      	ldr	r5, [pc, #44]	@ (80040fc <strcasecmp+0x34>)
 80040ce:	f812 3b01 	ldrb.w	r3, [r2], #1
 80040d2:	5ce8      	ldrb	r0, [r5, r3]
 80040d4:	f000 0003 	and.w	r0, r0, #3
 80040d8:	2801      	cmp	r0, #1
 80040da:	f811 0b01 	ldrb.w	r0, [r1], #1
 80040de:	bf08      	it	eq
 80040e0:	3320      	addeq	r3, #32
 80040e2:	5c2c      	ldrb	r4, [r5, r0]
 80040e4:	f004 0403 	and.w	r4, r4, #3
 80040e8:	2c01      	cmp	r4, #1
 80040ea:	bf08      	it	eq
 80040ec:	3020      	addeq	r0, #32
 80040ee:	1a1b      	subs	r3, r3, r0
 80040f0:	d102      	bne.n	80040f8 <strcasecmp+0x30>
 80040f2:	2800      	cmp	r0, #0
 80040f4:	d1eb      	bne.n	80040ce <strcasecmp+0x6>
 80040f6:	bd30      	pop	{r4, r5, pc}
 80040f8:	4618      	mov	r0, r3
 80040fa:	e7fc      	b.n	80040f6 <strcasecmp+0x2e>
 80040fc:	08006d4f 	.word	0x08006d4f

08004100 <strncasecmp>:
 8004100:	b570      	push	{r4, r5, r6, lr}
 8004102:	4605      	mov	r5, r0
 8004104:	4e0d      	ldr	r6, [pc, #52]	@ (800413c <strncasecmp+0x3c>)
 8004106:	440a      	add	r2, r1
 8004108:	428a      	cmp	r2, r1
 800410a:	d101      	bne.n	8004110 <strncasecmp+0x10>
 800410c:	2000      	movs	r0, #0
 800410e:	e013      	b.n	8004138 <strncasecmp+0x38>
 8004110:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004114:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004118:	5cf0      	ldrb	r0, [r6, r3]
 800411a:	f000 0003 	and.w	r0, r0, #3
 800411e:	2801      	cmp	r0, #1
 8004120:	5d30      	ldrb	r0, [r6, r4]
 8004122:	bf08      	it	eq
 8004124:	3320      	addeq	r3, #32
 8004126:	f000 0003 	and.w	r0, r0, #3
 800412a:	2801      	cmp	r0, #1
 800412c:	bf08      	it	eq
 800412e:	3420      	addeq	r4, #32
 8004130:	1b18      	subs	r0, r3, r4
 8004132:	d101      	bne.n	8004138 <strncasecmp+0x38>
 8004134:	2c00      	cmp	r4, #0
 8004136:	d1e7      	bne.n	8004108 <strncasecmp+0x8>
 8004138:	bd70      	pop	{r4, r5, r6, pc}
 800413a:	bf00      	nop
 800413c:	08006d4f 	.word	0x08006d4f

08004140 <strncpy>:
 8004140:	4603      	mov	r3, r0
 8004142:	b510      	push	{r4, lr}
 8004144:	3901      	subs	r1, #1
 8004146:	b132      	cbz	r2, 8004156 <strncpy+0x16>
 8004148:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800414c:	3a01      	subs	r2, #1
 800414e:	f803 4b01 	strb.w	r4, [r3], #1
 8004152:	2c00      	cmp	r4, #0
 8004154:	d1f7      	bne.n	8004146 <strncpy+0x6>
 8004156:	2100      	movs	r1, #0
 8004158:	441a      	add	r2, r3
 800415a:	4293      	cmp	r3, r2
 800415c:	d100      	bne.n	8004160 <strncpy+0x20>
 800415e:	bd10      	pop	{r4, pc}
 8004160:	f803 1b01 	strb.w	r1, [r3], #1
 8004164:	e7f9      	b.n	800415a <strncpy+0x1a>
	...

08004168 <_close_r>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	2300      	movs	r3, #0
 800416c:	4d05      	ldr	r5, [pc, #20]	@ (8004184 <_close_r+0x1c>)
 800416e:	4604      	mov	r4, r0
 8004170:	4608      	mov	r0, r1
 8004172:	602b      	str	r3, [r5, #0]
 8004174:	f7fc febf 	bl	8000ef6 <_close>
 8004178:	1c43      	adds	r3, r0, #1
 800417a:	d102      	bne.n	8004182 <_close_r+0x1a>
 800417c:	682b      	ldr	r3, [r5, #0]
 800417e:	b103      	cbz	r3, 8004182 <_close_r+0x1a>
 8004180:	6023      	str	r3, [r4, #0]
 8004182:	bd38      	pop	{r3, r4, r5, pc}
 8004184:	2000071c 	.word	0x2000071c

08004188 <_lseek_r>:
 8004188:	b538      	push	{r3, r4, r5, lr}
 800418a:	4604      	mov	r4, r0
 800418c:	4608      	mov	r0, r1
 800418e:	4611      	mov	r1, r2
 8004190:	2200      	movs	r2, #0
 8004192:	4d05      	ldr	r5, [pc, #20]	@ (80041a8 <_lseek_r+0x20>)
 8004194:	602a      	str	r2, [r5, #0]
 8004196:	461a      	mov	r2, r3
 8004198:	f7fc fed1 	bl	8000f3e <_lseek>
 800419c:	1c43      	adds	r3, r0, #1
 800419e:	d102      	bne.n	80041a6 <_lseek_r+0x1e>
 80041a0:	682b      	ldr	r3, [r5, #0]
 80041a2:	b103      	cbz	r3, 80041a6 <_lseek_r+0x1e>
 80041a4:	6023      	str	r3, [r4, #0]
 80041a6:	bd38      	pop	{r3, r4, r5, pc}
 80041a8:	2000071c 	.word	0x2000071c

080041ac <_read_r>:
 80041ac:	b538      	push	{r3, r4, r5, lr}
 80041ae:	4604      	mov	r4, r0
 80041b0:	4608      	mov	r0, r1
 80041b2:	4611      	mov	r1, r2
 80041b4:	2200      	movs	r2, #0
 80041b6:	4d05      	ldr	r5, [pc, #20]	@ (80041cc <_read_r+0x20>)
 80041b8:	602a      	str	r2, [r5, #0]
 80041ba:	461a      	mov	r2, r3
 80041bc:	f7fc fe62 	bl	8000e84 <_read>
 80041c0:	1c43      	adds	r3, r0, #1
 80041c2:	d102      	bne.n	80041ca <_read_r+0x1e>
 80041c4:	682b      	ldr	r3, [r5, #0]
 80041c6:	b103      	cbz	r3, 80041ca <_read_r+0x1e>
 80041c8:	6023      	str	r3, [r4, #0]
 80041ca:	bd38      	pop	{r3, r4, r5, pc}
 80041cc:	2000071c 	.word	0x2000071c

080041d0 <_write_r>:
 80041d0:	b538      	push	{r3, r4, r5, lr}
 80041d2:	4604      	mov	r4, r0
 80041d4:	4608      	mov	r0, r1
 80041d6:	4611      	mov	r1, r2
 80041d8:	2200      	movs	r2, #0
 80041da:	4d05      	ldr	r5, [pc, #20]	@ (80041f0 <_write_r+0x20>)
 80041dc:	602a      	str	r2, [r5, #0]
 80041de:	461a      	mov	r2, r3
 80041e0:	f7fc fe6d 	bl	8000ebe <_write>
 80041e4:	1c43      	adds	r3, r0, #1
 80041e6:	d102      	bne.n	80041ee <_write_r+0x1e>
 80041e8:	682b      	ldr	r3, [r5, #0]
 80041ea:	b103      	cbz	r3, 80041ee <_write_r+0x1e>
 80041ec:	6023      	str	r3, [r4, #0]
 80041ee:	bd38      	pop	{r3, r4, r5, pc}
 80041f0:	2000071c 	.word	0x2000071c

080041f4 <__errno>:
 80041f4:	4b01      	ldr	r3, [pc, #4]	@ (80041fc <__errno+0x8>)
 80041f6:	6818      	ldr	r0, [r3, #0]
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	20000018 	.word	0x20000018

08004200 <__libc_init_array>:
 8004200:	b570      	push	{r4, r5, r6, lr}
 8004202:	2600      	movs	r6, #0
 8004204:	4d0c      	ldr	r5, [pc, #48]	@ (8004238 <__libc_init_array+0x38>)
 8004206:	4c0d      	ldr	r4, [pc, #52]	@ (800423c <__libc_init_array+0x3c>)
 8004208:	1b64      	subs	r4, r4, r5
 800420a:	10a4      	asrs	r4, r4, #2
 800420c:	42a6      	cmp	r6, r4
 800420e:	d109      	bne.n	8004224 <__libc_init_array+0x24>
 8004210:	f000 ff18 	bl	8005044 <_init>
 8004214:	2600      	movs	r6, #0
 8004216:	4d0a      	ldr	r5, [pc, #40]	@ (8004240 <__libc_init_array+0x40>)
 8004218:	4c0a      	ldr	r4, [pc, #40]	@ (8004244 <__libc_init_array+0x44>)
 800421a:	1b64      	subs	r4, r4, r5
 800421c:	10a4      	asrs	r4, r4, #2
 800421e:	42a6      	cmp	r6, r4
 8004220:	d105      	bne.n	800422e <__libc_init_array+0x2e>
 8004222:	bd70      	pop	{r4, r5, r6, pc}
 8004224:	f855 3b04 	ldr.w	r3, [r5], #4
 8004228:	4798      	blx	r3
 800422a:	3601      	adds	r6, #1
 800422c:	e7ee      	b.n	800420c <__libc_init_array+0xc>
 800422e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004232:	4798      	blx	r3
 8004234:	3601      	adds	r6, #1
 8004236:	e7f2      	b.n	800421e <__libc_init_array+0x1e>
 8004238:	08006e8c 	.word	0x08006e8c
 800423c:	08006e8c 	.word	0x08006e8c
 8004240:	08006e8c 	.word	0x08006e8c
 8004244:	08006e90 	.word	0x08006e90

08004248 <__retarget_lock_init_recursive>:
 8004248:	4770      	bx	lr

0800424a <__retarget_lock_acquire_recursive>:
 800424a:	4770      	bx	lr

0800424c <__retarget_lock_release_recursive>:
 800424c:	4770      	bx	lr

0800424e <memcpy>:
 800424e:	440a      	add	r2, r1
 8004250:	4291      	cmp	r1, r2
 8004252:	f100 33ff 	add.w	r3, r0, #4294967295
 8004256:	d100      	bne.n	800425a <memcpy+0xc>
 8004258:	4770      	bx	lr
 800425a:	b510      	push	{r4, lr}
 800425c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004260:	4291      	cmp	r1, r2
 8004262:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004266:	d1f9      	bne.n	800425c <memcpy+0xe>
 8004268:	bd10      	pop	{r4, pc}
	...

0800426c <_free_r>:
 800426c:	b538      	push	{r3, r4, r5, lr}
 800426e:	4605      	mov	r5, r0
 8004270:	2900      	cmp	r1, #0
 8004272:	d040      	beq.n	80042f6 <_free_r+0x8a>
 8004274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004278:	1f0c      	subs	r4, r1, #4
 800427a:	2b00      	cmp	r3, #0
 800427c:	bfb8      	it	lt
 800427e:	18e4      	addlt	r4, r4, r3
 8004280:	f000 f8de 	bl	8004440 <__malloc_lock>
 8004284:	4a1c      	ldr	r2, [pc, #112]	@ (80042f8 <_free_r+0x8c>)
 8004286:	6813      	ldr	r3, [r2, #0]
 8004288:	b933      	cbnz	r3, 8004298 <_free_r+0x2c>
 800428a:	6063      	str	r3, [r4, #4]
 800428c:	6014      	str	r4, [r2, #0]
 800428e:	4628      	mov	r0, r5
 8004290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004294:	f000 b8da 	b.w	800444c <__malloc_unlock>
 8004298:	42a3      	cmp	r3, r4
 800429a:	d908      	bls.n	80042ae <_free_r+0x42>
 800429c:	6820      	ldr	r0, [r4, #0]
 800429e:	1821      	adds	r1, r4, r0
 80042a0:	428b      	cmp	r3, r1
 80042a2:	bf01      	itttt	eq
 80042a4:	6819      	ldreq	r1, [r3, #0]
 80042a6:	685b      	ldreq	r3, [r3, #4]
 80042a8:	1809      	addeq	r1, r1, r0
 80042aa:	6021      	streq	r1, [r4, #0]
 80042ac:	e7ed      	b.n	800428a <_free_r+0x1e>
 80042ae:	461a      	mov	r2, r3
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	b10b      	cbz	r3, 80042b8 <_free_r+0x4c>
 80042b4:	42a3      	cmp	r3, r4
 80042b6:	d9fa      	bls.n	80042ae <_free_r+0x42>
 80042b8:	6811      	ldr	r1, [r2, #0]
 80042ba:	1850      	adds	r0, r2, r1
 80042bc:	42a0      	cmp	r0, r4
 80042be:	d10b      	bne.n	80042d8 <_free_r+0x6c>
 80042c0:	6820      	ldr	r0, [r4, #0]
 80042c2:	4401      	add	r1, r0
 80042c4:	1850      	adds	r0, r2, r1
 80042c6:	4283      	cmp	r3, r0
 80042c8:	6011      	str	r1, [r2, #0]
 80042ca:	d1e0      	bne.n	800428e <_free_r+0x22>
 80042cc:	6818      	ldr	r0, [r3, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	4408      	add	r0, r1
 80042d2:	6010      	str	r0, [r2, #0]
 80042d4:	6053      	str	r3, [r2, #4]
 80042d6:	e7da      	b.n	800428e <_free_r+0x22>
 80042d8:	d902      	bls.n	80042e0 <_free_r+0x74>
 80042da:	230c      	movs	r3, #12
 80042dc:	602b      	str	r3, [r5, #0]
 80042de:	e7d6      	b.n	800428e <_free_r+0x22>
 80042e0:	6820      	ldr	r0, [r4, #0]
 80042e2:	1821      	adds	r1, r4, r0
 80042e4:	428b      	cmp	r3, r1
 80042e6:	bf01      	itttt	eq
 80042e8:	6819      	ldreq	r1, [r3, #0]
 80042ea:	685b      	ldreq	r3, [r3, #4]
 80042ec:	1809      	addeq	r1, r1, r0
 80042ee:	6021      	streq	r1, [r4, #0]
 80042f0:	6063      	str	r3, [r4, #4]
 80042f2:	6054      	str	r4, [r2, #4]
 80042f4:	e7cb      	b.n	800428e <_free_r+0x22>
 80042f6:	bd38      	pop	{r3, r4, r5, pc}
 80042f8:	20000728 	.word	0x20000728

080042fc <sbrk_aligned>:
 80042fc:	b570      	push	{r4, r5, r6, lr}
 80042fe:	4e0f      	ldr	r6, [pc, #60]	@ (800433c <sbrk_aligned+0x40>)
 8004300:	460c      	mov	r4, r1
 8004302:	6831      	ldr	r1, [r6, #0]
 8004304:	4605      	mov	r5, r0
 8004306:	b911      	cbnz	r1, 800430e <sbrk_aligned+0x12>
 8004308:	f000 fe48 	bl	8004f9c <_sbrk_r>
 800430c:	6030      	str	r0, [r6, #0]
 800430e:	4621      	mov	r1, r4
 8004310:	4628      	mov	r0, r5
 8004312:	f000 fe43 	bl	8004f9c <_sbrk_r>
 8004316:	1c43      	adds	r3, r0, #1
 8004318:	d103      	bne.n	8004322 <sbrk_aligned+0x26>
 800431a:	f04f 34ff 	mov.w	r4, #4294967295
 800431e:	4620      	mov	r0, r4
 8004320:	bd70      	pop	{r4, r5, r6, pc}
 8004322:	1cc4      	adds	r4, r0, #3
 8004324:	f024 0403 	bic.w	r4, r4, #3
 8004328:	42a0      	cmp	r0, r4
 800432a:	d0f8      	beq.n	800431e <sbrk_aligned+0x22>
 800432c:	1a21      	subs	r1, r4, r0
 800432e:	4628      	mov	r0, r5
 8004330:	f000 fe34 	bl	8004f9c <_sbrk_r>
 8004334:	3001      	adds	r0, #1
 8004336:	d1f2      	bne.n	800431e <sbrk_aligned+0x22>
 8004338:	e7ef      	b.n	800431a <sbrk_aligned+0x1e>
 800433a:	bf00      	nop
 800433c:	20000724 	.word	0x20000724

08004340 <_malloc_r>:
 8004340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004344:	1ccd      	adds	r5, r1, #3
 8004346:	f025 0503 	bic.w	r5, r5, #3
 800434a:	3508      	adds	r5, #8
 800434c:	2d0c      	cmp	r5, #12
 800434e:	bf38      	it	cc
 8004350:	250c      	movcc	r5, #12
 8004352:	2d00      	cmp	r5, #0
 8004354:	4606      	mov	r6, r0
 8004356:	db01      	blt.n	800435c <_malloc_r+0x1c>
 8004358:	42a9      	cmp	r1, r5
 800435a:	d904      	bls.n	8004366 <_malloc_r+0x26>
 800435c:	230c      	movs	r3, #12
 800435e:	6033      	str	r3, [r6, #0]
 8004360:	2000      	movs	r0, #0
 8004362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004366:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800443c <_malloc_r+0xfc>
 800436a:	f000 f869 	bl	8004440 <__malloc_lock>
 800436e:	f8d8 3000 	ldr.w	r3, [r8]
 8004372:	461c      	mov	r4, r3
 8004374:	bb44      	cbnz	r4, 80043c8 <_malloc_r+0x88>
 8004376:	4629      	mov	r1, r5
 8004378:	4630      	mov	r0, r6
 800437a:	f7ff ffbf 	bl	80042fc <sbrk_aligned>
 800437e:	1c43      	adds	r3, r0, #1
 8004380:	4604      	mov	r4, r0
 8004382:	d158      	bne.n	8004436 <_malloc_r+0xf6>
 8004384:	f8d8 4000 	ldr.w	r4, [r8]
 8004388:	4627      	mov	r7, r4
 800438a:	2f00      	cmp	r7, #0
 800438c:	d143      	bne.n	8004416 <_malloc_r+0xd6>
 800438e:	2c00      	cmp	r4, #0
 8004390:	d04b      	beq.n	800442a <_malloc_r+0xea>
 8004392:	6823      	ldr	r3, [r4, #0]
 8004394:	4639      	mov	r1, r7
 8004396:	4630      	mov	r0, r6
 8004398:	eb04 0903 	add.w	r9, r4, r3
 800439c:	f000 fdfe 	bl	8004f9c <_sbrk_r>
 80043a0:	4581      	cmp	r9, r0
 80043a2:	d142      	bne.n	800442a <_malloc_r+0xea>
 80043a4:	6821      	ldr	r1, [r4, #0]
 80043a6:	4630      	mov	r0, r6
 80043a8:	1a6d      	subs	r5, r5, r1
 80043aa:	4629      	mov	r1, r5
 80043ac:	f7ff ffa6 	bl	80042fc <sbrk_aligned>
 80043b0:	3001      	adds	r0, #1
 80043b2:	d03a      	beq.n	800442a <_malloc_r+0xea>
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	442b      	add	r3, r5
 80043b8:	6023      	str	r3, [r4, #0]
 80043ba:	f8d8 3000 	ldr.w	r3, [r8]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	bb62      	cbnz	r2, 800441c <_malloc_r+0xdc>
 80043c2:	f8c8 7000 	str.w	r7, [r8]
 80043c6:	e00f      	b.n	80043e8 <_malloc_r+0xa8>
 80043c8:	6822      	ldr	r2, [r4, #0]
 80043ca:	1b52      	subs	r2, r2, r5
 80043cc:	d420      	bmi.n	8004410 <_malloc_r+0xd0>
 80043ce:	2a0b      	cmp	r2, #11
 80043d0:	d917      	bls.n	8004402 <_malloc_r+0xc2>
 80043d2:	1961      	adds	r1, r4, r5
 80043d4:	42a3      	cmp	r3, r4
 80043d6:	6025      	str	r5, [r4, #0]
 80043d8:	bf18      	it	ne
 80043da:	6059      	strne	r1, [r3, #4]
 80043dc:	6863      	ldr	r3, [r4, #4]
 80043de:	bf08      	it	eq
 80043e0:	f8c8 1000 	streq.w	r1, [r8]
 80043e4:	5162      	str	r2, [r4, r5]
 80043e6:	604b      	str	r3, [r1, #4]
 80043e8:	4630      	mov	r0, r6
 80043ea:	f000 f82f 	bl	800444c <__malloc_unlock>
 80043ee:	f104 000b 	add.w	r0, r4, #11
 80043f2:	1d23      	adds	r3, r4, #4
 80043f4:	f020 0007 	bic.w	r0, r0, #7
 80043f8:	1ac2      	subs	r2, r0, r3
 80043fa:	bf1c      	itt	ne
 80043fc:	1a1b      	subne	r3, r3, r0
 80043fe:	50a3      	strne	r3, [r4, r2]
 8004400:	e7af      	b.n	8004362 <_malloc_r+0x22>
 8004402:	6862      	ldr	r2, [r4, #4]
 8004404:	42a3      	cmp	r3, r4
 8004406:	bf0c      	ite	eq
 8004408:	f8c8 2000 	streq.w	r2, [r8]
 800440c:	605a      	strne	r2, [r3, #4]
 800440e:	e7eb      	b.n	80043e8 <_malloc_r+0xa8>
 8004410:	4623      	mov	r3, r4
 8004412:	6864      	ldr	r4, [r4, #4]
 8004414:	e7ae      	b.n	8004374 <_malloc_r+0x34>
 8004416:	463c      	mov	r4, r7
 8004418:	687f      	ldr	r7, [r7, #4]
 800441a:	e7b6      	b.n	800438a <_malloc_r+0x4a>
 800441c:	461a      	mov	r2, r3
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	42a3      	cmp	r3, r4
 8004422:	d1fb      	bne.n	800441c <_malloc_r+0xdc>
 8004424:	2300      	movs	r3, #0
 8004426:	6053      	str	r3, [r2, #4]
 8004428:	e7de      	b.n	80043e8 <_malloc_r+0xa8>
 800442a:	230c      	movs	r3, #12
 800442c:	4630      	mov	r0, r6
 800442e:	6033      	str	r3, [r6, #0]
 8004430:	f000 f80c 	bl	800444c <__malloc_unlock>
 8004434:	e794      	b.n	8004360 <_malloc_r+0x20>
 8004436:	6005      	str	r5, [r0, #0]
 8004438:	e7d6      	b.n	80043e8 <_malloc_r+0xa8>
 800443a:	bf00      	nop
 800443c:	20000728 	.word	0x20000728

08004440 <__malloc_lock>:
 8004440:	4801      	ldr	r0, [pc, #4]	@ (8004448 <__malloc_lock+0x8>)
 8004442:	f7ff bf02 	b.w	800424a <__retarget_lock_acquire_recursive>
 8004446:	bf00      	nop
 8004448:	20000720 	.word	0x20000720

0800444c <__malloc_unlock>:
 800444c:	4801      	ldr	r0, [pc, #4]	@ (8004454 <__malloc_unlock+0x8>)
 800444e:	f7ff befd 	b.w	800424c <__retarget_lock_release_recursive>
 8004452:	bf00      	nop
 8004454:	20000720 	.word	0x20000720

08004458 <__ssputs_r>:
 8004458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800445c:	461f      	mov	r7, r3
 800445e:	688e      	ldr	r6, [r1, #8]
 8004460:	4682      	mov	sl, r0
 8004462:	42be      	cmp	r6, r7
 8004464:	460c      	mov	r4, r1
 8004466:	4690      	mov	r8, r2
 8004468:	680b      	ldr	r3, [r1, #0]
 800446a:	d82d      	bhi.n	80044c8 <__ssputs_r+0x70>
 800446c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004470:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004474:	d026      	beq.n	80044c4 <__ssputs_r+0x6c>
 8004476:	6965      	ldr	r5, [r4, #20]
 8004478:	6909      	ldr	r1, [r1, #16]
 800447a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800447e:	eba3 0901 	sub.w	r9, r3, r1
 8004482:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004486:	1c7b      	adds	r3, r7, #1
 8004488:	444b      	add	r3, r9
 800448a:	106d      	asrs	r5, r5, #1
 800448c:	429d      	cmp	r5, r3
 800448e:	bf38      	it	cc
 8004490:	461d      	movcc	r5, r3
 8004492:	0553      	lsls	r3, r2, #21
 8004494:	d527      	bpl.n	80044e6 <__ssputs_r+0x8e>
 8004496:	4629      	mov	r1, r5
 8004498:	f7ff ff52 	bl	8004340 <_malloc_r>
 800449c:	4606      	mov	r6, r0
 800449e:	b360      	cbz	r0, 80044fa <__ssputs_r+0xa2>
 80044a0:	464a      	mov	r2, r9
 80044a2:	6921      	ldr	r1, [r4, #16]
 80044a4:	f7ff fed3 	bl	800424e <memcpy>
 80044a8:	89a3      	ldrh	r3, [r4, #12]
 80044aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044b2:	81a3      	strh	r3, [r4, #12]
 80044b4:	6126      	str	r6, [r4, #16]
 80044b6:	444e      	add	r6, r9
 80044b8:	6026      	str	r6, [r4, #0]
 80044ba:	463e      	mov	r6, r7
 80044bc:	6165      	str	r5, [r4, #20]
 80044be:	eba5 0509 	sub.w	r5, r5, r9
 80044c2:	60a5      	str	r5, [r4, #8]
 80044c4:	42be      	cmp	r6, r7
 80044c6:	d900      	bls.n	80044ca <__ssputs_r+0x72>
 80044c8:	463e      	mov	r6, r7
 80044ca:	4632      	mov	r2, r6
 80044cc:	4641      	mov	r1, r8
 80044ce:	6820      	ldr	r0, [r4, #0]
 80044d0:	f000 fd27 	bl	8004f22 <memmove>
 80044d4:	2000      	movs	r0, #0
 80044d6:	68a3      	ldr	r3, [r4, #8]
 80044d8:	1b9b      	subs	r3, r3, r6
 80044da:	60a3      	str	r3, [r4, #8]
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	4433      	add	r3, r6
 80044e0:	6023      	str	r3, [r4, #0]
 80044e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044e6:	462a      	mov	r2, r5
 80044e8:	f000 fd76 	bl	8004fd8 <_realloc_r>
 80044ec:	4606      	mov	r6, r0
 80044ee:	2800      	cmp	r0, #0
 80044f0:	d1e0      	bne.n	80044b4 <__ssputs_r+0x5c>
 80044f2:	4650      	mov	r0, sl
 80044f4:	6921      	ldr	r1, [r4, #16]
 80044f6:	f7ff feb9 	bl	800426c <_free_r>
 80044fa:	230c      	movs	r3, #12
 80044fc:	f8ca 3000 	str.w	r3, [sl]
 8004500:	89a3      	ldrh	r3, [r4, #12]
 8004502:	f04f 30ff 	mov.w	r0, #4294967295
 8004506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800450a:	81a3      	strh	r3, [r4, #12]
 800450c:	e7e9      	b.n	80044e2 <__ssputs_r+0x8a>
	...

08004510 <_svfiprintf_r>:
 8004510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004514:	4698      	mov	r8, r3
 8004516:	898b      	ldrh	r3, [r1, #12]
 8004518:	4607      	mov	r7, r0
 800451a:	061b      	lsls	r3, r3, #24
 800451c:	460d      	mov	r5, r1
 800451e:	4614      	mov	r4, r2
 8004520:	b09d      	sub	sp, #116	@ 0x74
 8004522:	d510      	bpl.n	8004546 <_svfiprintf_r+0x36>
 8004524:	690b      	ldr	r3, [r1, #16]
 8004526:	b973      	cbnz	r3, 8004546 <_svfiprintf_r+0x36>
 8004528:	2140      	movs	r1, #64	@ 0x40
 800452a:	f7ff ff09 	bl	8004340 <_malloc_r>
 800452e:	6028      	str	r0, [r5, #0]
 8004530:	6128      	str	r0, [r5, #16]
 8004532:	b930      	cbnz	r0, 8004542 <_svfiprintf_r+0x32>
 8004534:	230c      	movs	r3, #12
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	f04f 30ff 	mov.w	r0, #4294967295
 800453c:	b01d      	add	sp, #116	@ 0x74
 800453e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004542:	2340      	movs	r3, #64	@ 0x40
 8004544:	616b      	str	r3, [r5, #20]
 8004546:	2300      	movs	r3, #0
 8004548:	9309      	str	r3, [sp, #36]	@ 0x24
 800454a:	2320      	movs	r3, #32
 800454c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004550:	2330      	movs	r3, #48	@ 0x30
 8004552:	f04f 0901 	mov.w	r9, #1
 8004556:	f8cd 800c 	str.w	r8, [sp, #12]
 800455a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80046f4 <_svfiprintf_r+0x1e4>
 800455e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004562:	4623      	mov	r3, r4
 8004564:	469a      	mov	sl, r3
 8004566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800456a:	b10a      	cbz	r2, 8004570 <_svfiprintf_r+0x60>
 800456c:	2a25      	cmp	r2, #37	@ 0x25
 800456e:	d1f9      	bne.n	8004564 <_svfiprintf_r+0x54>
 8004570:	ebba 0b04 	subs.w	fp, sl, r4
 8004574:	d00b      	beq.n	800458e <_svfiprintf_r+0x7e>
 8004576:	465b      	mov	r3, fp
 8004578:	4622      	mov	r2, r4
 800457a:	4629      	mov	r1, r5
 800457c:	4638      	mov	r0, r7
 800457e:	f7ff ff6b 	bl	8004458 <__ssputs_r>
 8004582:	3001      	adds	r0, #1
 8004584:	f000 80a7 	beq.w	80046d6 <_svfiprintf_r+0x1c6>
 8004588:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800458a:	445a      	add	r2, fp
 800458c:	9209      	str	r2, [sp, #36]	@ 0x24
 800458e:	f89a 3000 	ldrb.w	r3, [sl]
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 809f 	beq.w	80046d6 <_svfiprintf_r+0x1c6>
 8004598:	2300      	movs	r3, #0
 800459a:	f04f 32ff 	mov.w	r2, #4294967295
 800459e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045a2:	f10a 0a01 	add.w	sl, sl, #1
 80045a6:	9304      	str	r3, [sp, #16]
 80045a8:	9307      	str	r3, [sp, #28]
 80045aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80045b0:	4654      	mov	r4, sl
 80045b2:	2205      	movs	r2, #5
 80045b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045b8:	484e      	ldr	r0, [pc, #312]	@ (80046f4 <_svfiprintf_r+0x1e4>)
 80045ba:	f000 fcff 	bl	8004fbc <memchr>
 80045be:	9a04      	ldr	r2, [sp, #16]
 80045c0:	b9d8      	cbnz	r0, 80045fa <_svfiprintf_r+0xea>
 80045c2:	06d0      	lsls	r0, r2, #27
 80045c4:	bf44      	itt	mi
 80045c6:	2320      	movmi	r3, #32
 80045c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045cc:	0711      	lsls	r1, r2, #28
 80045ce:	bf44      	itt	mi
 80045d0:	232b      	movmi	r3, #43	@ 0x2b
 80045d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80045d6:	f89a 3000 	ldrb.w	r3, [sl]
 80045da:	2b2a      	cmp	r3, #42	@ 0x2a
 80045dc:	d015      	beq.n	800460a <_svfiprintf_r+0xfa>
 80045de:	4654      	mov	r4, sl
 80045e0:	2000      	movs	r0, #0
 80045e2:	f04f 0c0a 	mov.w	ip, #10
 80045e6:	9a07      	ldr	r2, [sp, #28]
 80045e8:	4621      	mov	r1, r4
 80045ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045ee:	3b30      	subs	r3, #48	@ 0x30
 80045f0:	2b09      	cmp	r3, #9
 80045f2:	d94b      	bls.n	800468c <_svfiprintf_r+0x17c>
 80045f4:	b1b0      	cbz	r0, 8004624 <_svfiprintf_r+0x114>
 80045f6:	9207      	str	r2, [sp, #28]
 80045f8:	e014      	b.n	8004624 <_svfiprintf_r+0x114>
 80045fa:	eba0 0308 	sub.w	r3, r0, r8
 80045fe:	fa09 f303 	lsl.w	r3, r9, r3
 8004602:	4313      	orrs	r3, r2
 8004604:	46a2      	mov	sl, r4
 8004606:	9304      	str	r3, [sp, #16]
 8004608:	e7d2      	b.n	80045b0 <_svfiprintf_r+0xa0>
 800460a:	9b03      	ldr	r3, [sp, #12]
 800460c:	1d19      	adds	r1, r3, #4
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	9103      	str	r1, [sp, #12]
 8004612:	2b00      	cmp	r3, #0
 8004614:	bfbb      	ittet	lt
 8004616:	425b      	neglt	r3, r3
 8004618:	f042 0202 	orrlt.w	r2, r2, #2
 800461c:	9307      	strge	r3, [sp, #28]
 800461e:	9307      	strlt	r3, [sp, #28]
 8004620:	bfb8      	it	lt
 8004622:	9204      	strlt	r2, [sp, #16]
 8004624:	7823      	ldrb	r3, [r4, #0]
 8004626:	2b2e      	cmp	r3, #46	@ 0x2e
 8004628:	d10a      	bne.n	8004640 <_svfiprintf_r+0x130>
 800462a:	7863      	ldrb	r3, [r4, #1]
 800462c:	2b2a      	cmp	r3, #42	@ 0x2a
 800462e:	d132      	bne.n	8004696 <_svfiprintf_r+0x186>
 8004630:	9b03      	ldr	r3, [sp, #12]
 8004632:	3402      	adds	r4, #2
 8004634:	1d1a      	adds	r2, r3, #4
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	9203      	str	r2, [sp, #12]
 800463a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800463e:	9305      	str	r3, [sp, #20]
 8004640:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80046f8 <_svfiprintf_r+0x1e8>
 8004644:	2203      	movs	r2, #3
 8004646:	4650      	mov	r0, sl
 8004648:	7821      	ldrb	r1, [r4, #0]
 800464a:	f000 fcb7 	bl	8004fbc <memchr>
 800464e:	b138      	cbz	r0, 8004660 <_svfiprintf_r+0x150>
 8004650:	2240      	movs	r2, #64	@ 0x40
 8004652:	9b04      	ldr	r3, [sp, #16]
 8004654:	eba0 000a 	sub.w	r0, r0, sl
 8004658:	4082      	lsls	r2, r0
 800465a:	4313      	orrs	r3, r2
 800465c:	3401      	adds	r4, #1
 800465e:	9304      	str	r3, [sp, #16]
 8004660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004664:	2206      	movs	r2, #6
 8004666:	4825      	ldr	r0, [pc, #148]	@ (80046fc <_svfiprintf_r+0x1ec>)
 8004668:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800466c:	f000 fca6 	bl	8004fbc <memchr>
 8004670:	2800      	cmp	r0, #0
 8004672:	d036      	beq.n	80046e2 <_svfiprintf_r+0x1d2>
 8004674:	4b22      	ldr	r3, [pc, #136]	@ (8004700 <_svfiprintf_r+0x1f0>)
 8004676:	bb1b      	cbnz	r3, 80046c0 <_svfiprintf_r+0x1b0>
 8004678:	9b03      	ldr	r3, [sp, #12]
 800467a:	3307      	adds	r3, #7
 800467c:	f023 0307 	bic.w	r3, r3, #7
 8004680:	3308      	adds	r3, #8
 8004682:	9303      	str	r3, [sp, #12]
 8004684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004686:	4433      	add	r3, r6
 8004688:	9309      	str	r3, [sp, #36]	@ 0x24
 800468a:	e76a      	b.n	8004562 <_svfiprintf_r+0x52>
 800468c:	460c      	mov	r4, r1
 800468e:	2001      	movs	r0, #1
 8004690:	fb0c 3202 	mla	r2, ip, r2, r3
 8004694:	e7a8      	b.n	80045e8 <_svfiprintf_r+0xd8>
 8004696:	2300      	movs	r3, #0
 8004698:	f04f 0c0a 	mov.w	ip, #10
 800469c:	4619      	mov	r1, r3
 800469e:	3401      	adds	r4, #1
 80046a0:	9305      	str	r3, [sp, #20]
 80046a2:	4620      	mov	r0, r4
 80046a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046a8:	3a30      	subs	r2, #48	@ 0x30
 80046aa:	2a09      	cmp	r2, #9
 80046ac:	d903      	bls.n	80046b6 <_svfiprintf_r+0x1a6>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0c6      	beq.n	8004640 <_svfiprintf_r+0x130>
 80046b2:	9105      	str	r1, [sp, #20]
 80046b4:	e7c4      	b.n	8004640 <_svfiprintf_r+0x130>
 80046b6:	4604      	mov	r4, r0
 80046b8:	2301      	movs	r3, #1
 80046ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80046be:	e7f0      	b.n	80046a2 <_svfiprintf_r+0x192>
 80046c0:	ab03      	add	r3, sp, #12
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	462a      	mov	r2, r5
 80046c6:	4638      	mov	r0, r7
 80046c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004704 <_svfiprintf_r+0x1f4>)
 80046ca:	a904      	add	r1, sp, #16
 80046cc:	f3af 8000 	nop.w
 80046d0:	1c42      	adds	r2, r0, #1
 80046d2:	4606      	mov	r6, r0
 80046d4:	d1d6      	bne.n	8004684 <_svfiprintf_r+0x174>
 80046d6:	89ab      	ldrh	r3, [r5, #12]
 80046d8:	065b      	lsls	r3, r3, #25
 80046da:	f53f af2d 	bmi.w	8004538 <_svfiprintf_r+0x28>
 80046de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80046e0:	e72c      	b.n	800453c <_svfiprintf_r+0x2c>
 80046e2:	ab03      	add	r3, sp, #12
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	462a      	mov	r2, r5
 80046e8:	4638      	mov	r0, r7
 80046ea:	4b06      	ldr	r3, [pc, #24]	@ (8004704 <_svfiprintf_r+0x1f4>)
 80046ec:	a904      	add	r1, sp, #16
 80046ee:	f000 f9bd 	bl	8004a6c <_printf_i>
 80046f2:	e7ed      	b.n	80046d0 <_svfiprintf_r+0x1c0>
 80046f4:	08006e4f 	.word	0x08006e4f
 80046f8:	08006e55 	.word	0x08006e55
 80046fc:	08006e59 	.word	0x08006e59
 8004700:	00000000 	.word	0x00000000
 8004704:	08004459 	.word	0x08004459

08004708 <__sfputc_r>:
 8004708:	6893      	ldr	r3, [r2, #8]
 800470a:	b410      	push	{r4}
 800470c:	3b01      	subs	r3, #1
 800470e:	2b00      	cmp	r3, #0
 8004710:	6093      	str	r3, [r2, #8]
 8004712:	da07      	bge.n	8004724 <__sfputc_r+0x1c>
 8004714:	6994      	ldr	r4, [r2, #24]
 8004716:	42a3      	cmp	r3, r4
 8004718:	db01      	blt.n	800471e <__sfputc_r+0x16>
 800471a:	290a      	cmp	r1, #10
 800471c:	d102      	bne.n	8004724 <__sfputc_r+0x1c>
 800471e:	bc10      	pop	{r4}
 8004720:	f7ff bc35 	b.w	8003f8e <__swbuf_r>
 8004724:	6813      	ldr	r3, [r2, #0]
 8004726:	1c58      	adds	r0, r3, #1
 8004728:	6010      	str	r0, [r2, #0]
 800472a:	7019      	strb	r1, [r3, #0]
 800472c:	4608      	mov	r0, r1
 800472e:	bc10      	pop	{r4}
 8004730:	4770      	bx	lr

08004732 <__sfputs_r>:
 8004732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004734:	4606      	mov	r6, r0
 8004736:	460f      	mov	r7, r1
 8004738:	4614      	mov	r4, r2
 800473a:	18d5      	adds	r5, r2, r3
 800473c:	42ac      	cmp	r4, r5
 800473e:	d101      	bne.n	8004744 <__sfputs_r+0x12>
 8004740:	2000      	movs	r0, #0
 8004742:	e007      	b.n	8004754 <__sfputs_r+0x22>
 8004744:	463a      	mov	r2, r7
 8004746:	4630      	mov	r0, r6
 8004748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800474c:	f7ff ffdc 	bl	8004708 <__sfputc_r>
 8004750:	1c43      	adds	r3, r0, #1
 8004752:	d1f3      	bne.n	800473c <__sfputs_r+0xa>
 8004754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004758 <_vfiprintf_r>:
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	460d      	mov	r5, r1
 800475e:	4614      	mov	r4, r2
 8004760:	4698      	mov	r8, r3
 8004762:	4606      	mov	r6, r0
 8004764:	b09d      	sub	sp, #116	@ 0x74
 8004766:	b118      	cbz	r0, 8004770 <_vfiprintf_r+0x18>
 8004768:	6a03      	ldr	r3, [r0, #32]
 800476a:	b90b      	cbnz	r3, 8004770 <_vfiprintf_r+0x18>
 800476c:	f7ff fafc 	bl	8003d68 <__sinit>
 8004770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004772:	07d9      	lsls	r1, r3, #31
 8004774:	d405      	bmi.n	8004782 <_vfiprintf_r+0x2a>
 8004776:	89ab      	ldrh	r3, [r5, #12]
 8004778:	059a      	lsls	r2, r3, #22
 800477a:	d402      	bmi.n	8004782 <_vfiprintf_r+0x2a>
 800477c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800477e:	f7ff fd64 	bl	800424a <__retarget_lock_acquire_recursive>
 8004782:	89ab      	ldrh	r3, [r5, #12]
 8004784:	071b      	lsls	r3, r3, #28
 8004786:	d501      	bpl.n	800478c <_vfiprintf_r+0x34>
 8004788:	692b      	ldr	r3, [r5, #16]
 800478a:	b99b      	cbnz	r3, 80047b4 <_vfiprintf_r+0x5c>
 800478c:	4629      	mov	r1, r5
 800478e:	4630      	mov	r0, r6
 8004790:	f7ff fc3c 	bl	800400c <__swsetup_r>
 8004794:	b170      	cbz	r0, 80047b4 <_vfiprintf_r+0x5c>
 8004796:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004798:	07dc      	lsls	r4, r3, #31
 800479a:	d504      	bpl.n	80047a6 <_vfiprintf_r+0x4e>
 800479c:	f04f 30ff 	mov.w	r0, #4294967295
 80047a0:	b01d      	add	sp, #116	@ 0x74
 80047a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a6:	89ab      	ldrh	r3, [r5, #12]
 80047a8:	0598      	lsls	r0, r3, #22
 80047aa:	d4f7      	bmi.n	800479c <_vfiprintf_r+0x44>
 80047ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047ae:	f7ff fd4d 	bl	800424c <__retarget_lock_release_recursive>
 80047b2:	e7f3      	b.n	800479c <_vfiprintf_r+0x44>
 80047b4:	2300      	movs	r3, #0
 80047b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80047b8:	2320      	movs	r3, #32
 80047ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80047be:	2330      	movs	r3, #48	@ 0x30
 80047c0:	f04f 0901 	mov.w	r9, #1
 80047c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80047c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004974 <_vfiprintf_r+0x21c>
 80047cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80047d0:	4623      	mov	r3, r4
 80047d2:	469a      	mov	sl, r3
 80047d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047d8:	b10a      	cbz	r2, 80047de <_vfiprintf_r+0x86>
 80047da:	2a25      	cmp	r2, #37	@ 0x25
 80047dc:	d1f9      	bne.n	80047d2 <_vfiprintf_r+0x7a>
 80047de:	ebba 0b04 	subs.w	fp, sl, r4
 80047e2:	d00b      	beq.n	80047fc <_vfiprintf_r+0xa4>
 80047e4:	465b      	mov	r3, fp
 80047e6:	4622      	mov	r2, r4
 80047e8:	4629      	mov	r1, r5
 80047ea:	4630      	mov	r0, r6
 80047ec:	f7ff ffa1 	bl	8004732 <__sfputs_r>
 80047f0:	3001      	adds	r0, #1
 80047f2:	f000 80a7 	beq.w	8004944 <_vfiprintf_r+0x1ec>
 80047f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047f8:	445a      	add	r2, fp
 80047fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80047fc:	f89a 3000 	ldrb.w	r3, [sl]
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 809f 	beq.w	8004944 <_vfiprintf_r+0x1ec>
 8004806:	2300      	movs	r3, #0
 8004808:	f04f 32ff 	mov.w	r2, #4294967295
 800480c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004810:	f10a 0a01 	add.w	sl, sl, #1
 8004814:	9304      	str	r3, [sp, #16]
 8004816:	9307      	str	r3, [sp, #28]
 8004818:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800481c:	931a      	str	r3, [sp, #104]	@ 0x68
 800481e:	4654      	mov	r4, sl
 8004820:	2205      	movs	r2, #5
 8004822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004826:	4853      	ldr	r0, [pc, #332]	@ (8004974 <_vfiprintf_r+0x21c>)
 8004828:	f000 fbc8 	bl	8004fbc <memchr>
 800482c:	9a04      	ldr	r2, [sp, #16]
 800482e:	b9d8      	cbnz	r0, 8004868 <_vfiprintf_r+0x110>
 8004830:	06d1      	lsls	r1, r2, #27
 8004832:	bf44      	itt	mi
 8004834:	2320      	movmi	r3, #32
 8004836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800483a:	0713      	lsls	r3, r2, #28
 800483c:	bf44      	itt	mi
 800483e:	232b      	movmi	r3, #43	@ 0x2b
 8004840:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004844:	f89a 3000 	ldrb.w	r3, [sl]
 8004848:	2b2a      	cmp	r3, #42	@ 0x2a
 800484a:	d015      	beq.n	8004878 <_vfiprintf_r+0x120>
 800484c:	4654      	mov	r4, sl
 800484e:	2000      	movs	r0, #0
 8004850:	f04f 0c0a 	mov.w	ip, #10
 8004854:	9a07      	ldr	r2, [sp, #28]
 8004856:	4621      	mov	r1, r4
 8004858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800485c:	3b30      	subs	r3, #48	@ 0x30
 800485e:	2b09      	cmp	r3, #9
 8004860:	d94b      	bls.n	80048fa <_vfiprintf_r+0x1a2>
 8004862:	b1b0      	cbz	r0, 8004892 <_vfiprintf_r+0x13a>
 8004864:	9207      	str	r2, [sp, #28]
 8004866:	e014      	b.n	8004892 <_vfiprintf_r+0x13a>
 8004868:	eba0 0308 	sub.w	r3, r0, r8
 800486c:	fa09 f303 	lsl.w	r3, r9, r3
 8004870:	4313      	orrs	r3, r2
 8004872:	46a2      	mov	sl, r4
 8004874:	9304      	str	r3, [sp, #16]
 8004876:	e7d2      	b.n	800481e <_vfiprintf_r+0xc6>
 8004878:	9b03      	ldr	r3, [sp, #12]
 800487a:	1d19      	adds	r1, r3, #4
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	9103      	str	r1, [sp, #12]
 8004880:	2b00      	cmp	r3, #0
 8004882:	bfbb      	ittet	lt
 8004884:	425b      	neglt	r3, r3
 8004886:	f042 0202 	orrlt.w	r2, r2, #2
 800488a:	9307      	strge	r3, [sp, #28]
 800488c:	9307      	strlt	r3, [sp, #28]
 800488e:	bfb8      	it	lt
 8004890:	9204      	strlt	r2, [sp, #16]
 8004892:	7823      	ldrb	r3, [r4, #0]
 8004894:	2b2e      	cmp	r3, #46	@ 0x2e
 8004896:	d10a      	bne.n	80048ae <_vfiprintf_r+0x156>
 8004898:	7863      	ldrb	r3, [r4, #1]
 800489a:	2b2a      	cmp	r3, #42	@ 0x2a
 800489c:	d132      	bne.n	8004904 <_vfiprintf_r+0x1ac>
 800489e:	9b03      	ldr	r3, [sp, #12]
 80048a0:	3402      	adds	r4, #2
 80048a2:	1d1a      	adds	r2, r3, #4
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	9203      	str	r2, [sp, #12]
 80048a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80048ac:	9305      	str	r3, [sp, #20]
 80048ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004978 <_vfiprintf_r+0x220>
 80048b2:	2203      	movs	r2, #3
 80048b4:	4650      	mov	r0, sl
 80048b6:	7821      	ldrb	r1, [r4, #0]
 80048b8:	f000 fb80 	bl	8004fbc <memchr>
 80048bc:	b138      	cbz	r0, 80048ce <_vfiprintf_r+0x176>
 80048be:	2240      	movs	r2, #64	@ 0x40
 80048c0:	9b04      	ldr	r3, [sp, #16]
 80048c2:	eba0 000a 	sub.w	r0, r0, sl
 80048c6:	4082      	lsls	r2, r0
 80048c8:	4313      	orrs	r3, r2
 80048ca:	3401      	adds	r4, #1
 80048cc:	9304      	str	r3, [sp, #16]
 80048ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048d2:	2206      	movs	r2, #6
 80048d4:	4829      	ldr	r0, [pc, #164]	@ (800497c <_vfiprintf_r+0x224>)
 80048d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80048da:	f000 fb6f 	bl	8004fbc <memchr>
 80048de:	2800      	cmp	r0, #0
 80048e0:	d03f      	beq.n	8004962 <_vfiprintf_r+0x20a>
 80048e2:	4b27      	ldr	r3, [pc, #156]	@ (8004980 <_vfiprintf_r+0x228>)
 80048e4:	bb1b      	cbnz	r3, 800492e <_vfiprintf_r+0x1d6>
 80048e6:	9b03      	ldr	r3, [sp, #12]
 80048e8:	3307      	adds	r3, #7
 80048ea:	f023 0307 	bic.w	r3, r3, #7
 80048ee:	3308      	adds	r3, #8
 80048f0:	9303      	str	r3, [sp, #12]
 80048f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048f4:	443b      	add	r3, r7
 80048f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80048f8:	e76a      	b.n	80047d0 <_vfiprintf_r+0x78>
 80048fa:	460c      	mov	r4, r1
 80048fc:	2001      	movs	r0, #1
 80048fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8004902:	e7a8      	b.n	8004856 <_vfiprintf_r+0xfe>
 8004904:	2300      	movs	r3, #0
 8004906:	f04f 0c0a 	mov.w	ip, #10
 800490a:	4619      	mov	r1, r3
 800490c:	3401      	adds	r4, #1
 800490e:	9305      	str	r3, [sp, #20]
 8004910:	4620      	mov	r0, r4
 8004912:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004916:	3a30      	subs	r2, #48	@ 0x30
 8004918:	2a09      	cmp	r2, #9
 800491a:	d903      	bls.n	8004924 <_vfiprintf_r+0x1cc>
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0c6      	beq.n	80048ae <_vfiprintf_r+0x156>
 8004920:	9105      	str	r1, [sp, #20]
 8004922:	e7c4      	b.n	80048ae <_vfiprintf_r+0x156>
 8004924:	4604      	mov	r4, r0
 8004926:	2301      	movs	r3, #1
 8004928:	fb0c 2101 	mla	r1, ip, r1, r2
 800492c:	e7f0      	b.n	8004910 <_vfiprintf_r+0x1b8>
 800492e:	ab03      	add	r3, sp, #12
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	462a      	mov	r2, r5
 8004934:	4630      	mov	r0, r6
 8004936:	4b13      	ldr	r3, [pc, #76]	@ (8004984 <_vfiprintf_r+0x22c>)
 8004938:	a904      	add	r1, sp, #16
 800493a:	f3af 8000 	nop.w
 800493e:	4607      	mov	r7, r0
 8004940:	1c78      	adds	r0, r7, #1
 8004942:	d1d6      	bne.n	80048f2 <_vfiprintf_r+0x19a>
 8004944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004946:	07d9      	lsls	r1, r3, #31
 8004948:	d405      	bmi.n	8004956 <_vfiprintf_r+0x1fe>
 800494a:	89ab      	ldrh	r3, [r5, #12]
 800494c:	059a      	lsls	r2, r3, #22
 800494e:	d402      	bmi.n	8004956 <_vfiprintf_r+0x1fe>
 8004950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004952:	f7ff fc7b 	bl	800424c <__retarget_lock_release_recursive>
 8004956:	89ab      	ldrh	r3, [r5, #12]
 8004958:	065b      	lsls	r3, r3, #25
 800495a:	f53f af1f 	bmi.w	800479c <_vfiprintf_r+0x44>
 800495e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004960:	e71e      	b.n	80047a0 <_vfiprintf_r+0x48>
 8004962:	ab03      	add	r3, sp, #12
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	462a      	mov	r2, r5
 8004968:	4630      	mov	r0, r6
 800496a:	4b06      	ldr	r3, [pc, #24]	@ (8004984 <_vfiprintf_r+0x22c>)
 800496c:	a904      	add	r1, sp, #16
 800496e:	f000 f87d 	bl	8004a6c <_printf_i>
 8004972:	e7e4      	b.n	800493e <_vfiprintf_r+0x1e6>
 8004974:	08006e4f 	.word	0x08006e4f
 8004978:	08006e55 	.word	0x08006e55
 800497c:	08006e59 	.word	0x08006e59
 8004980:	00000000 	.word	0x00000000
 8004984:	08004733 	.word	0x08004733

08004988 <_printf_common>:
 8004988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800498c:	4616      	mov	r6, r2
 800498e:	4698      	mov	r8, r3
 8004990:	688a      	ldr	r2, [r1, #8]
 8004992:	690b      	ldr	r3, [r1, #16]
 8004994:	4607      	mov	r7, r0
 8004996:	4293      	cmp	r3, r2
 8004998:	bfb8      	it	lt
 800499a:	4613      	movlt	r3, r2
 800499c:	6033      	str	r3, [r6, #0]
 800499e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80049a2:	460c      	mov	r4, r1
 80049a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80049a8:	b10a      	cbz	r2, 80049ae <_printf_common+0x26>
 80049aa:	3301      	adds	r3, #1
 80049ac:	6033      	str	r3, [r6, #0]
 80049ae:	6823      	ldr	r3, [r4, #0]
 80049b0:	0699      	lsls	r1, r3, #26
 80049b2:	bf42      	ittt	mi
 80049b4:	6833      	ldrmi	r3, [r6, #0]
 80049b6:	3302      	addmi	r3, #2
 80049b8:	6033      	strmi	r3, [r6, #0]
 80049ba:	6825      	ldr	r5, [r4, #0]
 80049bc:	f015 0506 	ands.w	r5, r5, #6
 80049c0:	d106      	bne.n	80049d0 <_printf_common+0x48>
 80049c2:	f104 0a19 	add.w	sl, r4, #25
 80049c6:	68e3      	ldr	r3, [r4, #12]
 80049c8:	6832      	ldr	r2, [r6, #0]
 80049ca:	1a9b      	subs	r3, r3, r2
 80049cc:	42ab      	cmp	r3, r5
 80049ce:	dc2b      	bgt.n	8004a28 <_printf_common+0xa0>
 80049d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80049d4:	6822      	ldr	r2, [r4, #0]
 80049d6:	3b00      	subs	r3, #0
 80049d8:	bf18      	it	ne
 80049da:	2301      	movne	r3, #1
 80049dc:	0692      	lsls	r2, r2, #26
 80049de:	d430      	bmi.n	8004a42 <_printf_common+0xba>
 80049e0:	4641      	mov	r1, r8
 80049e2:	4638      	mov	r0, r7
 80049e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80049e8:	47c8      	blx	r9
 80049ea:	3001      	adds	r0, #1
 80049ec:	d023      	beq.n	8004a36 <_printf_common+0xae>
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	6922      	ldr	r2, [r4, #16]
 80049f2:	f003 0306 	and.w	r3, r3, #6
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	bf14      	ite	ne
 80049fa:	2500      	movne	r5, #0
 80049fc:	6833      	ldreq	r3, [r6, #0]
 80049fe:	f04f 0600 	mov.w	r6, #0
 8004a02:	bf08      	it	eq
 8004a04:	68e5      	ldreq	r5, [r4, #12]
 8004a06:	f104 041a 	add.w	r4, r4, #26
 8004a0a:	bf08      	it	eq
 8004a0c:	1aed      	subeq	r5, r5, r3
 8004a0e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004a12:	bf08      	it	eq
 8004a14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	bfc4      	itt	gt
 8004a1c:	1a9b      	subgt	r3, r3, r2
 8004a1e:	18ed      	addgt	r5, r5, r3
 8004a20:	42b5      	cmp	r5, r6
 8004a22:	d11a      	bne.n	8004a5a <_printf_common+0xd2>
 8004a24:	2000      	movs	r0, #0
 8004a26:	e008      	b.n	8004a3a <_printf_common+0xb2>
 8004a28:	2301      	movs	r3, #1
 8004a2a:	4652      	mov	r2, sl
 8004a2c:	4641      	mov	r1, r8
 8004a2e:	4638      	mov	r0, r7
 8004a30:	47c8      	blx	r9
 8004a32:	3001      	adds	r0, #1
 8004a34:	d103      	bne.n	8004a3e <_printf_common+0xb6>
 8004a36:	f04f 30ff 	mov.w	r0, #4294967295
 8004a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a3e:	3501      	adds	r5, #1
 8004a40:	e7c1      	b.n	80049c6 <_printf_common+0x3e>
 8004a42:	2030      	movs	r0, #48	@ 0x30
 8004a44:	18e1      	adds	r1, r4, r3
 8004a46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004a4a:	1c5a      	adds	r2, r3, #1
 8004a4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a50:	4422      	add	r2, r4
 8004a52:	3302      	adds	r3, #2
 8004a54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a58:	e7c2      	b.n	80049e0 <_printf_common+0x58>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	4622      	mov	r2, r4
 8004a5e:	4641      	mov	r1, r8
 8004a60:	4638      	mov	r0, r7
 8004a62:	47c8      	blx	r9
 8004a64:	3001      	adds	r0, #1
 8004a66:	d0e6      	beq.n	8004a36 <_printf_common+0xae>
 8004a68:	3601      	adds	r6, #1
 8004a6a:	e7d9      	b.n	8004a20 <_printf_common+0x98>

08004a6c <_printf_i>:
 8004a6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a70:	7e0f      	ldrb	r7, [r1, #24]
 8004a72:	4691      	mov	r9, r2
 8004a74:	2f78      	cmp	r7, #120	@ 0x78
 8004a76:	4680      	mov	r8, r0
 8004a78:	460c      	mov	r4, r1
 8004a7a:	469a      	mov	sl, r3
 8004a7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a82:	d807      	bhi.n	8004a94 <_printf_i+0x28>
 8004a84:	2f62      	cmp	r7, #98	@ 0x62
 8004a86:	d80a      	bhi.n	8004a9e <_printf_i+0x32>
 8004a88:	2f00      	cmp	r7, #0
 8004a8a:	f000 80d1 	beq.w	8004c30 <_printf_i+0x1c4>
 8004a8e:	2f58      	cmp	r7, #88	@ 0x58
 8004a90:	f000 80b8 	beq.w	8004c04 <_printf_i+0x198>
 8004a94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a9c:	e03a      	b.n	8004b14 <_printf_i+0xa8>
 8004a9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004aa2:	2b15      	cmp	r3, #21
 8004aa4:	d8f6      	bhi.n	8004a94 <_printf_i+0x28>
 8004aa6:	a101      	add	r1, pc, #4	@ (adr r1, 8004aac <_printf_i+0x40>)
 8004aa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004aac:	08004b05 	.word	0x08004b05
 8004ab0:	08004b19 	.word	0x08004b19
 8004ab4:	08004a95 	.word	0x08004a95
 8004ab8:	08004a95 	.word	0x08004a95
 8004abc:	08004a95 	.word	0x08004a95
 8004ac0:	08004a95 	.word	0x08004a95
 8004ac4:	08004b19 	.word	0x08004b19
 8004ac8:	08004a95 	.word	0x08004a95
 8004acc:	08004a95 	.word	0x08004a95
 8004ad0:	08004a95 	.word	0x08004a95
 8004ad4:	08004a95 	.word	0x08004a95
 8004ad8:	08004c17 	.word	0x08004c17
 8004adc:	08004b43 	.word	0x08004b43
 8004ae0:	08004bd1 	.word	0x08004bd1
 8004ae4:	08004a95 	.word	0x08004a95
 8004ae8:	08004a95 	.word	0x08004a95
 8004aec:	08004c39 	.word	0x08004c39
 8004af0:	08004a95 	.word	0x08004a95
 8004af4:	08004b43 	.word	0x08004b43
 8004af8:	08004a95 	.word	0x08004a95
 8004afc:	08004a95 	.word	0x08004a95
 8004b00:	08004bd9 	.word	0x08004bd9
 8004b04:	6833      	ldr	r3, [r6, #0]
 8004b06:	1d1a      	adds	r2, r3, #4
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6032      	str	r2, [r6, #0]
 8004b0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b14:	2301      	movs	r3, #1
 8004b16:	e09c      	b.n	8004c52 <_printf_i+0x1e6>
 8004b18:	6833      	ldr	r3, [r6, #0]
 8004b1a:	6820      	ldr	r0, [r4, #0]
 8004b1c:	1d19      	adds	r1, r3, #4
 8004b1e:	6031      	str	r1, [r6, #0]
 8004b20:	0606      	lsls	r6, r0, #24
 8004b22:	d501      	bpl.n	8004b28 <_printf_i+0xbc>
 8004b24:	681d      	ldr	r5, [r3, #0]
 8004b26:	e003      	b.n	8004b30 <_printf_i+0xc4>
 8004b28:	0645      	lsls	r5, r0, #25
 8004b2a:	d5fb      	bpl.n	8004b24 <_printf_i+0xb8>
 8004b2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b30:	2d00      	cmp	r5, #0
 8004b32:	da03      	bge.n	8004b3c <_printf_i+0xd0>
 8004b34:	232d      	movs	r3, #45	@ 0x2d
 8004b36:	426d      	negs	r5, r5
 8004b38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b3c:	230a      	movs	r3, #10
 8004b3e:	4858      	ldr	r0, [pc, #352]	@ (8004ca0 <_printf_i+0x234>)
 8004b40:	e011      	b.n	8004b66 <_printf_i+0xfa>
 8004b42:	6821      	ldr	r1, [r4, #0]
 8004b44:	6833      	ldr	r3, [r6, #0]
 8004b46:	0608      	lsls	r0, r1, #24
 8004b48:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b4c:	d402      	bmi.n	8004b54 <_printf_i+0xe8>
 8004b4e:	0649      	lsls	r1, r1, #25
 8004b50:	bf48      	it	mi
 8004b52:	b2ad      	uxthmi	r5, r5
 8004b54:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b56:	6033      	str	r3, [r6, #0]
 8004b58:	bf14      	ite	ne
 8004b5a:	230a      	movne	r3, #10
 8004b5c:	2308      	moveq	r3, #8
 8004b5e:	4850      	ldr	r0, [pc, #320]	@ (8004ca0 <_printf_i+0x234>)
 8004b60:	2100      	movs	r1, #0
 8004b62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b66:	6866      	ldr	r6, [r4, #4]
 8004b68:	2e00      	cmp	r6, #0
 8004b6a:	60a6      	str	r6, [r4, #8]
 8004b6c:	db05      	blt.n	8004b7a <_printf_i+0x10e>
 8004b6e:	6821      	ldr	r1, [r4, #0]
 8004b70:	432e      	orrs	r6, r5
 8004b72:	f021 0104 	bic.w	r1, r1, #4
 8004b76:	6021      	str	r1, [r4, #0]
 8004b78:	d04b      	beq.n	8004c12 <_printf_i+0x1a6>
 8004b7a:	4616      	mov	r6, r2
 8004b7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b80:	fb03 5711 	mls	r7, r3, r1, r5
 8004b84:	5dc7      	ldrb	r7, [r0, r7]
 8004b86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b8a:	462f      	mov	r7, r5
 8004b8c:	42bb      	cmp	r3, r7
 8004b8e:	460d      	mov	r5, r1
 8004b90:	d9f4      	bls.n	8004b7c <_printf_i+0x110>
 8004b92:	2b08      	cmp	r3, #8
 8004b94:	d10b      	bne.n	8004bae <_printf_i+0x142>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	07df      	lsls	r7, r3, #31
 8004b9a:	d508      	bpl.n	8004bae <_printf_i+0x142>
 8004b9c:	6923      	ldr	r3, [r4, #16]
 8004b9e:	6861      	ldr	r1, [r4, #4]
 8004ba0:	4299      	cmp	r1, r3
 8004ba2:	bfde      	ittt	le
 8004ba4:	2330      	movle	r3, #48	@ 0x30
 8004ba6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004baa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004bae:	1b92      	subs	r2, r2, r6
 8004bb0:	6122      	str	r2, [r4, #16]
 8004bb2:	464b      	mov	r3, r9
 8004bb4:	4621      	mov	r1, r4
 8004bb6:	4640      	mov	r0, r8
 8004bb8:	f8cd a000 	str.w	sl, [sp]
 8004bbc:	aa03      	add	r2, sp, #12
 8004bbe:	f7ff fee3 	bl	8004988 <_printf_common>
 8004bc2:	3001      	adds	r0, #1
 8004bc4:	d14a      	bne.n	8004c5c <_printf_i+0x1f0>
 8004bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8004bca:	b004      	add	sp, #16
 8004bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	f043 0320 	orr.w	r3, r3, #32
 8004bd6:	6023      	str	r3, [r4, #0]
 8004bd8:	2778      	movs	r7, #120	@ 0x78
 8004bda:	4832      	ldr	r0, [pc, #200]	@ (8004ca4 <_printf_i+0x238>)
 8004bdc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	6831      	ldr	r1, [r6, #0]
 8004be4:	061f      	lsls	r7, r3, #24
 8004be6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004bea:	d402      	bmi.n	8004bf2 <_printf_i+0x186>
 8004bec:	065f      	lsls	r7, r3, #25
 8004bee:	bf48      	it	mi
 8004bf0:	b2ad      	uxthmi	r5, r5
 8004bf2:	6031      	str	r1, [r6, #0]
 8004bf4:	07d9      	lsls	r1, r3, #31
 8004bf6:	bf44      	itt	mi
 8004bf8:	f043 0320 	orrmi.w	r3, r3, #32
 8004bfc:	6023      	strmi	r3, [r4, #0]
 8004bfe:	b11d      	cbz	r5, 8004c08 <_printf_i+0x19c>
 8004c00:	2310      	movs	r3, #16
 8004c02:	e7ad      	b.n	8004b60 <_printf_i+0xf4>
 8004c04:	4826      	ldr	r0, [pc, #152]	@ (8004ca0 <_printf_i+0x234>)
 8004c06:	e7e9      	b.n	8004bdc <_printf_i+0x170>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	f023 0320 	bic.w	r3, r3, #32
 8004c0e:	6023      	str	r3, [r4, #0]
 8004c10:	e7f6      	b.n	8004c00 <_printf_i+0x194>
 8004c12:	4616      	mov	r6, r2
 8004c14:	e7bd      	b.n	8004b92 <_printf_i+0x126>
 8004c16:	6833      	ldr	r3, [r6, #0]
 8004c18:	6825      	ldr	r5, [r4, #0]
 8004c1a:	1d18      	adds	r0, r3, #4
 8004c1c:	6961      	ldr	r1, [r4, #20]
 8004c1e:	6030      	str	r0, [r6, #0]
 8004c20:	062e      	lsls	r6, r5, #24
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	d501      	bpl.n	8004c2a <_printf_i+0x1be>
 8004c26:	6019      	str	r1, [r3, #0]
 8004c28:	e002      	b.n	8004c30 <_printf_i+0x1c4>
 8004c2a:	0668      	lsls	r0, r5, #25
 8004c2c:	d5fb      	bpl.n	8004c26 <_printf_i+0x1ba>
 8004c2e:	8019      	strh	r1, [r3, #0]
 8004c30:	2300      	movs	r3, #0
 8004c32:	4616      	mov	r6, r2
 8004c34:	6123      	str	r3, [r4, #16]
 8004c36:	e7bc      	b.n	8004bb2 <_printf_i+0x146>
 8004c38:	6833      	ldr	r3, [r6, #0]
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	1d1a      	adds	r2, r3, #4
 8004c3e:	6032      	str	r2, [r6, #0]
 8004c40:	681e      	ldr	r6, [r3, #0]
 8004c42:	6862      	ldr	r2, [r4, #4]
 8004c44:	4630      	mov	r0, r6
 8004c46:	f000 f9b9 	bl	8004fbc <memchr>
 8004c4a:	b108      	cbz	r0, 8004c50 <_printf_i+0x1e4>
 8004c4c:	1b80      	subs	r0, r0, r6
 8004c4e:	6060      	str	r0, [r4, #4]
 8004c50:	6863      	ldr	r3, [r4, #4]
 8004c52:	6123      	str	r3, [r4, #16]
 8004c54:	2300      	movs	r3, #0
 8004c56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c5a:	e7aa      	b.n	8004bb2 <_printf_i+0x146>
 8004c5c:	4632      	mov	r2, r6
 8004c5e:	4649      	mov	r1, r9
 8004c60:	4640      	mov	r0, r8
 8004c62:	6923      	ldr	r3, [r4, #16]
 8004c64:	47d0      	blx	sl
 8004c66:	3001      	adds	r0, #1
 8004c68:	d0ad      	beq.n	8004bc6 <_printf_i+0x15a>
 8004c6a:	6823      	ldr	r3, [r4, #0]
 8004c6c:	079b      	lsls	r3, r3, #30
 8004c6e:	d413      	bmi.n	8004c98 <_printf_i+0x22c>
 8004c70:	68e0      	ldr	r0, [r4, #12]
 8004c72:	9b03      	ldr	r3, [sp, #12]
 8004c74:	4298      	cmp	r0, r3
 8004c76:	bfb8      	it	lt
 8004c78:	4618      	movlt	r0, r3
 8004c7a:	e7a6      	b.n	8004bca <_printf_i+0x15e>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	4632      	mov	r2, r6
 8004c80:	4649      	mov	r1, r9
 8004c82:	4640      	mov	r0, r8
 8004c84:	47d0      	blx	sl
 8004c86:	3001      	adds	r0, #1
 8004c88:	d09d      	beq.n	8004bc6 <_printf_i+0x15a>
 8004c8a:	3501      	adds	r5, #1
 8004c8c:	68e3      	ldr	r3, [r4, #12]
 8004c8e:	9903      	ldr	r1, [sp, #12]
 8004c90:	1a5b      	subs	r3, r3, r1
 8004c92:	42ab      	cmp	r3, r5
 8004c94:	dcf2      	bgt.n	8004c7c <_printf_i+0x210>
 8004c96:	e7eb      	b.n	8004c70 <_printf_i+0x204>
 8004c98:	2500      	movs	r5, #0
 8004c9a:	f104 0619 	add.w	r6, r4, #25
 8004c9e:	e7f5      	b.n	8004c8c <_printf_i+0x220>
 8004ca0:	08006e60 	.word	0x08006e60
 8004ca4:	08006e71 	.word	0x08006e71

08004ca8 <__sflush_r>:
 8004ca8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cae:	0716      	lsls	r6, r2, #28
 8004cb0:	4605      	mov	r5, r0
 8004cb2:	460c      	mov	r4, r1
 8004cb4:	d454      	bmi.n	8004d60 <__sflush_r+0xb8>
 8004cb6:	684b      	ldr	r3, [r1, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	dc02      	bgt.n	8004cc2 <__sflush_r+0x1a>
 8004cbc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	dd48      	ble.n	8004d54 <__sflush_r+0xac>
 8004cc2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cc4:	2e00      	cmp	r6, #0
 8004cc6:	d045      	beq.n	8004d54 <__sflush_r+0xac>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004cce:	682f      	ldr	r7, [r5, #0]
 8004cd0:	6a21      	ldr	r1, [r4, #32]
 8004cd2:	602b      	str	r3, [r5, #0]
 8004cd4:	d030      	beq.n	8004d38 <__sflush_r+0x90>
 8004cd6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004cd8:	89a3      	ldrh	r3, [r4, #12]
 8004cda:	0759      	lsls	r1, r3, #29
 8004cdc:	d505      	bpl.n	8004cea <__sflush_r+0x42>
 8004cde:	6863      	ldr	r3, [r4, #4]
 8004ce0:	1ad2      	subs	r2, r2, r3
 8004ce2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004ce4:	b10b      	cbz	r3, 8004cea <__sflush_r+0x42>
 8004ce6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ce8:	1ad2      	subs	r2, r2, r3
 8004cea:	2300      	movs	r3, #0
 8004cec:	4628      	mov	r0, r5
 8004cee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cf0:	6a21      	ldr	r1, [r4, #32]
 8004cf2:	47b0      	blx	r6
 8004cf4:	1c43      	adds	r3, r0, #1
 8004cf6:	89a3      	ldrh	r3, [r4, #12]
 8004cf8:	d106      	bne.n	8004d08 <__sflush_r+0x60>
 8004cfa:	6829      	ldr	r1, [r5, #0]
 8004cfc:	291d      	cmp	r1, #29
 8004cfe:	d82b      	bhi.n	8004d58 <__sflush_r+0xb0>
 8004d00:	4a28      	ldr	r2, [pc, #160]	@ (8004da4 <__sflush_r+0xfc>)
 8004d02:	40ca      	lsrs	r2, r1
 8004d04:	07d6      	lsls	r6, r2, #31
 8004d06:	d527      	bpl.n	8004d58 <__sflush_r+0xb0>
 8004d08:	2200      	movs	r2, #0
 8004d0a:	6062      	str	r2, [r4, #4]
 8004d0c:	6922      	ldr	r2, [r4, #16]
 8004d0e:	04d9      	lsls	r1, r3, #19
 8004d10:	6022      	str	r2, [r4, #0]
 8004d12:	d504      	bpl.n	8004d1e <__sflush_r+0x76>
 8004d14:	1c42      	adds	r2, r0, #1
 8004d16:	d101      	bne.n	8004d1c <__sflush_r+0x74>
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	b903      	cbnz	r3, 8004d1e <__sflush_r+0x76>
 8004d1c:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d20:	602f      	str	r7, [r5, #0]
 8004d22:	b1b9      	cbz	r1, 8004d54 <__sflush_r+0xac>
 8004d24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d28:	4299      	cmp	r1, r3
 8004d2a:	d002      	beq.n	8004d32 <__sflush_r+0x8a>
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	f7ff fa9d 	bl	800426c <_free_r>
 8004d32:	2300      	movs	r3, #0
 8004d34:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d36:	e00d      	b.n	8004d54 <__sflush_r+0xac>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	47b0      	blx	r6
 8004d3e:	4602      	mov	r2, r0
 8004d40:	1c50      	adds	r0, r2, #1
 8004d42:	d1c9      	bne.n	8004cd8 <__sflush_r+0x30>
 8004d44:	682b      	ldr	r3, [r5, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0c6      	beq.n	8004cd8 <__sflush_r+0x30>
 8004d4a:	2b1d      	cmp	r3, #29
 8004d4c:	d001      	beq.n	8004d52 <__sflush_r+0xaa>
 8004d4e:	2b16      	cmp	r3, #22
 8004d50:	d11d      	bne.n	8004d8e <__sflush_r+0xe6>
 8004d52:	602f      	str	r7, [r5, #0]
 8004d54:	2000      	movs	r0, #0
 8004d56:	e021      	b.n	8004d9c <__sflush_r+0xf4>
 8004d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d5c:	b21b      	sxth	r3, r3
 8004d5e:	e01a      	b.n	8004d96 <__sflush_r+0xee>
 8004d60:	690f      	ldr	r7, [r1, #16]
 8004d62:	2f00      	cmp	r7, #0
 8004d64:	d0f6      	beq.n	8004d54 <__sflush_r+0xac>
 8004d66:	0793      	lsls	r3, r2, #30
 8004d68:	bf18      	it	ne
 8004d6a:	2300      	movne	r3, #0
 8004d6c:	680e      	ldr	r6, [r1, #0]
 8004d6e:	bf08      	it	eq
 8004d70:	694b      	ldreq	r3, [r1, #20]
 8004d72:	1bf6      	subs	r6, r6, r7
 8004d74:	600f      	str	r7, [r1, #0]
 8004d76:	608b      	str	r3, [r1, #8]
 8004d78:	2e00      	cmp	r6, #0
 8004d7a:	ddeb      	ble.n	8004d54 <__sflush_r+0xac>
 8004d7c:	4633      	mov	r3, r6
 8004d7e:	463a      	mov	r2, r7
 8004d80:	4628      	mov	r0, r5
 8004d82:	6a21      	ldr	r1, [r4, #32]
 8004d84:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004d88:	47e0      	blx	ip
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	dc07      	bgt.n	8004d9e <__sflush_r+0xf6>
 8004d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d96:	f04f 30ff 	mov.w	r0, #4294967295
 8004d9a:	81a3      	strh	r3, [r4, #12]
 8004d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d9e:	4407      	add	r7, r0
 8004da0:	1a36      	subs	r6, r6, r0
 8004da2:	e7e9      	b.n	8004d78 <__sflush_r+0xd0>
 8004da4:	20400001 	.word	0x20400001

08004da8 <_fflush_r>:
 8004da8:	b538      	push	{r3, r4, r5, lr}
 8004daa:	690b      	ldr	r3, [r1, #16]
 8004dac:	4605      	mov	r5, r0
 8004dae:	460c      	mov	r4, r1
 8004db0:	b913      	cbnz	r3, 8004db8 <_fflush_r+0x10>
 8004db2:	2500      	movs	r5, #0
 8004db4:	4628      	mov	r0, r5
 8004db6:	bd38      	pop	{r3, r4, r5, pc}
 8004db8:	b118      	cbz	r0, 8004dc2 <_fflush_r+0x1a>
 8004dba:	6a03      	ldr	r3, [r0, #32]
 8004dbc:	b90b      	cbnz	r3, 8004dc2 <_fflush_r+0x1a>
 8004dbe:	f7fe ffd3 	bl	8003d68 <__sinit>
 8004dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0f3      	beq.n	8004db2 <_fflush_r+0xa>
 8004dca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dcc:	07d0      	lsls	r0, r2, #31
 8004dce:	d404      	bmi.n	8004dda <_fflush_r+0x32>
 8004dd0:	0599      	lsls	r1, r3, #22
 8004dd2:	d402      	bmi.n	8004dda <_fflush_r+0x32>
 8004dd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dd6:	f7ff fa38 	bl	800424a <__retarget_lock_acquire_recursive>
 8004dda:	4628      	mov	r0, r5
 8004ddc:	4621      	mov	r1, r4
 8004dde:	f7ff ff63 	bl	8004ca8 <__sflush_r>
 8004de2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004de4:	4605      	mov	r5, r0
 8004de6:	07da      	lsls	r2, r3, #31
 8004de8:	d4e4      	bmi.n	8004db4 <_fflush_r+0xc>
 8004dea:	89a3      	ldrh	r3, [r4, #12]
 8004dec:	059b      	lsls	r3, r3, #22
 8004dee:	d4e1      	bmi.n	8004db4 <_fflush_r+0xc>
 8004df0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004df2:	f7ff fa2b 	bl	800424c <__retarget_lock_release_recursive>
 8004df6:	e7dd      	b.n	8004db4 <_fflush_r+0xc>

08004df8 <__swhatbuf_r>:
 8004df8:	b570      	push	{r4, r5, r6, lr}
 8004dfa:	460c      	mov	r4, r1
 8004dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e00:	4615      	mov	r5, r2
 8004e02:	2900      	cmp	r1, #0
 8004e04:	461e      	mov	r6, r3
 8004e06:	b096      	sub	sp, #88	@ 0x58
 8004e08:	da0c      	bge.n	8004e24 <__swhatbuf_r+0x2c>
 8004e0a:	89a3      	ldrh	r3, [r4, #12]
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e12:	bf14      	ite	ne
 8004e14:	2340      	movne	r3, #64	@ 0x40
 8004e16:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	6031      	str	r1, [r6, #0]
 8004e1e:	602b      	str	r3, [r5, #0]
 8004e20:	b016      	add	sp, #88	@ 0x58
 8004e22:	bd70      	pop	{r4, r5, r6, pc}
 8004e24:	466a      	mov	r2, sp
 8004e26:	f000 f897 	bl	8004f58 <_fstat_r>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	dbed      	blt.n	8004e0a <__swhatbuf_r+0x12>
 8004e2e:	9901      	ldr	r1, [sp, #4]
 8004e30:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004e34:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004e38:	4259      	negs	r1, r3
 8004e3a:	4159      	adcs	r1, r3
 8004e3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e40:	e7eb      	b.n	8004e1a <__swhatbuf_r+0x22>

08004e42 <__smakebuf_r>:
 8004e42:	898b      	ldrh	r3, [r1, #12]
 8004e44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e46:	079d      	lsls	r5, r3, #30
 8004e48:	4606      	mov	r6, r0
 8004e4a:	460c      	mov	r4, r1
 8004e4c:	d507      	bpl.n	8004e5e <__smakebuf_r+0x1c>
 8004e4e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004e52:	6023      	str	r3, [r4, #0]
 8004e54:	6123      	str	r3, [r4, #16]
 8004e56:	2301      	movs	r3, #1
 8004e58:	6163      	str	r3, [r4, #20]
 8004e5a:	b003      	add	sp, #12
 8004e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e5e:	466a      	mov	r2, sp
 8004e60:	ab01      	add	r3, sp, #4
 8004e62:	f7ff ffc9 	bl	8004df8 <__swhatbuf_r>
 8004e66:	9f00      	ldr	r7, [sp, #0]
 8004e68:	4605      	mov	r5, r0
 8004e6a:	4639      	mov	r1, r7
 8004e6c:	4630      	mov	r0, r6
 8004e6e:	f7ff fa67 	bl	8004340 <_malloc_r>
 8004e72:	b948      	cbnz	r0, 8004e88 <__smakebuf_r+0x46>
 8004e74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e78:	059a      	lsls	r2, r3, #22
 8004e7a:	d4ee      	bmi.n	8004e5a <__smakebuf_r+0x18>
 8004e7c:	f023 0303 	bic.w	r3, r3, #3
 8004e80:	f043 0302 	orr.w	r3, r3, #2
 8004e84:	81a3      	strh	r3, [r4, #12]
 8004e86:	e7e2      	b.n	8004e4e <__smakebuf_r+0xc>
 8004e88:	89a3      	ldrh	r3, [r4, #12]
 8004e8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004e8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e92:	81a3      	strh	r3, [r4, #12]
 8004e94:	9b01      	ldr	r3, [sp, #4]
 8004e96:	6020      	str	r0, [r4, #0]
 8004e98:	b15b      	cbz	r3, 8004eb2 <__smakebuf_r+0x70>
 8004e9a:	4630      	mov	r0, r6
 8004e9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ea0:	f000 f86c 	bl	8004f7c <_isatty_r>
 8004ea4:	b128      	cbz	r0, 8004eb2 <__smakebuf_r+0x70>
 8004ea6:	89a3      	ldrh	r3, [r4, #12]
 8004ea8:	f023 0303 	bic.w	r3, r3, #3
 8004eac:	f043 0301 	orr.w	r3, r3, #1
 8004eb0:	81a3      	strh	r3, [r4, #12]
 8004eb2:	89a3      	ldrh	r3, [r4, #12]
 8004eb4:	431d      	orrs	r5, r3
 8004eb6:	81a5      	strh	r5, [r4, #12]
 8004eb8:	e7cf      	b.n	8004e5a <__smakebuf_r+0x18>

08004eba <_putc_r>:
 8004eba:	b570      	push	{r4, r5, r6, lr}
 8004ebc:	460d      	mov	r5, r1
 8004ebe:	4614      	mov	r4, r2
 8004ec0:	4606      	mov	r6, r0
 8004ec2:	b118      	cbz	r0, 8004ecc <_putc_r+0x12>
 8004ec4:	6a03      	ldr	r3, [r0, #32]
 8004ec6:	b90b      	cbnz	r3, 8004ecc <_putc_r+0x12>
 8004ec8:	f7fe ff4e 	bl	8003d68 <__sinit>
 8004ecc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ece:	07d8      	lsls	r0, r3, #31
 8004ed0:	d405      	bmi.n	8004ede <_putc_r+0x24>
 8004ed2:	89a3      	ldrh	r3, [r4, #12]
 8004ed4:	0599      	lsls	r1, r3, #22
 8004ed6:	d402      	bmi.n	8004ede <_putc_r+0x24>
 8004ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004eda:	f7ff f9b6 	bl	800424a <__retarget_lock_acquire_recursive>
 8004ede:	68a3      	ldr	r3, [r4, #8]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	60a3      	str	r3, [r4, #8]
 8004ee6:	da05      	bge.n	8004ef4 <_putc_r+0x3a>
 8004ee8:	69a2      	ldr	r2, [r4, #24]
 8004eea:	4293      	cmp	r3, r2
 8004eec:	db12      	blt.n	8004f14 <_putc_r+0x5a>
 8004eee:	b2eb      	uxtb	r3, r5
 8004ef0:	2b0a      	cmp	r3, #10
 8004ef2:	d00f      	beq.n	8004f14 <_putc_r+0x5a>
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	1c5a      	adds	r2, r3, #1
 8004ef8:	6022      	str	r2, [r4, #0]
 8004efa:	701d      	strb	r5, [r3, #0]
 8004efc:	b2ed      	uxtb	r5, r5
 8004efe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f00:	07da      	lsls	r2, r3, #31
 8004f02:	d405      	bmi.n	8004f10 <_putc_r+0x56>
 8004f04:	89a3      	ldrh	r3, [r4, #12]
 8004f06:	059b      	lsls	r3, r3, #22
 8004f08:	d402      	bmi.n	8004f10 <_putc_r+0x56>
 8004f0a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f0c:	f7ff f99e 	bl	800424c <__retarget_lock_release_recursive>
 8004f10:	4628      	mov	r0, r5
 8004f12:	bd70      	pop	{r4, r5, r6, pc}
 8004f14:	4629      	mov	r1, r5
 8004f16:	4622      	mov	r2, r4
 8004f18:	4630      	mov	r0, r6
 8004f1a:	f7ff f838 	bl	8003f8e <__swbuf_r>
 8004f1e:	4605      	mov	r5, r0
 8004f20:	e7ed      	b.n	8004efe <_putc_r+0x44>

08004f22 <memmove>:
 8004f22:	4288      	cmp	r0, r1
 8004f24:	b510      	push	{r4, lr}
 8004f26:	eb01 0402 	add.w	r4, r1, r2
 8004f2a:	d902      	bls.n	8004f32 <memmove+0x10>
 8004f2c:	4284      	cmp	r4, r0
 8004f2e:	4623      	mov	r3, r4
 8004f30:	d807      	bhi.n	8004f42 <memmove+0x20>
 8004f32:	1e43      	subs	r3, r0, #1
 8004f34:	42a1      	cmp	r1, r4
 8004f36:	d008      	beq.n	8004f4a <memmove+0x28>
 8004f38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f3c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f40:	e7f8      	b.n	8004f34 <memmove+0x12>
 8004f42:	4601      	mov	r1, r0
 8004f44:	4402      	add	r2, r0
 8004f46:	428a      	cmp	r2, r1
 8004f48:	d100      	bne.n	8004f4c <memmove+0x2a>
 8004f4a:	bd10      	pop	{r4, pc}
 8004f4c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f50:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f54:	e7f7      	b.n	8004f46 <memmove+0x24>
	...

08004f58 <_fstat_r>:
 8004f58:	b538      	push	{r3, r4, r5, lr}
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	4d06      	ldr	r5, [pc, #24]	@ (8004f78 <_fstat_r+0x20>)
 8004f5e:	4604      	mov	r4, r0
 8004f60:	4608      	mov	r0, r1
 8004f62:	4611      	mov	r1, r2
 8004f64:	602b      	str	r3, [r5, #0]
 8004f66:	f7fb ffd1 	bl	8000f0c <_fstat>
 8004f6a:	1c43      	adds	r3, r0, #1
 8004f6c:	d102      	bne.n	8004f74 <_fstat_r+0x1c>
 8004f6e:	682b      	ldr	r3, [r5, #0]
 8004f70:	b103      	cbz	r3, 8004f74 <_fstat_r+0x1c>
 8004f72:	6023      	str	r3, [r4, #0]
 8004f74:	bd38      	pop	{r3, r4, r5, pc}
 8004f76:	bf00      	nop
 8004f78:	2000071c 	.word	0x2000071c

08004f7c <_isatty_r>:
 8004f7c:	b538      	push	{r3, r4, r5, lr}
 8004f7e:	2300      	movs	r3, #0
 8004f80:	4d05      	ldr	r5, [pc, #20]	@ (8004f98 <_isatty_r+0x1c>)
 8004f82:	4604      	mov	r4, r0
 8004f84:	4608      	mov	r0, r1
 8004f86:	602b      	str	r3, [r5, #0]
 8004f88:	f7fb ffcf 	bl	8000f2a <_isatty>
 8004f8c:	1c43      	adds	r3, r0, #1
 8004f8e:	d102      	bne.n	8004f96 <_isatty_r+0x1a>
 8004f90:	682b      	ldr	r3, [r5, #0]
 8004f92:	b103      	cbz	r3, 8004f96 <_isatty_r+0x1a>
 8004f94:	6023      	str	r3, [r4, #0]
 8004f96:	bd38      	pop	{r3, r4, r5, pc}
 8004f98:	2000071c 	.word	0x2000071c

08004f9c <_sbrk_r>:
 8004f9c:	b538      	push	{r3, r4, r5, lr}
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	4d05      	ldr	r5, [pc, #20]	@ (8004fb8 <_sbrk_r+0x1c>)
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	4608      	mov	r0, r1
 8004fa6:	602b      	str	r3, [r5, #0]
 8004fa8:	f7fb ffd6 	bl	8000f58 <_sbrk>
 8004fac:	1c43      	adds	r3, r0, #1
 8004fae:	d102      	bne.n	8004fb6 <_sbrk_r+0x1a>
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	b103      	cbz	r3, 8004fb6 <_sbrk_r+0x1a>
 8004fb4:	6023      	str	r3, [r4, #0]
 8004fb6:	bd38      	pop	{r3, r4, r5, pc}
 8004fb8:	2000071c 	.word	0x2000071c

08004fbc <memchr>:
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	b510      	push	{r4, lr}
 8004fc0:	b2c9      	uxtb	r1, r1
 8004fc2:	4402      	add	r2, r0
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	d101      	bne.n	8004fce <memchr+0x12>
 8004fca:	2000      	movs	r0, #0
 8004fcc:	e003      	b.n	8004fd6 <memchr+0x1a>
 8004fce:	7804      	ldrb	r4, [r0, #0]
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	428c      	cmp	r4, r1
 8004fd4:	d1f6      	bne.n	8004fc4 <memchr+0x8>
 8004fd6:	bd10      	pop	{r4, pc}

08004fd8 <_realloc_r>:
 8004fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fdc:	4607      	mov	r7, r0
 8004fde:	4614      	mov	r4, r2
 8004fe0:	460d      	mov	r5, r1
 8004fe2:	b921      	cbnz	r1, 8004fee <_realloc_r+0x16>
 8004fe4:	4611      	mov	r1, r2
 8004fe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fea:	f7ff b9a9 	b.w	8004340 <_malloc_r>
 8004fee:	b92a      	cbnz	r2, 8004ffc <_realloc_r+0x24>
 8004ff0:	f7ff f93c 	bl	800426c <_free_r>
 8004ff4:	4625      	mov	r5, r4
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ffc:	f000 f81a 	bl	8005034 <_malloc_usable_size_r>
 8005000:	4284      	cmp	r4, r0
 8005002:	4606      	mov	r6, r0
 8005004:	d802      	bhi.n	800500c <_realloc_r+0x34>
 8005006:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800500a:	d8f4      	bhi.n	8004ff6 <_realloc_r+0x1e>
 800500c:	4621      	mov	r1, r4
 800500e:	4638      	mov	r0, r7
 8005010:	f7ff f996 	bl	8004340 <_malloc_r>
 8005014:	4680      	mov	r8, r0
 8005016:	b908      	cbnz	r0, 800501c <_realloc_r+0x44>
 8005018:	4645      	mov	r5, r8
 800501a:	e7ec      	b.n	8004ff6 <_realloc_r+0x1e>
 800501c:	42b4      	cmp	r4, r6
 800501e:	4622      	mov	r2, r4
 8005020:	4629      	mov	r1, r5
 8005022:	bf28      	it	cs
 8005024:	4632      	movcs	r2, r6
 8005026:	f7ff f912 	bl	800424e <memcpy>
 800502a:	4629      	mov	r1, r5
 800502c:	4638      	mov	r0, r7
 800502e:	f7ff f91d 	bl	800426c <_free_r>
 8005032:	e7f1      	b.n	8005018 <_realloc_r+0x40>

08005034 <_malloc_usable_size_r>:
 8005034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005038:	1f18      	subs	r0, r3, #4
 800503a:	2b00      	cmp	r3, #0
 800503c:	bfbc      	itt	lt
 800503e:	580b      	ldrlt	r3, [r1, r0]
 8005040:	18c0      	addlt	r0, r0, r3
 8005042:	4770      	bx	lr

08005044 <_init>:
 8005044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005046:	bf00      	nop
 8005048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800504a:	bc08      	pop	{r3}
 800504c:	469e      	mov	lr, r3
 800504e:	4770      	bx	lr

08005050 <_fini>:
 8005050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005052:	bf00      	nop
 8005054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005056:	bc08      	pop	{r3}
 8005058:	469e      	mov	lr, r3
 800505a:	4770      	bx	lr
