INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/findo/OneDrive/Desktop/Electric courses/Degital Design/project_9/project_9.srcs/sources_1/new/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/findo/OneDrive/Desktop/Electric courses/Degital Design/project_9/project_9.srcs/sim_2/new/prencoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/findo/OneDrive/Desktop/Electric courses/Degital Design/project_9/project_9.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
