{
	"author": ["Anand Rajaram", "David Z. Pan"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2008",
	"dblpkey": "conf/dac/RajaramP08",
	"doi": "10.1145/1391469.1391654",
	"ee": "http://doi.acm.org/10.1145/1391469.1391654",
	"pages": "720-723",
	"publisher": "ACM",
	"stemmed": ["robust", "chip", "level", "clock", "tree", "synthesi", "for", "soc", "design"],
	"tag": ["design", "robust", "synthesis"],
	"title": "Robust chip-level clock tree synthesis for SOC designs",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2008
}