-d D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\impl\gwsynthesis\fpga_logicanalysis.vg
-p GW1NR-9C-QFN88P-6
-pn GW1NR-LV9QN88PC6/I5
-cst D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\constraints\tang_nano_9k.cst
-cfg D:\Project\cursor_workspace\FPGA_logicanalysis\logic_analyzer\impl\pnr\device.cfg
-bit
-tr
-ph
-timing
-cst_error
-convert_sdp32_36_to_sdp16_18
-place_option 0
-route_option 0
-clock_route_order 0
-correct_hold 1
-route_maxfan 23
-global_freq 50.000
