
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	
Date:		Tue Sep 19 17:22:09 2023
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (12cores*12cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		CentOS Linux release 7.7.1908 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net gnd
<CMD> set init_mmmc_file default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_pwr_net vdd
<CMD> set init_verilog designs/dlx_clock_bound_0.5.v
<CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> init_design
#% Begin Load MMMC data ... (date=09/19 17:23:55, mem=595.1M)
#% End Load MMMC data ... (date=09/19 17:23:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=595.3M, current mem=595.3M)
high standard low

Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Sep 19 17:23:56 2023
viaInitial ends at Tue Sep 19 17:23:56 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from default.view
Reading libsTYP timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.03min, real=0.02min, mem=47.0M, fe_cpu=0.74min, fe_real=1.80min, fe_mem=757.5M) ***
#% Begin Load netlist data ... (date=09/19 17:23:57, mem=625.6M)
*** Begin netlist parsing (mem=757.5M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'designs/dlx_clock_bound_0.5.v'

*** Memory Usage v#2 (Current mem = 757.543M, initial mem = 280.285M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=757.5M) ***
#% End Load netlist data ... (date=09/19 17:23:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=629.4M, current mem=629.4M)
Top level cell is DLX.
Hooked 134 DB cells to tlib cells.
2 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DLX ...
*** Netlist is unique.
** info: there are 139 modules.
** info: there are 2860 stdCell insts.

*** Memory Usage v#2 (Current mem = 799.969M, initial mem = 280.285M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'constraints/dlx_clock_bound_0.5.sdc' ...
Current (total cpu=0:00:46.0, real=0:01:50, peak res=854.2M, current mem=854.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File constraints/dlx_clock_bound_0.5.sdc, Line 8).

INFO (CTE): Reading of timing constraints file constraints/dlx_clock_bound_0.5.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=871.7M, current mem=871.7M)
Current (total cpu=0:00:46.1, real=0:01:50, peak res=871.7M, current mem=871.7M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
*** Message Summary: 1 warning(s), 6 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5 5 5 5
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=09/19 17:24:00, mem=894.5M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1054.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=09/19 17:24:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=896.6M, current mem=896.6M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=09/19 17:24:00, mem=896.6M)

Initialize fgc environment(mem: 1054.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1054.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1054.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1054.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1054.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       16       |        0       |
| metal10|        8       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=09/19 17:24:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=897.7M, current mem=897.7M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { vdd gnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
#% Begin sroute (date=09/19 17:24:00, mem=897.8M)
*** Begin SPECIAL ROUTE on Tue Sep 19 17:24:00 2023 ***
SPECIAL ROUTE ran on directory: /home/ms23.32/project/DLX-project/dlx/phy
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2064.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 43 used
Read in 43 components
  43 core components: 43 unplaced, 0 placed, 0 fixed
Read in 2 logical pins
Read in 2 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 126
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 63
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2082.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 189 wires.
ViaGen created 1134 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       189      |       NA       |
|  via1  |       126      |        0       |
|  via2  |       126      |        0       |
|  via3  |       126      |        0       |
|  via4  |       126      |        0       |
|  via5  |       126      |        0       |
|  via6  |       126      |        0       |
|  via7  |       126      |        0       |
|  via8  |       126      |        0       |
|  via9  |       126      |        0       |
+--------+----------------+----------------+
#% End sroute (date=09/19 17:24:00, total cpu=0:00:00.5, real=0:00:00.0, peak res=925.1M, current mem=917.2M)
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1083.99 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 16 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1718 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1093.53)
Total number of fetched objects 3184
End delay calculation. (MEM=1108.11 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1089.04 CPU=0:00:01.5 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=1071.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.7 mem=1079.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1079.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 1832 (62.8%) nets
3		: 562 (19.3%) nets
4     -	14	: 459 (15.7%) nets
15    -	39	: 58 (2.0%) nets
40    -	79	: 2 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=2846 (0 fixed + 2846 movable) #buf cell=0 #inv cell=352 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2915 #term=10024 #term/net=3.44, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=2
stdCell: 2846 single + 0 double + 0 multi
Total standard cell length = 3.2492 (mm), area = 0.0045 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.598.
Density for the design = 0.598.
       = stdcell_area 17101 sites (4549 um^2) / alloc_area 28582 sites (7603 um^2).
Pin Density = 0.3507.
            = total # of pins 10024 / total area 28582.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.299e-10 (1.38e-10 1.92e-10)
              Est.  stn bbox = 3.459e-10 (1.45e-10 2.01e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.7M
Iteration  2: Total net bbox = 3.299e-10 (1.38e-10 1.92e-10)
              Est.  stn bbox = 3.459e-10 (1.45e-10 2.01e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1087.7M
Iteration  3: Total net bbox = 5.195e+01 (2.47e+01 2.73e+01)
              Est.  stn bbox = 6.691e+01 (3.13e+01 3.56e+01)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1094.2M
Active setup views:
    default
Iteration  4: Total net bbox = 2.035e+04 (9.77e+03 1.06e+04)
              Est.  stn bbox = 2.468e+04 (1.16e+04 1.30e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1094.2M
Iteration  5: Total net bbox = 2.154e+04 (1.03e+04 1.12e+04)
              Est.  stn bbox = 2.702e+04 (1.28e+04 1.42e+04)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1094.2M
Iteration  6: Total net bbox = 2.116e+04 (1.02e+04 1.10e+04)
              Est.  stn bbox = 2.660e+04 (1.26e+04 1.39e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1094.2M
Iteration  7: Total net bbox = 2.162e+04 (1.05e+04 1.11e+04)
              Est.  stn bbox = 2.715e+04 (1.31e+04 1.41e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1098.4M
Iteration  8: Total net bbox = 2.162e+04 (1.05e+04 1.11e+04)
              Est.  stn bbox = 2.715e+04 (1.31e+04 1.41e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1109.9M
Iteration  9: Total net bbox = 2.400e+04 (1.18e+04 1.22e+04)
              Est.  stn bbox = 2.965e+04 (1.44e+04 1.52e+04)
              cpu = 0:00:02.9 real = 0:00:02.0 mem = 1110.9M
Iteration 10: Total net bbox = 2.438e+04 (1.21e+04 1.23e+04)
              Est.  stn bbox = 3.012e+04 (1.48e+04 1.53e+04)
              cpu = 0:00:06.3 real = 0:00:06.0 mem = 1110.9M
Iteration 11: Total net bbox = 2.438e+04 (1.21e+04 1.23e+04)
              Est.  stn bbox = 3.012e+04 (1.48e+04 1.53e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.9M
Iteration 12: Total net bbox = 2.438e+04 (1.21e+04 1.23e+04)
              Est.  stn bbox = 3.012e+04 (1.48e+04 1.53e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1110.9M
*** cost = 2.438e+04 (1.21e+04 1.23e+04) (cpu for global=0:00:14.6) real=0:00:15.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:11.8 real: 0:00:11.3
Core Placement runtime cpu: 0:00:12.1 real: 0:00:12.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:07 mem=1126.9M) ***
Total net bbox length = 2.438e+04 (1.210e+04 1.228e+04) (ext = 2.211e+01)
Move report: Detail placement moves 2846 insts, mean move: 0.79 um, max move: 7.13 um
	Max move on inst (DATAPATH_I/ARITHMETIC_LOGIC_UNIT/U845): (53.61, 44.67) --> (58.90, 42.84)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1126.9MB
Summary Report:
Instances move: 2846 (out of 2846 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 7.13 um (Instance: DATAPATH_I/ARITHMETIC_LOGIC_UNIT/U845) (53.6065, 44.672) -> (58.9, 42.84)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 2.348e+04 (1.108e+04 1.240e+04) (ext = 2.232e+01)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1126.9MB
*** Finished refinePlace (0:01:08 mem=1126.9M) ***
*** End of Placement (cpu=0:00:17.0, real=0:00:17.0, mem=1126.9M) ***
default core: bins with density > 0.750 =  2.04 % ( 1 / 49 )
Density distribution unevenness ratio = 7.419%
*** Free Virtual Timing Model ...(mem=1126.9M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1718 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1115.41)
Total number of fetched objects 3184
End delay calculation. (MEM=1142.62 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1142.62 CPU=0:00:01.9 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 2206 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2915  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2915 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2915 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.740360e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.06%)   ( 0.06%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1141.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1141.11 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1141.11 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1141.11 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1141.11 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1141.11 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1141.11 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 10022
[NR-eGR] metal2  (2V) length: 8.403040e+03um, number of vias: 12561
[NR-eGR] metal3  (3H) length: 1.236186e+04um, number of vias: 3826
[NR-eGR] metal4  (4V) length: 5.336240e+03um, number of vias: 381
[NR-eGR] metal5  (5H) length: 1.357175e+03um, number of vias: 322
[NR-eGR] metal6  (6V) length: 1.675640e+03um, number of vias: 22
[NR-eGR] metal7  (7H) length: 2.752600e+02um, number of vias: 4
[NR-eGR] metal8  (8V) length: 5.964000e+01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.946886e+04um, number of vias: 27138
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.349900e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.14 seconds, mem = 1082.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:23, real = 0: 0:24, mem = 1082.1M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin CLK
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1082.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin RST
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1082.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.14 -pin RST
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1082.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 920.7M, totSessionCpu=0:01:11 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -fixCap                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               single
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 941.3M, totSessionCpu=0:01:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1121.4M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1121.41 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 2206 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2915  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2915 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2915 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.742040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.06%)   ( 0.06%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1121.41 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1121.41 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1121.41 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1121.41 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1121.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1121.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 10024
[NR-eGR] metal2  (2V) length: 8.429110e+03um, number of vias: 12556
[NR-eGR] metal3  (3H) length: 1.236098e+04um, number of vias: 3814
[NR-eGR] metal4  (4V) length: 5.241235e+03um, number of vias: 391
[NR-eGR] metal5  (5H) length: 1.412115e+03um, number of vias: 335
[NR-eGR] metal6  (6V) length: 1.748160e+03um, number of vias: 20
[NR-eGR] metal7  (7H) length: 2.310200e+02um, number of vias: 4
[NR-eGR] metal8  (8V) length: 5.964000e+01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.948226e+04um, number of vias: 27144
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.499650e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 1117.41 MB )
Extraction called for design 'DLX' of instances=2846 and nets=3110 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1117.414M)

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1277.91)
Total number of fetched objects 3184
End delay calculation. (MEM=1257.42 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1257.42 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:01:17 mem=1257.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.227  |  0.092  | -0.227  |
|           TNS (ns):| -1.814  |  0.000  | -1.814  |
|    Violating Paths:|   13    |    0    |   13    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     12 (12)      |   -0.058   |     12 (12)      |
|   max_tran     |     9 (369)      |   -0.184   |     9 (369)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.831%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1036.9M, totSessionCpu=0:01:17 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1189.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.7M) ***
*** Starting optimizing excluded clock nets MEM= 1189.7M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.7M) ***
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:17.3/0:02:08.2 (0.6), mem = 1189.7M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.83%|        -|  -0.227|  -1.813|   0:00:00.0| 1232.8M|
|    60.03%|        8|  -0.087|  -0.295|   0:00:01.0| 1278.9M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1278.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:01:21.1/0:02:12.0 (0.6), mem = 1259.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:21.2/0:02:12.2 (0.6), mem = 1259.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|   404|    -0.22|    25|    25|    -0.06|     0|     0|     0|     0|    -0.09|    -0.29|       0|       0|       0|  60.03|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|      16|       3|      10|  60.29| 0:00:03.0|  1317.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  60.29| 0:00:00.0|  1317.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1317.1M) ***

*** Starting refinePlace (0:01:27 mem=1317.1M) ***
Total net bbox length = 2.393e+04 (1.139e+04 1.253e+04) (ext = 1.291e+01)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 2873 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 57 insts, mean move: 0.38 um, max move: 1.59 um
	Max move on inst (U806): (5.32, 70.84) --> (5.13, 72.24)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1317.1MB
Summary Report:
Instances move: 57 (out of 2873 movable)
Instances flipped: 0
Mean displacement: 0.38 um
Max displacement: 1.59 um (Instance: U806) (5.32, 70.84) -> (5.13, 72.24)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
Total net bbox length = 2.394e+04 (1.140e+04 1.253e+04) (ext = 1.291e+01)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1317.1MB
*** Finished refinePlace (0:01:27 mem=1317.1M) ***
*** maximum move = 1.59 um ***
*** Finished re-routing un-routed nets (1317.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1317.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:01:27.2/0:02:18.1 (0.6), mem = 1298.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1052.2M, totSessionCpu=0:01:27 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.2/0:02:18.1 (0.6), mem = 1223.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 131 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                End Point                |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+
|   0.000|   0.000|    60.29%|   0:00:00.0| 1243.1M|   default|       NA| NA                                      |
+--------+--------+----------+------------+--------+----------+---------+-----------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1243.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1243.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:01:35.7/0:02:26.6 (0.7), mem = 1224.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:36.5/0:02:27.4 (0.7), mem = 1243.1M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 60.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.29%|        -|   0.020|   0.000|   0:00:00.0| 1243.1M|
|    60.28%|        1|   0.020|   0.000|   0:00:01.0| 1287.7M|
|    60.28%|        2|   0.020|   0.000|   0:00:00.0| 1287.7M|
|    60.27%|        1|   0.020|   0.000|   0:00:01.0| 1287.7M|
|    60.17%|       10|   0.020|   0.000|   0:00:00.0| 1287.7M|
|    60.17%|        0|   0.020|   0.000|   0:00:00.0| 1287.7M|
|    60.17%|        0|   0.020|   0.000|   0:00:00.0| 1287.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 60.17
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:03.0) **
*** Starting refinePlace (0:01:40 mem=1287.7M) ***
Total net bbox length = 2.393e+04 (1.140e+04 1.253e+04) (ext = 1.291e+01)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 2871 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1287.7MB
Summary Report:
Instances move: 0 (out of 2871 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.393e+04 (1.140e+04 1.253e+04) (ext = 1.291e+01)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1287.7MB
*** Finished refinePlace (0:01:40 mem=1287.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1287.7M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1287.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:01:39.9/0:02:30.8 (0.7), mem = 1287.7M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1228.67M, totSessionCpu=0:01:40).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 2206 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2940  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2940 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2940 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.760800e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.06%)   ( 0.06%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1228.67 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1228.67 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1228.67 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1228.67 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1228.67 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1228.67 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 10073
[NR-eGR] metal2  (2V) length: 8.554140e+03um, number of vias: 12622
[NR-eGR] metal3  (3H) length: 1.252951e+04um, number of vias: 3789
[NR-eGR] metal4  (4V) length: 5.381560e+03um, number of vias: 371
[NR-eGR] metal5  (5H) length: 1.421480e+03um, number of vias: 315
[NR-eGR] metal6  (6V) length: 1.671685e+03um, number of vias: 13
[NR-eGR] metal7  (7H) length: 1.377600e+02um, number of vias: 2
[NR-eGR] metal8  (8V) length: 1.596000e+01um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.971210e+04um, number of vias: 27185
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.463850e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1213.15 MB )
Extraction called for design 'DLX' of instances=2871 and nets=3135 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1213.152M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1206.93)
Total number of fetched objects 3209
End delay calculation. (MEM=1234.87 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1234.87 CPU=0:00:02.0 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:43.1/0:02:34.0 (0.7), mem = 1234.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  60.17|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       1|       0|       0|  60.18| 0:00:00.0|  1286.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  60.18| 0:00:00.0|  1286.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1286.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:46.1/0:02:36.9 (0.7), mem = 1266.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:46 mem=1266.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 2872 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 7.398%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1266.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um
	Max move on inst (DATAPATH_I/ARITHMETIC_LOGIC_UNIT/FE_OFC27_OP_A_14): (64.41, 52.64) --> (64.60, 52.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1266.9MB
Summary Report:
Instances move: 1 (out of 2872 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 0.19 um (Instance: DATAPATH_I/ARITHMETIC_LOGIC_UNIT/FE_OFC27_OP_A_14) (64.41, 52.64) -> (64.6, 52.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1266.9MB
*** Finished refinePlace (0:01:46 mem=1266.9M) ***

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DLX' of instances=2872 and nets=3136 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1207.359M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 2206 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2941  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2941 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2941 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.761360e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.06%)   ( 0.06%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         3( 0.06%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1207.36 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1209.38)
Total number of fetched objects 3210
End delay calculation. (MEM=1236.58 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1236.58 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:01:49 mem=1236.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1057.2M, totSessionCpu=0:01:49 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.087  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.185%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:41, mem = 1059.3M, totSessionCpu=0:01:50 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 976.8M, totSessionCpu=0:01:50 **
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setUsefulSkewMode -ecoRoute                 false
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setOptMode -activeHoldViews                 { default }
setOptMode -activeSetupViews                { default }
setOptMode -autoSetupViews                  { default}
setOptMode -autoTDGRSetupViews              { default}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   false
setOptMode -fixTran                         true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType               single
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -virtualIPO                 false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 981.4M, totSessionCpu=0:01:50 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1158.6M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:51 mem=1158.6M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_lsMG64/timingGraph.tgz -dir /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_lsMG64 -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1179.62)
Total number of fetched objects 3210
End delay calculation. (MEM=1178.21 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1178.21 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:54 mem=1178.2M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:01:54 mem=1193.5M ***
Done building hold timer [1065 node(s), 1167 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:01:54 mem=1193.5M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_lsMG64/timingGraph.tgz -dir /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_lsMG64 -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:01:55 mem=1225.5M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.087  |  0.022  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.256  |  0.009  | -0.256  |
|           TNS (ns):| -3.431  |  0.000  | -3.431  |
|    Violating Paths:|   26    |    0    |   26    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.185%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1042.8M, totSessionCpu=0:01:56 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.0/0:02:48.9 (0.7), mem = 1213.5M
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:01:56 mem=1396.7M density=60.185% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.256|    -3.43|      26|          0|       0(     0)|    60.18%|   0:00:00.0|  1396.7M|
|   1|  -0.256|    -3.43|      26|          0|       0(     0)|    60.18%|   0:00:00.0|  1396.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.256|    -3.43|      26|          0|       0(     0)|    60.18%|   0:00:00.0|  1396.7M|
|   1|  -0.245|    -2.09|      21|          1|       0(     0)|    60.20%|   0:00:01.0|  1453.9M|
|   2|  -0.217|    -1.71|      22|          1|       0(     0)|    60.21%|   0:00:00.0|  1453.9M|
|   3|  -0.191|    -1.35|      22|          1|       0(     0)|    60.22%|   0:00:00.0|  1453.9M|
|   4|  -0.138|    -0.64|      16|          2|       0(     0)|    60.25%|   0:00:01.0|  1453.9M|
|   5|  -0.044|    -0.21|      13|          2|       0(     0)|    60.29%|   0:00:00.0|  1461.9M|
|   6|  -0.020|    -0.04|       3|          3|       0(     0)|    60.36%|   0:00:01.0|  1461.9M|
|   7|   0.000|     0.00|       0|          1|       1(     1)|    60.37%|   0:00:00.0|  1461.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 11 cells added for Phase I
*info:    Total 1 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:08.3 real=0:00:08.0 totSessionCpu=0:01:59 mem=1461.9M density=60.374% ***

*info:
*info: Added a total of 11 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF_X1' used
*info:            1 cell  of type 'BUF_X4' used
*info:            1 cell  of type 'BUF_X8' used
*info:            5 cells of type 'CLKBUF_X1' used
*info:            1 cell  of type 'CLKBUF_X2' used
*info:            2 cells of type 'CLKBUF_X3' used
*info:
*info: Total 1 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting refinePlace (0:01:59 mem=1461.9M) ***
Total net bbox length = 2.404e+04 (1.147e+04 1.257e+04) (ext = 1.438e+01)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 2883 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1461.9MB
Summary Report:
Instances move: 0 (out of 2883 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.404e+04 (1.147e+04 1.257e+04) (ext = 1.438e+01)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1461.9MB
*** Finished refinePlace (0:01:59 mem=1461.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1461.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1461.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:08.6 real=0:00:08.0 totSessionCpu=0:02:00 mem=1461.9M density=60.374%) ***
*** HoldOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:01:59.6/0:02:52.6 (0.7), mem = 1442.8M
**INFO: total 12 insts, 0 nets marked don't touch
**INFO: total 12 insts, 0 nets marked don't touch DB property
**INFO: total 12 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 0.542%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00505
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.542%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 2206 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2952  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2952 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2952 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.766400e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.06%)   ( 0.06%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1241.82 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1033.0M, totSessionCpu=0:02:00 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1216.33)
Total number of fetched objects 3221
End delay calculation. (MEM=1235.27 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1235.27 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:02:03 mem=1235.3M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1187.76)
Total number of fetched objects 3221
End delay calculation. (MEM=1246.97 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1246.97 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:02:06 mem=1247.0M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.087  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.009  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1059.5M, totSessionCpu=0:02:06 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 2 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 22 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 155 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 1390 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 4110 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 5679 filler insts added - prefix FILLER (CPU: 0:00:00.9).
For 5679 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=09/19 17:25:25, mem=985.0M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.03 (MB), peak = 1239.41 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1158.0M, init mem=1158.0M)
*info: Placed = 8562          
*info: Unplaced = 0           
Placement Density:100.00%(7603/7603)
Placement Density (including fixed std cells):100.00%(7603/7603)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1158.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1158.0M) ***
% Begin globalDetailRoute (date=09/19 17:25:25, mem=986.6M)

globalDetailRoute

#Start globalDetailRoute on Tue Sep 19 17:25:25 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=3147)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Tue Sep 19 17:25:25 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3107 nets.
#Voltage range [1.100 - 1.100] has 4 nets.
#Voltage range [0.000 - 0.000] has 36 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.88 (MB), peak = 1239.41 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 995.60 (MB), peak = 1239.41 (MB)
#
#Finished routing data preparation on Tue Sep 19 17:25:26 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.48 (MB)
#Total memory = 995.71 (MB)
#Peak memory = 1239.41 (MB)
#
#
#Start global routing on Tue Sep 19 17:25:26 2023
#
#
#Start global routing initialization on Tue Sep 19 17:25:26 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Sep 19 17:25:26 2023
#
#Start routing resource analysis on Tue Sep 19 17:25:26 2023
#
#Routing resource analysis is done on Tue Sep 19 17:25:26 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         692           0        2162    69.38%
#  metal2         V         515           0        2162     0.00%
#  metal3         H         692           0        2162     0.00%
#  metal4         V         349           0        2162     0.00%
#  metal5         H         345           0        2162     0.00%
#  metal6         V         349           0        2162     0.00%
#  metal7         H         115           0        2162     0.00%
#  metal8         V         116           0        2162     5.83%
#  metal9         H          42           4        2162    16.19%
#  metal10        V          35          12        2162    27.20%
#  --------------------------------------------------------------
#  Total                   3250       3.42%       21620    11.86%
#
#
#
#
#Global routing data preparation is done on Tue Sep 19 17:25:26 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.49 (MB), peak = 1239.41 (MB)
#
#
#Global routing initialization is done on Tue Sep 19 17:25:26 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 999.14 (MB), peak = 1239.41 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.15 (MB), peak = 1239.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1007.05 (MB), peak = 1239.41 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1005.73 (MB), peak = 1239.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 195 (skipped).
#Total number of routable nets = 2952.
#Total number of nets in the design = 3147.
#
#2952 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1            2951  
#------------------------------------------
#        Total            1            2951  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1            2951  
#------------------------------------------
#        Total            1            2951  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            199.00 |            199.00 |     5.59    11.20    89.59    89.59 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   199.00 | (metal1)   199.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 26599 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 8654 um.
#Total wire length on LAYER metal3 = 11844 um.
#Total wire length on LAYER metal4 = 4026 um.
#Total wire length on LAYER metal5 = 1483 um.
#Total wire length on LAYER metal6 = 592 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16930
#Up-Via Summary (total 16930):
#           
#-----------------------
# metal1           9693
# metal2           5963
# metal3           1012
# metal4            192
# metal5             70
#-----------------------
#                 16930 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 10.13 (MB)
#Total memory = 1005.84 (MB)
#Peak memory = 1239.41 (MB)
#
#Finished global routing on Tue Sep 19 17:25:28 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1005.34 (MB), peak = 1239.41 (MB)
#Start Track Assignment.
#Done with 4107 horizontal wires in 2 hboxes and 4238 vertical wires in 2 hboxes.
#Done with 989 horizontal wires in 2 hboxes and 1018 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# metal2      8630.51 	  0.09%  	  0.00% 	  0.00%
# metal3     11681.26 	  0.07%  	  0.00% 	  0.00%
# metal4      4064.48 	  0.00%  	  0.00% 	  0.00%
# metal5      1488.45 	  0.00%  	  0.00% 	  0.00%
# metal6       594.02 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       26458.72  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 28493 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 1373 um.
#Total wire length on LAYER metal2 = 8554 um.
#Total wire length on LAYER metal3 = 12399 um.
#Total wire length on LAYER metal4 = 4076 um.
#Total wire length on LAYER metal5 = 1498 um.
#Total wire length on LAYER metal6 = 593 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16930
#Up-Via Summary (total 16930):
#           
#-----------------------
# metal1           9693
# metal2           5963
# metal3           1012
# metal4            192
# metal5             70
#-----------------------
#                 16930 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1005.61 (MB), peak = 1239.41 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 19.46 (MB)
#Total memory = 1005.62 (MB)
#Peak memory = 1239.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1013.92 (MB), peak = 1239.41 (MB)
#Complete Detail Routing.
#Total wire length = 28909 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 1701 um.
#Total wire length on LAYER metal2 = 11767 um.
#Total wire length on LAYER metal3 = 10494 um.
#Total wire length on LAYER metal4 = 3110 um.
#Total wire length on LAYER metal5 = 1323 um.
#Total wire length on LAYER metal6 = 514 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16956
#Up-Via Summary (total 16956):
#           
#-----------------------
# metal1          10076
# metal2           5835
# metal3            815
# metal4            170
# metal5             60
#-----------------------
#                 16956 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 6.18 (MB)
#Total memory = 1011.80 (MB)
#Peak memory = 1239.41 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1013.26 (MB), peak = 1239.41 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep 19 17:25:48 2023
#
#
#Start Post Route Wire Spread.
#Done with 1107 horizontal wires in 3 hboxes and 793 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 29458 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 1702 um.
#Total wire length on LAYER metal2 = 11930 um.
#Total wire length on LAYER metal3 = 10778 um.
#Total wire length on LAYER metal4 = 3182 um.
#Total wire length on LAYER metal5 = 1346 um.
#Total wire length on LAYER metal6 = 521 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16956
#Up-Via Summary (total 16956):
#           
#-----------------------
# metal1          10076
# metal2           5835
# metal3            815
# metal4            170
# metal5             60
#-----------------------
#                 16956 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1012.68 (MB), peak = 1239.41 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1012.68 (MB), peak = 1239.41 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 29458 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 1702 um.
#Total wire length on LAYER metal2 = 11930 um.
#Total wire length on LAYER metal3 = 10778 um.
#Total wire length on LAYER metal4 = 3182 um.
#Total wire length on LAYER metal5 = 1346 um.
#Total wire length on LAYER metal6 = 521 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16956
#Up-Via Summary (total 16956):
#           
#-----------------------
# metal1          10076
# metal2           5835
# metal3            815
# metal4            170
# metal5             60
#-----------------------
#                 16956 
#
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 4.94 (MB)
#Total memory = 1010.56 (MB)
#Peak memory = 1239.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 5.74 (MB)
#Total memory = 992.36 (MB)
#Peak memory = 1239.41 (MB)
#Number of warnings = 4
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep 19 17:25:51 2023
#
% End globalDetailRoute (date=09/19 17:25:51, total cpu=0:00:25.7, real=0:00:26.0, peak res=1042.6M, current mem=989.2M)
#Default setup view is reset to default.
#Default setup view is reset to default.
#routeDesign: cpu time = 00:00:26, elapsed time = 00:00:26, memory = 968.07 (MB), peak = 1239.41 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=09/19 17:25:51, total cpu=0:00:26.1, real=0:00:26.0, peak res=1042.6M, current mem=968.1M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 968.1M, totSessionCpu=0:02:33 **
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setOptMode -activeHoldViews                                     { default }
setOptMode -activeSetupViews                                    { default }
setOptMode -autoHoldViews                                       { default}
setOptMode -autoSetupViews                                      { default}
setOptMode -autoTDGRSetupViews                                  { default}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 988.5M, totSessionCpu=0:02:34 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1161.7M, init mem=1161.7M)
*info: Placed = 8562          
*info: Unplaced = 0           
Placement Density:100.00%(7603/7603)
Placement Density (including fixed std cells):100.00%(7603/7603)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1161.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'DLX' of instances=8562 and nets=3147 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/DLX_1718_gsBu6M.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1155.7M)
Extracted 10.0043% (CPU Time= 0:00:00.2  MEM= 1213.5M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1213.5M)
Extracted 30.0057% (CPU Time= 0:00:00.2  MEM= 1213.5M)
Extracted 40.0064% (CPU Time= 0:00:00.2  MEM= 1213.5M)
Extracted 50.0071% (CPU Time= 0:00:00.2  MEM= 1213.5M)
Extracted 60.0043% (CPU Time= 0:00:00.3  MEM= 1213.5M)
Extracted 70.005% (CPU Time= 0:00:00.3  MEM= 1213.5M)
Extracted 80.0057% (CPU Time= 0:00:00.4  MEM= 1213.5M)
Extracted 90.0064% (CPU Time= 0:00:00.4  MEM= 1213.5M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1213.5M)
Number of Extracted Resistors     : 45004
Number of Extracted Ground Cap.   : 47938
Number of Extracted Coupling Cap. : 67856
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1181.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 1189.445M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
AAE DB initialization (MEM=1206.52 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1206.52)
Total number of fetched objects 3221
End delay calculation. (MEM=1269.01 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1249.93 CPU=0:00:01.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:02:39 mem=1241.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:39 mem=1241.9M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1237.47)
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1233.81 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1233.81 CPU=0:00:02.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1233.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1233.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1172.93)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 3221. 
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  3.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1214.08 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1214.08 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:02:43 mem=1214.1M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.090  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1025.8M, totSessionCpu=0:02:43 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1197.88M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:43.5/0:03:38.3 (0.7), mem = 1197.9M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1397.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1397.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:47.3/0:03:42.2 (0.8), mem = 1377.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1120.2M, totSessionCpu=0:02:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1298.95M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.07min mem=1298.9M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.090  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1120.3M, totSessionCpu=0:02:48 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1118.3M, totSessionCpu=0:02:48 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1289.42M, totSessionCpu=0:02:48).
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1118.3M, totSessionCpu=0:02:48 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 0.090 ns

Start Layer Assignment ...
WNS(0.090ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 3147.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.014 ns

Start Layer Assignment ...
WNS(0.014ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 3147.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 6 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 4 (0.1%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.090  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1040.7M, totSessionCpu=0:02:48 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:48 mem=1220.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 8562 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1220.4MB
*** Finished refinePlace (0:02:48 mem=1220.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#Start globalDetailRoute on Tue Sep 19 17:26:06 2023
#
#num needed restored net=0
#need_extraction net=0 (total=3147)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Sep 19 17:26:06 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3107 nets.
#Voltage range [1.100 - 1.100] has 4 nets.
#Voltage range [0.000 - 0.000] has 36 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.70 (MB), peak = 1239.41 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.79 (MB), peak = 1239.41 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Sep 19 17:26:07 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.03 (MB)
#Total memory = 1040.79 (MB)
#Peak memory = 1239.41 (MB)
#
#
#Start global routing on Tue Sep 19 17:26:07 2023
#
#
#Start global routing initialization on Tue Sep 19 17:26:07 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.03 (MB)
#Total memory = 1040.79 (MB)
#Peak memory = 1239.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.16 (MB), peak = 1239.41 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 29458 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 1702 um.
#Total wire length on LAYER metal2 = 11930 um.
#Total wire length on LAYER metal3 = 10778 um.
#Total wire length on LAYER metal4 = 3182 um.
#Total wire length on LAYER metal5 = 1346 um.
#Total wire length on LAYER metal6 = 521 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16956
#Up-Via Summary (total 16956):
#           
#-----------------------
# metal1          10076
# metal2           5835
# metal3            815
# metal4            170
# metal5             60
#-----------------------
#                 16956 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.25 (MB)
#Total memory = 1041.04 (MB)
#Peak memory = 1239.41 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep 19 17:26:07 2023
#
#
#Start Post Route Wire Spread.
#Done with 250 horizontal wires in 3 hboxes and 62 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 29524 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 1702 um.
#Total wire length on LAYER metal2 = 11943 um.
#Total wire length on LAYER metal3 = 10821 um.
#Total wire length on LAYER metal4 = 3188 um.
#Total wire length on LAYER metal5 = 1349 um.
#Total wire length on LAYER metal6 = 521 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16956
#Up-Via Summary (total 16956):
#           
#-----------------------
# metal1          10076
# metal2           5835
# metal3            815
# metal4            170
# metal5             60
#-----------------------
#                 16956 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.44 (MB), peak = 1239.41 (MB)
#CELL_VIEW DLX,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 6
#Total wire length = 29524 um.
#Total half perimeter of net bounding box = 26521 um.
#Total wire length on LAYER metal1 = 1702 um.
#Total wire length on LAYER metal2 = 11943 um.
#Total wire length on LAYER metal3 = 10821 um.
#Total wire length on LAYER metal4 = 3188 um.
#Total wire length on LAYER metal5 = 1349 um.
#Total wire length on LAYER metal6 = 521 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16956
#Up-Via Summary (total 16956):
#           
#-----------------------
# metal1          10076
# metal2           5835
# metal3            815
# metal4            170
# metal5             60
#-----------------------
#                 16956 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.52 (MB)
#Total memory = 1041.32 (MB)
#Peak memory = 1239.41 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.02 (MB)
#Total memory = 1040.75 (MB)
#Peak memory = 1239.41 (MB)
#Number of warnings = 3
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep 19 17:26:08 2023
#
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1040.7M, totSessionCpu=0:02:50 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'DLX' of instances=8562 and nets=3147 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/DLX_1718_gsBu6M.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1222.4M)
Extracted 10.0038% (CPU Time= 0:00:00.2  MEM= 1280.2M)
Extracted 20.0042% (CPU Time= 0:00:00.3  MEM= 1280.2M)
Extracted 30.0045% (CPU Time= 0:00:00.3  MEM= 1280.2M)
Extracted 40.0049% (CPU Time= 0:00:00.3  MEM= 1280.2M)
Extracted 50.0052% (CPU Time= 0:00:00.4  MEM= 1280.2M)
Extracted 60.0056% (CPU Time= 0:00:00.4  MEM= 1280.2M)
Extracted 70.0059% (CPU Time= 0:00:00.4  MEM= 1280.2M)
Extracted 80.0063% (CPU Time= 0:00:00.5  MEM= 1280.2M)
Extracted 90.0066% (CPU Time= 0:00:00.6  MEM= 1280.2M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 1280.2M)
Number of Extracted Resistors     : 45675
Number of Extracted Ground Cap.   : 48609
Number of Extracted Coupling Cap. : 68928
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1248.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 1252.883M)
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 997.6M, totSessionCpu=0:02:52 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1195.68)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1222.97 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1222.97 CPU=0:00:02.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1223.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1223.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1188.09)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 3221. 
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  3.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1229.23 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1229.23 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:02:56 mem=1229.2M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.090  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1042.7M, totSessionCpu=0:02:56 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1042.7M, totSessionCpu=0:02:56 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1203.50M, totSessionCpu=0:02:56).
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1042.7M, totSessionCpu=0:02:56 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1042.8M, totSessionCpu=0:02:56 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.090  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:26, mem = 1042.8M, totSessionCpu=0:02:57 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1036.3M, totSessionCpu=0:02:57 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { default }
setOptMode -autoSetupViews                                      { default}
setOptMode -autoTDGRSetupViews                                  { default}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1041.6M, totSessionCpu=0:02:58 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1220.3M, init mem=1220.3M)
*info: Placed = 8562          
*info: Unplaced = 0           
Placement Density:100.00%(7603/7603)
Placement Density (including fixed std cells):100.00%(7603/7603)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1220.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'DLX' of instances=8562 and nets=3147 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/DLX_1718_gsBu6M.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1212.3M)
Extracted 10.0038% (CPU Time= 0:00:00.3  MEM= 1270.1M)
Extracted 20.0042% (CPU Time= 0:00:00.3  MEM= 1270.1M)
Extracted 30.0045% (CPU Time= 0:00:00.3  MEM= 1270.1M)
Extracted 40.0049% (CPU Time= 0:00:00.3  MEM= 1270.1M)
Extracted 50.0052% (CPU Time= 0:00:00.4  MEM= 1270.1M)
Extracted 60.0056% (CPU Time= 0:00:00.4  MEM= 1270.1M)
Extracted 70.0059% (CPU Time= 0:00:00.4  MEM= 1270.1M)
Extracted 80.0063% (CPU Time= 0:00:00.5  MEM= 1270.1M)
Extracted 90.0066% (CPU Time= 0:00:00.6  MEM= 1270.1M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 1270.1M)
Number of Extracted Resistors     : 45675
Number of Extracted Ground Cap.   : 48609
Number of Extracted Coupling Cap. : 68928
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1238.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 1246.039M)
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:00 mem=1228.3M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1226.31)
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1253.6 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1253.6 CPU=0:00:02.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1253.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1253.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1197.72)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 3221. 
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  5.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1238.87 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1238.87 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:03:05 mem=1238.9M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:03:05 mem=1254.1M ***
Done building hold timer [955 node(s), 976 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:03:05 mem=1254.1M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1234.41)
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1230.75 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1230.75 CPU=0:00:02.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1230.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1230.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1196.87)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 3221. 
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  3.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1238.02 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1238.02 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:03:09 mem=1238.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:03:09 mem=1238.0M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.090  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.008  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  | -0.001  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1056.1M, totSessionCpu=0:03:10 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:10.4/0:04:08.0 (0.8), mem = 1228.3M
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 64 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:10.4 real=0:00:10.0 totSessionCpu=0:03:11 mem=1411.4M density=100.000% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.002|    -0.00|       1|          0|       0(     0)|   100.00%|   0:00:00.0|  1411.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   0|  -0.002|    -0.00|       1|          0|       0(     0)|   100.00%|   0:00:00.0|  1411.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=0:03:11 mem=1411.4M density=100.000% ***


*** Finish Post Route Hold Fixing (cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=0:03:11 mem=1411.4M density=100.000%) ***
*** HoldOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:11.0/0:04:08.6 (0.8), mem = 1392.3M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1135.1M, totSessionCpu=0:03:11 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_KUBMIF/timingGraph.tgz -dir /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_KUBMIF -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1318.15)
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1317.57 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1317.57 CPU=0:00:02.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1317.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1317.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1276.69)
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 3221. 
Total number of fetched objects 3221
AAE_INFO-618: Total number of nets in the design is 3147,  5.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1318.84 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1318.84 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:03:15 mem=1318.8M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_KUBMIF/timingGraph.tgz -dir /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/opt_timing_graph_KUBMIF -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.090  |  0.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.008  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  | -0.001  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   224   |   54    |   217   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.374%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:23, mem = 1198.4M, totSessionCpu=0:03:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign dlx
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/19 17:26:40, mem=1113.9M)
% Begin Save ccopt configuration ... (date=09/19 17:26:40, mem=1115.9M)
% End Save ccopt configuration ... (date=09/19 17:26:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.8M, current mem=1116.8M)
% Begin Save netlist data ... (date=09/19 17:26:40, mem=1116.8M)
Writing Binary DB to dlx.dat/DLX.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/19 17:26:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1116.9M, current mem=1116.9M)
Saving symbol-table file ...
Saving congestion map file dlx.dat/DLX.route.congmap.gz ...
% Begin Save AAE data ... (date=09/19 17:26:41, mem=1117.5M)
Saving AAE Data ...
% End Save AAE data ... (date=09/19 17:26:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.5M, current mem=1117.5M)
Saving preference file dlx.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/19 17:26:41, mem=1118.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/19 17:26:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=1118.1M, current mem=1118.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/19 17:26:42, mem=1118.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/19 17:26:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.2M, current mem=1118.2M)
% Begin Save routing data ... (date=09/19 17:26:42, mem=1118.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1277.8M) ***
% End Save routing data ... (date=09/19 17:26:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1118.3M, current mem=1118.3M)
Saving property file dlx.dat/DLX.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1280.8M) ***
#Saving pin access data to file dlx.dat/DLX.apa ...
#
% Begin Save power constraints data ... (date=09/19 17:26:43, mem=1118.7M)
% End Save power constraints data ... (date=09/19 17:26:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.8M, current mem=1118.8M)
high standard low
Generated self-contained design dlx.dat
#% End save design ... (date=09/19 17:26:54, total cpu=0:00:11.5, real=0:00:14.0, peak res=1123.8M, current mem=1123.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> fit
<CMD> win
XWindow dump put in file dlx.xwd
<CMD> set_analysis_view -setup {default} -hold {default}
The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
*** processed 1 pg_net_voltages: cpu=0:00:00.00 real=0:00:00.00 mem=1512.562500M
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file 'constraints/dlx_clock_bound_0.5.sdc' ...
Current (total cpu=0:04:22, real=0:10:45, peak res=1357.4M, current mem=1215.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File constraints/dlx_clock_bound_0.5.sdc, Line 8).

INFO (CTE): Reading of timing constraints file constraints/dlx_clock_bound_0.5.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1225.8M, current mem=1225.8M)
Current (total cpu=0:04:23, real=0:10:45, peak res=1357.4M, current mem=1225.8M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> reset_parasitics
<CMD> extractRC
Extraction called for design 'DLX' of instances=8562 and nets=3147 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design DLX.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile /tmp/innovus_temp_1718_localhost.localdomain_ms23.32_l0k1qm/DLX_1718_pb1cnO.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1459.1M)
Extracted 10.0038% (CPU Time= 0:00:00.2  MEM= 1524.9M)
Extracted 20.0042% (CPU Time= 0:00:00.2  MEM= 1524.9M)
Extracted 30.0045% (CPU Time= 0:00:00.2  MEM= 1524.9M)
Extracted 40.0049% (CPU Time= 0:00:00.2  MEM= 1524.9M)
Extracted 50.0052% (CPU Time= 0:00:00.3  MEM= 1524.9M)
Extracted 60.0056% (CPU Time= 0:00:00.3  MEM= 1524.9M)
Extracted 70.0059% (CPU Time= 0:00:00.4  MEM= 1524.9M)
Extracted 80.0063% (CPU Time= 0:00:00.4  MEM= 1524.9M)
Extracted 90.0066% (CPU Time= 0:00:00.5  MEM= 1524.9M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1524.9M)
Number of Extracted Resistors     : 45675
Number of Extracted Ground Cap.   : 48609
Number of Extracted Coupling Cap. : 68928
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1508.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:01.0  MEM: 1516.863M)
<CMD> rcOut -setload dlx.setload -rc_corner standard

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-setload" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.


--------------------------------------------------------------------------------
Exiting Innovus on Tue Sep 19 17:35:42 2023
  Total CPU time:     0:05:18
  Total real time:    0:13:35
  Peak memory (main): 1357.42MB


*** Memory Usage v#2 (Current mem = 1549.770M, initial mem = 280.285M) ***
*** Message Summary: 38 warning(s), 11 error(s)

--- Ending "Innovus" (totcpu=0:05:02, real=0:13:33, mem=1549.8M) ---
