Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 16 00:01:53 2024
| Host         : GotohHitori running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.488        0.000                      0                  208        0.111        0.000                      0                  208        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.488        0.000                      0                  208        0.111        0.000                      0                  208        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.860ns (21.322%)  route 3.173ns (78.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.733     5.336    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  uart_rx_inst/clk_count_reg[9]/Q
                         net (fo=4, routed)           1.151     6.943    uart_rx_inst/clk_count_reg_n_0_[9]
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.415     7.482    uart_rx_inst/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.606 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.515    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.671 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.698     9.369    uart_rx_inst/clk_count_0
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.611    15.034    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[10]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X84Y97         FDRE (Setup_fdre_C_CE)      -0.400    14.857    uart_rx_inst/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.860ns (21.322%)  route 3.173ns (78.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.733     5.336    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  uart_rx_inst/clk_count_reg[9]/Q
                         net (fo=4, routed)           1.151     6.943    uart_rx_inst/clk_count_reg_n_0_[9]
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.415     7.482    uart_rx_inst/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.606 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.515    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.671 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.698     9.369    uart_rx_inst/clk_count_0
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.611    15.034    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[13]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X84Y97         FDRE (Setup_fdre_C_CE)      -0.400    14.857    uart_rx_inst/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.860ns (21.322%)  route 3.173ns (78.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.733     5.336    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  uart_rx_inst/clk_count_reg[9]/Q
                         net (fo=4, routed)           1.151     6.943    uart_rx_inst/clk_count_reg_n_0_[9]
    SLICE_X84Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.415     7.482    uart_rx_inst/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.606 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.515    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.671 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.698     9.369    uart_rx_inst/clk_count_0
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.611    15.034    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X84Y97         FDRE (Setup_fdre_C_CE)      -0.400    14.857    uart_rx_inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.922ns (23.426%)  route 3.014ns (76.574%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.731     5.334    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  uart_rx_inst/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.693     6.545    uart_rx_inst/clk_count_reg_n_0_[8]
    SLICE_X84Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.821     7.490    uart_rx_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.524    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.680 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.590     9.269    uart_rx_inst/clk_count_0
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.613    15.036    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[11]/C
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y97         FDRE (Setup_fdre_C_CE)      -0.436    14.823    uart_rx_inst/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.922ns (23.426%)  route 3.014ns (76.574%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.731     5.334    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  uart_rx_inst/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.693     6.545    uart_rx_inst/clk_count_reg_n_0_[8]
    SLICE_X84Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.821     7.490    uart_rx_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.524    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.680 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.590     9.269    uart_rx_inst/clk_count_0
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.613    15.036    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[7]/C
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y97         FDRE (Setup_fdre_C_CE)      -0.436    14.823    uart_rx_inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.922ns (23.426%)  route 3.014ns (76.574%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.731     5.334    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  uart_rx_inst/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.693     6.545    uart_rx_inst/clk_count_reg_n_0_[8]
    SLICE_X84Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.821     7.490    uart_rx_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.524    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.680 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.590     9.269    uart_rx_inst/clk_count_0
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.613    15.036    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[9]/C
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y97         FDRE (Setup_fdre_C_CE)      -0.436    14.823    uart_rx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.856ns (21.265%)  route 3.169ns (78.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.730     5.333    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y94         FDRE                                         r  uart_rx_inst/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  uart_rx_inst/clk_count_reg[12]/Q
                         net (fo=4, routed)           0.843     6.631    uart_rx_inst/clk_count_reg_n_0_[12]
    SLICE_X86Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.755 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_7/O
                         net (fo=2, routed)           0.678     7.433    uart_rx_inst/FSM_sequential_rx_state[1]_i_7_n_0
    SLICE_X86Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.557 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=11, routed)          0.832     8.389    uart_rx_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X86Y96         LUT5 (Prop_lut5_I4_O)        0.152     8.541 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.817     9.358    uart_rx_inst/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X85Y96         FDRE                                         r  uart_rx_inst/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.610    15.033    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X85Y96         FDRE                                         r  uart_rx_inst/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y96         FDRE (Setup_fdre_C_D)       -0.307    14.965    uart_rx_inst/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.922ns (23.767%)  route 2.957ns (76.233%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.731     5.334    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  uart_rx_inst/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.693     6.545    uart_rx_inst/clk_count_reg_n_0_[8]
    SLICE_X84Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.821     7.490    uart_rx_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.524    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.680 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     9.213    uart_rx_inst/clk_count_0
    SLICE_X86Y96         FDRE                                         r  uart_rx_inst/clk_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.612    15.035    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y96         FDRE                                         r  uart_rx_inst/clk_count_reg[5]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y96         FDRE (Setup_fdre_C_CE)      -0.436    14.822    uart_rx_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.922ns (23.767%)  route 2.957ns (76.233%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.731     5.334    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  uart_rx_inst/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.693     6.545    uart_rx_inst/clk_count_reg_n_0_[8]
    SLICE_X84Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.821     7.490    uart_rx_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.524    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.680 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.533     9.213    uart_rx_inst/clk_count_0
    SLICE_X86Y96         FDRE                                         r  uart_rx_inst/clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.612    15.035    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y96         FDRE                                         r  uart_rx_inst/clk_count_reg[6]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y96         FDRE (Setup_fdre_C_CE)      -0.436    14.822    uart_rx_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 uart_rx_inst/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/clk_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.922ns (23.793%)  route 2.953ns (76.207%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.731     5.334    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X84Y97         FDRE                                         r  uart_rx_inst/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  uart_rx_inst/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.693     6.545    uart_rx_inst/clk_count_reg_n_0_[8]
    SLICE_X84Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  uart_rx_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.821     7.490    uart_rx_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.614 f  uart_rx_inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=20, routed)          0.909     8.524    uart_rx_inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X84Y96         LUT4 (Prop_lut4_I2_O)        0.156     8.680 r  uart_rx_inst/clk_count[13]_i_1/O
                         net (fo=14, routed)          0.529     9.209    uart_rx_inst/clk_count_0
    SLICE_X86Y95         FDRE                                         r  uart_rx_inst/clk_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.612    15.035    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X86Y95         FDRE                                         r  uart_rx_inst/clk_count_reg[4]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y95         FDRE (Setup_fdre_C_CE)      -0.436    14.822    uart_rx_inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.088%)  route 0.202ns (58.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  uart_rx_inst/rx_data_out_reg[1]/Q
                         net (fo=1, routed)           0.202     1.868    fifo_inst/Q[1]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.917     2.082    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.603    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.758    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.969%)  route 0.203ns (59.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  uart_rx_inst/rx_data_out_reg[3]/Q
                         net (fo=1, routed)           0.203     1.869    fifo_inst/Q[3]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.917     2.082    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.603    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.758    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.966%)  route 0.203ns (59.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  uart_rx_inst/rx_data_out_reg[2]/Q
                         net (fo=1, routed)           0.203     1.870    fifo_inst/Q[2]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.917     2.082    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.603    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.758    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  uart_rx_inst/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  uart_rx_inst/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.116     1.782    uart_rx_inst/rx_data_reg_n_0_[6]
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.878     2.043    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[6]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X82Y96         FDRE (Hold_fdre_C_D)         0.076     1.614    uart_rx_inst/rx_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fifo_inst/rd_ptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.401%)  route 0.308ns (68.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    fifo_inst/clk_IBUF_BUFG
    SLICE_X82Y95         FDRE                                         r  fifo_inst/rd_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  fifo_inst/rd_ptr_reg[8]/Q
                         net (fo=3, routed)           0.308     1.974    fifo_inst/rd_ptr[8]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.916     2.081    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.602    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.785    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.281%)  route 0.283ns (66.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  uart_rx_inst/rx_data_out_reg[0]/Q
                         net (fo=1, routed)           0.283     1.949    fifo_inst/Q[0]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.917     2.082    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.603    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.758    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fifo_inst/rd_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.279%)  route 0.310ns (68.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    fifo_inst/clk_IBUF_BUFG
    SLICE_X82Y95         FDRE                                         r  fifo_inst/rd_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  fifo_inst/rd_ptr_reg[6]/Q
                         net (fo=5, routed)           0.310     1.976    fifo_inst/rd_ptr[6]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.916     2.081    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.602    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.785    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    fifo_inst/clk_IBUF_BUFG
    SLICE_X82Y94         FDRE                                         r  fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=3, routed)           0.319     1.985    fifo_inst/wr_ptr_reg[5]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.917     2.082    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.603    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.786    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.679%)  route 0.127ns (47.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X83Y95         FDRE                                         r  uart_rx_inst/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  uart_rx_inst/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.127     1.793    uart_rx_inst/rx_data_reg_n_0_[3]
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.878     2.043    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X82Y96         FDRE                                         r  uart_rx_inst/rx_data_out_reg[3]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X82Y96         FDRE (Hold_fdre_C_D)         0.047     1.588    uart_rx_inst/rx_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.913%)  route 0.330ns (70.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.606     1.525    fifo_inst/clk_IBUF_BUFG
    SLICE_X83Y94         FDRE                                         r  fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=5, routed)           0.330     1.997    fifo_inst/wr_ptr_reg[3]
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.917     2.082    fifo_inst/clk_IBUF_BUFG
    RAMB18_X3Y38         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.479     1.603    
    RAMB18_X3Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.786    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38    fifo_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y38    fifo_inst/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y98    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y98    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y98    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y97    data_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y95    fifo_inst/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y95    fifo_inst/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y95    fifo_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y96    uart_rx_inst/rx_data_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y96    uart_tx_inst/FSM_sequential_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y96    uart_tx_inst/FSM_sequential_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y95    uart_tx_inst/bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y96    uart_tx_inst/bit_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y95    uart_tx_inst/bit_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y93    uart_tx_inst/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y95    uart_tx_inst/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y95    uart_tx_inst/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y95    uart_tx_inst/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y98    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y98    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y98    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y98    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y98    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y98    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y97    data_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y97    data_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y95    fifo_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y95    fifo_inst/count_reg[1]/C



