Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Sun Jun 07 04:11:19 2015
| Host              : VLAB-049 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab3top_timing_summary_routed.rpt -rpx lab3top_timing_summary_routed.rpx
| Design            : lab3top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 163 register/latch pins with no clock driven by root clock pin: Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1324 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.620        0.000                      0                 3939        0.024        0.000                      0                 3939        3.000        0.000                       0                  1330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM    {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM    {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM    {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  clk_out1_MMCM_1  {0.000 5.000}      10.000          100.000         
  clk_out2_MMCM_1  {0.000 25.000}     50.000          20.000          
  clkfbout_MMCM_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_MMCM          3.620        0.000                      0                 3778        0.098        0.000                      0                 3778        3.750        0.000                       0                  1250  
  clk_out2_MMCM         46.904        0.000                      0                  161        0.164        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_MMCM_1        3.621        0.000                      0                 3778        0.098        0.000                      0                 3778        3.750        0.000                       0                  1250  
  clk_out2_MMCM_1       46.908        0.000                      0                  161        0.164        0.000                      0                  161       24.500        0.000                       0                    76  
  clkfbout_MMCM_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_MMCM    clk_out1_MMCM          4.781        0.000                      0                   25        0.087        0.000                      0                   25  
clk_out1_MMCM_1  clk_out1_MMCM          3.620        0.000                      0                 3778        0.024        0.000                      0                 3778  
clk_out2_MMCM_1  clk_out1_MMCM          4.785        0.000                      0                   25        0.090        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM          6.273        0.000                      0                   30        0.085        0.000                      0                   30  
clk_out1_MMCM_1  clk_out2_MMCM          6.273        0.000                      0                   30        0.085        0.000                      0                   30  
clk_out2_MMCM_1  clk_out2_MMCM         46.904        0.000                      0                  161        0.066        0.000                      0                  161  
clk_out1_MMCM    clk_out1_MMCM_1        3.620        0.000                      0                 3778        0.024        0.000                      0                 3778  
clk_out2_MMCM    clk_out1_MMCM_1        4.781        0.000                      0                   25        0.087        0.000                      0                   25  
clk_out2_MMCM_1  clk_out1_MMCM_1        4.785        0.000                      0                   25        0.090        0.000                      0                   25  
clk_out1_MMCM    clk_out2_MMCM_1        6.277        0.000                      0                   30        0.088        0.000                      0                   30  
clk_out2_MMCM    clk_out2_MMCM_1       46.904        0.000                      0                  161        0.066        0.000                      0                  161  
clk_out1_MMCM_1  clk_out2_MMCM_1        6.277        0.000                      0                   30        0.088        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.606ns (10.037%)  route 5.432ns (89.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.553    -0.959    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X51Y23                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=275, routed)         4.783     4.280    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/s_axis_data_tvalid
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.150     4.430 r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_i_1/O
                         net (fo=1, routed)           0.649     5.079    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/fn_muxcy_set
    SLICE_X51Y7          FDRE                                         r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.451     8.456    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X51Y7                                                       r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/C
                         clock pessimism              0.578     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X51Y7          FDRE (Setup_fdre_C_D)       -0.260     8.699    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[0]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_153_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[10]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_143_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[11]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_142_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[12]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_141_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[13]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_140_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[14]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_139_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[15]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_138_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[16]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_137_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[17]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_136_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.559    -0.622    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X53Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X52Y31         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X52Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
    SLICE_X52Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.479    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.380    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X56Y30         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.254    -0.608    
    SLICE_X56Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.478    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y0       Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                                                                                                                                              
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y7       Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y5       Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y3      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y3      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y1      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK                                                                                                                            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_56_56/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_56_56/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y25     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y25     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                                                                                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.957ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.766ns (25.347%)  route 2.256ns (74.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971     1.940    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    49.021    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.021    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 46.957    

Slack (MET) :             46.993ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.964%)  route 2.234ns (76.036%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.980 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.973    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 46.993    

Slack (MET) :             47.011ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.732ns (24.682%)  route 2.234ns (75.318%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152     2.008 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    49.019    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.019    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 47.011    

Slack (MET) :             47.106ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.766ns (26.625%)  route 2.111ns (73.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826     1.795    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.919 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    49.025    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.025    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                 47.106    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.720    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.181    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.720    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.395%)  route 0.112ns (37.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.112    -0.369    Receiver/Debug_PassThroughDAC/Q[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120    -0.488    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.362    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X42Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.059    -0.531    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.364    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.070    -0.542    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.385    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.340    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.519    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.361    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.075    -0.547    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.443    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.344 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.344    Transmitter/DACInterface/n_0_tempBuffer[2]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.092    -0.532    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.440    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.099    -0.341 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091    -0.531    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.016%)  route 0.135ns (41.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.135    -0.348    Receiver/Debug_PassThroughDAC/Q[8]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  Receiver/Debug_PassThroughDAC/tempBuffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[8]_i_1
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.092    -0.497    Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.061    -0.436    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/n_0_tempBuffer[4]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.532    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.146    -0.335    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121    -0.487    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                    
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1            
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[0]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[10]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[11]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[1]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[2]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[3]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[4]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[5]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[1]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[2]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X42Y18     Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X42Y18     Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X42Y18     Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y19     Transmitter/DACInterface/shiftCount_reg[0]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y19     Transmitter/DACInterface/shiftCount_reg[1]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y19     Transmitter/DACInterface/shiftCount_reg[2]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[0]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[10]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[11]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[1]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[2]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[3]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[4]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[5]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[6]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[7]/C          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y2    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                      
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.606ns (10.037%)  route 5.432ns (89.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.553    -0.959    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X51Y23                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=275, routed)         4.783     4.280    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/s_axis_data_tvalid
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.150     4.430 r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_i_1/O
                         net (fo=1, routed)           0.649     5.079    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/fn_muxcy_set
    SLICE_X51Y7          FDRE                                         r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.451     8.456    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X51Y7                                                       r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/C
                         clock pessimism              0.578     9.033    
                         clock uncertainty           -0.074     8.960    
    SLICE_X51Y7          FDRE (Setup_fdre_C_D)       -0.260     8.700    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[0]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_153_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[10]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_143_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[11]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_142_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[12]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_141_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[13]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_140_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[14]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_139_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[15]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_138_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[16]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_137_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[17]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_136_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.559    -0.622    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X53Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X52Y31         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X52Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
    SLICE_X52Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.479    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.380    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X56Y30         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.254    -0.608    
    SLICE_X56Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.478    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/CLK
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y0       Receiver/CarriageRecoveryLoop/x2_ploop_reg/CLK                                                                                                                                                                                                                                              
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y7       Receiver/CarriageRecoveryLoop/yI_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116    DSP48_X0Y5       Receiver/CarriageRecoveryLoop/yQ_reg/CLK                                                                                                                                                                                                                                                    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056    RAMB18_X2Y8      Transmitter/CharacterToIQ/CharBuffer/CharacterFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y3      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y3      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y2      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424    RAMB36_X0Y1      Receiver/CarriageRecoveryLoop/SinCosLUT/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK                                                                                                                            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X54Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_56_56/DP/CLK                                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X52Y26     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_56_56/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_18_18/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_19_19/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_20_20/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y24     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_21_21/SP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y25     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/DP/CLK                                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750    SLICE_X56Y25     Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_22_22/SP/CLK                                                                                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.908ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.094    48.911    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.279    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.908    

Slack (MET) :             46.908ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.094    48.911    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.279    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.908    

Slack (MET) :             46.908ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.094    48.911    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.279    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.908    

Slack (MET) :             46.908ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.094    48.911    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.279    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.279    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.908    

Slack (MET) :             46.961ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.766ns (25.347%)  route 2.256ns (74.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971     1.940    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.094    48.948    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    49.025    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.025    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 46.961    

Slack (MET) :             46.997ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.964%)  route 2.234ns (76.036%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.980 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.094    48.948    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.977    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.977    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 46.997    

Slack (MET) :             47.015ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.732ns (24.682%)  route 2.234ns (75.318%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152     2.008 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.094    48.948    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    49.023    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.023    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 47.015    

Slack (MET) :             47.110ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.766ns (26.625%)  route 2.111ns (73.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826     1.795    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.919 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.094    48.948    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    49.029    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.029    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                 47.110    

Slack (MET) :             47.185ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.094    48.929    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.724    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.724    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.185    

Slack (MET) :             47.185ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.094    48.929    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.724    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.724    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.395%)  route 0.112ns (37.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.112    -0.369    Receiver/Debug_PassThroughDAC/Q[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120    -0.488    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.362    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X42Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.059    -0.531    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.364    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.070    -0.542    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.385    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.340    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.519    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.361    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.075    -0.547    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.443    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.344 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.344    Transmitter/DACInterface/n_0_tempBuffer[2]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.092    -0.532    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.440    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.099    -0.341 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091    -0.531    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.016%)  route 0.135ns (41.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.135    -0.348    Receiver/Debug_PassThroughDAC/Q[8]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  Receiver/Debug_PassThroughDAC/tempBuffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[8]_i_1
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/C
                         clock pessimism              0.274    -0.589    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.092    -0.497    Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.061    -0.436    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/n_0_tempBuffer[4]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.532    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.146    -0.335    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121    -0.487    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MMCM_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     50.000  47.845   BUFGCTRL_X0Y0    SPIClkGenerator/U0/clkout2_buf/I                    
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     50.000  48.751   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1            
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[0]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[10]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[11]/C         
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[1]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[2]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[3]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[4]/C          
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[5]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[0]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[1]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[2]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y18     Receiver/Debug_PassThroughDAC/shiftCount_reg[3]/C   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X42Y18     Receiver/Debug_PassThroughDAC/tempBuffer_reg[13]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X42Y18     Receiver/Debug_PassThroughDAC/tempBuffer_reg[14]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X42Y18     Receiver/Debug_PassThroughDAC/tempBuffer_reg[15]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y19     Transmitter/DACInterface/shiftCount_reg[0]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y19     Transmitter/DACInterface/shiftCount_reg[1]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y19     Transmitter/DACInterface/shiftCount_reg[2]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[0]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[10]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X43Y16     Receiver/ADCInFace/convertedValue_reg[11]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[1]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[2]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X45Y15     Receiver/ADCInFace/convertedValue_reg[3]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[4]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[5]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[6]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X41Y15     Receiver/ADCInFace/convertedValue_reg[7]/C          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_1
  To Clock:  clkfbout_MMCM_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y2    SPIClkGenerator/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  SPIClkGenerator/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.492ns (30.604%)  route 3.383ns (69.396%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           1.009     3.616    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.306     3.922 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.922    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.077     8.703    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.492ns (32.299%)  route 3.127ns (67.701%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.753     3.360    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.306     3.666 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.666    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.079     8.705    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.307ns (29.331%)  route 3.149ns (70.669%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.775     3.200    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.303     3.503 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.503    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.081     8.707    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.307ns (30.262%)  route 3.012ns (69.738%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.638     3.062    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I4_O)        0.303     3.365 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.365    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.077     8.702    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.126ns (26.366%)  route 3.145ns (73.634%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.018    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.317    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X44Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.218     8.627    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)        0.031     8.658    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.429ns (33.521%)  route 2.834ns (66.479%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.460     3.008    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.302     3.310 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.310    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.029     8.657    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.429ns (33.545%)  route 2.831ns (66.455%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.457     3.004    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.302     3.306 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.306    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.031     8.659    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.126ns (26.221%)  route 3.168ns (73.779%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.794     3.042    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.299     3.341 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.341    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.218     8.627    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.079     8.706    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.671ns (45.354%)  route 2.013ns (54.646%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.828     2.431    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.302     2.733 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.733    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.032     8.660    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.767ns (48.021%)  route 1.913ns (51.979%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.698 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.727     2.425    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.303     2.728 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     2.728    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.031     8.659    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.954%)  route 0.379ns (51.046%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.118     0.012    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.107     0.119 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.119    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.033    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.363ns (47.183%)  route 0.406ns (52.817%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.146     0.040    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.107     0.147 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.147    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121     0.032    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.462%)  route 0.607ns (76.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.607     0.125    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.170 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.170    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.894%)  route 0.626ns (77.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.626     0.146    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X47Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.191 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.784%)  route 0.668ns (78.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.668     0.185    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.230 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.826    -0.864    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120     0.030    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.661     0.180    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.225 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.991%)  route 0.660ns (78.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.660     0.179    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.224 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.224    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.696     0.215    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.260 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.033    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.777%)  route 0.668ns (78.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.668     0.185    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.230 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X44Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.824    -0.866    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.584%)  route 0.676ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.676     0.194    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.606ns (10.037%)  route 5.432ns (89.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.553    -0.959    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X51Y23                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=275, routed)         4.783     4.280    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/s_axis_data_tvalid
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.150     4.430 r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_i_1/O
                         net (fo=1, routed)           0.649     5.079    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/fn_muxcy_set
    SLICE_X51Y7          FDRE                                         r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.451     8.456    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X51Y7                                                       r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/C
                         clock pessimism              0.578     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X51Y7          FDRE (Setup_fdre_C_D)       -0.260     8.699    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[0]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_153_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[10]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_143_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[11]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_142_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[12]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_141_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[13]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_140_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[14]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_139_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[15]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_138_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[16]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_137_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[17]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_136_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.559    -0.622    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X53Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X52Y31         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X52Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X52Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.405    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.380    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X56Y30         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X56Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.404    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.492ns (30.604%)  route 3.383ns (69.396%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           1.009     3.616    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.306     3.922 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.922    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.077     8.707    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.492ns (32.299%)  route 3.127ns (67.701%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.753     3.360    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.306     3.666 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.666    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.079     8.709    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.307ns (29.331%)  route 3.149ns (70.669%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.775     3.200    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.303     3.503 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.503    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.081     8.711    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.307ns (30.262%)  route 3.012ns (69.738%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.638     3.062    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I4_O)        0.303     3.365 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.365    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.077     8.706    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.126ns (26.366%)  route 3.145ns (73.634%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.018    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.317    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X44Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.214     8.631    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)        0.031     8.662    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.429ns (33.521%)  route 2.834ns (66.479%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.460     3.008    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.302     3.310 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.310    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.029     8.661    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.429ns (33.545%)  route 2.831ns (66.455%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.457     3.004    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.302     3.306 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.306    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.031     8.663    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.126ns (26.221%)  route 3.168ns (73.779%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.794     3.042    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.299     3.341 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.341    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.214     8.631    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.671ns (45.354%)  route 2.013ns (54.646%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.828     2.431    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.302     2.733 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.733    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.032     8.664    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.767ns (48.021%)  route 1.913ns (51.979%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.698 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.727     2.425    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.303     2.728 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     2.728    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.031     8.663    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.954%)  route 0.379ns (51.046%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.118     0.012    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.107     0.119 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.119    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.029    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.363ns (47.183%)  route 0.406ns (52.817%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.146     0.040    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.107     0.147 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.147    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121     0.028    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.462%)  route 0.607ns (76.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.607     0.125    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.170 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.170    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.894%)  route 0.626ns (77.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.626     0.146    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X47Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.191 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.784%)  route 0.668ns (78.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.668     0.185    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.230 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.826    -0.864    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.214    -0.094    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120     0.026    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.661     0.180    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.225 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.991%)  route 0.660ns (78.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.660     0.179    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.224 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.224    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.696     0.215    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.260 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.029    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.777%)  route 0.668ns (78.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.668     0.185    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.230 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X44Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.824    -0.866    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092    -0.004    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.584%)  route 0.676ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.676     0.194    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        6.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.381ns  (logic 0.839ns (24.812%)  route 2.542ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971    42.301    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.425 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.425    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    48.698    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.698    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.236ns  (logic 0.839ns (25.925%)  route 2.397ns (74.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826    42.156    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.280 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.280    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    48.702    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -42.280    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.999ns  (logic 0.704ns (23.477%)  route 2.295ns (76.523%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124    42.042 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.042    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.650    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.906ns  (logic 0.558ns (19.199%)  route 2.348ns (80.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.572 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.348    41.920    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    42.044 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    42.044    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.029    48.654    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.654    
                         arrival time                         -42.044    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.027ns  (logic 0.732ns (24.184%)  route 2.295ns (75.816%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152    42.070 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.070    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    48.696    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.696    
                         arrival time                         -42.070    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.771ns  (logic 0.558ns (20.135%)  route 2.213ns (79.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.213    41.785    Transmitter/DACInterface/P[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.124    41.909 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.909    Transmitter/DACInterface/n_0_tempBuffer[0]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    48.652    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.652    
                         arrival time                         -41.909    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.539ns  (logic 0.558ns (21.973%)  route 1.981ns (78.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.596    41.168    Transmitter/DACInterface/P[3]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.124    41.292 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.385    41.677    Transmitter/DACInterface/n_0_tempBuffer[3]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X44Y18         FDRE (Setup_fdre_C_D)       -0.047    48.576    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.576    
                         arrival time                         -41.677    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.648ns  (logic 0.558ns (21.074%)  route 2.090ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.090    41.662    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.786 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.786    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.218    48.626    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.077    48.703    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.703    
                         arrival time                         -41.786    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.453ns  (logic 0.558ns (22.748%)  route 1.895ns (77.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.562    41.134    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.258 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.333    41.591    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.218    48.626    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)       -0.047    48.579    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.579    
                         arrival time                         -41.591    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.471ns  (logic 0.558ns (22.580%)  route 1.913ns (77.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.913    41.485    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.609 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.609    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.218    48.626    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.031    48.657    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -41.609    
  -------------------------------------------------------------------
                         slack                                  7.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.171ns (26.351%)  route 0.478ns (73.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.478     0.071    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.116 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.116    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     0.032    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.171ns (24.817%)  route 0.518ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.407 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.518     0.111    Transmitter/DACInterface/P[11]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/n_0_tempBuffer[11]_i_2__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.091    -0.000    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.740%)  route 0.597ns (76.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.597     0.114    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.159 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.159    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.000    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.679%)  route 0.599ns (76.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.599     0.116    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.171ns (23.242%)  route 0.565ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.565     0.158    Transmitter/DACInterface/P[7]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.203 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.203    Transmitter/DACInterface/n_0_tempBuffer[7]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.030    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.171ns (22.929%)  route 0.575ns (77.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.575     0.168    Transmitter/DACInterface/P[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.213 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.213    Transmitter/DACInterface/n_0_tempBuffer[8]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.030    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.171ns (23.367%)  route 0.561ns (76.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.561     0.154    Transmitter/DACInterface/P[10]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.199 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.199    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092     0.001    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.171ns (23.258%)  route 0.564ns (76.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.564     0.157    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.202    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.092     0.003    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.387%)  route 0.593ns (77.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.593     0.186    Transmitter/DACInterface/P[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    Transmitter/DACInterface/n_0_tempBuffer[5]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.120     0.029    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.171ns (22.779%)  route 0.580ns (77.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.580     0.173    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.218    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X43Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        6.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.381ns  (logic 0.839ns (24.812%)  route 2.542ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971    42.301    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.425 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.425    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    48.698    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.698    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.236ns  (logic 0.839ns (25.925%)  route 2.397ns (74.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826    42.156    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.280 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.280    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    48.702    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -42.280    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.999ns  (logic 0.704ns (23.477%)  route 2.295ns (76.523%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124    42.042 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.042    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.650    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.650    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.906ns  (logic 0.558ns (19.199%)  route 2.348ns (80.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.572 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.348    41.920    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    42.044 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    42.044    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.218    48.625    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.029    48.654    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.654    
                         arrival time                         -42.044    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.027ns  (logic 0.732ns (24.184%)  route 2.295ns (75.816%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152    42.070 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.070    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.218    48.621    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    48.696    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.696    
                         arrival time                         -42.070    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.771ns  (logic 0.558ns (20.135%)  route 2.213ns (79.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.213    41.785    Transmitter/DACInterface/P[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.124    41.909 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.909    Transmitter/DACInterface/n_0_tempBuffer[0]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    48.652    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.652    
                         arrival time                         -41.909    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.539ns  (logic 0.558ns (21.973%)  route 1.981ns (78.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.596    41.168    Transmitter/DACInterface/P[3]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.124    41.292 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.385    41.677    Transmitter/DACInterface/n_0_tempBuffer[3]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.218    48.623    
    SLICE_X44Y18         FDRE (Setup_fdre_C_D)       -0.047    48.576    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.576    
                         arrival time                         -41.677    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.648ns  (logic 0.558ns (21.074%)  route 2.090ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.090    41.662    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.786 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.786    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.218    48.626    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.077    48.703    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.703    
                         arrival time                         -41.786    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.453ns  (logic 0.558ns (22.748%)  route 1.895ns (77.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.562    41.134    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.258 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.333    41.591    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.218    48.626    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)       -0.047    48.579    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.579    
                         arrival time                         -41.591    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.471ns  (logic 0.558ns (22.580%)  route 1.913ns (77.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.913    41.485    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.609 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.609    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.218    48.626    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.031    48.657    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.657    
                         arrival time                         -41.609    
  -------------------------------------------------------------------
                         slack                                  7.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.171ns (26.351%)  route 0.478ns (73.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.478     0.071    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.116 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.116    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     0.032    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.171ns (24.817%)  route 0.518ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.407 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.518     0.111    Transmitter/DACInterface/P[11]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/n_0_tempBuffer[11]_i_2__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.091    -0.000    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.740%)  route 0.597ns (76.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.597     0.114    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.159 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.159    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.000    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.679%)  route 0.599ns (76.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.599     0.116    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.171ns (23.242%)  route 0.565ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.565     0.158    Transmitter/DACInterface/P[7]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.203 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.203    Transmitter/DACInterface/n_0_tempBuffer[7]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.030    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.171ns (22.929%)  route 0.575ns (77.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.575     0.168    Transmitter/DACInterface/P[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.213 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.213    Transmitter/DACInterface/n_0_tempBuffer[8]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.030    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.171ns (23.367%)  route 0.561ns (76.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.561     0.154    Transmitter/DACInterface/P[10]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.199 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.199    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092     0.001    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.171ns (23.258%)  route 0.564ns (76.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.564     0.157    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.202    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.092     0.003    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.387%)  route 0.593ns (77.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.593     0.186    Transmitter/DACInterface/P[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    Transmitter/DACInterface/n_0_tempBuffer[5]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.120     0.029    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.171ns (22.779%)  route 0.580ns (77.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.580     0.173    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.218    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X43Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.218    -0.091    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out2_MMCM

Setup :            0  Failing Endpoints,  Worst Slack       46.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.957ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.766ns (25.347%)  route 2.256ns (74.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971     1.940    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    49.021    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.021    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 46.957    

Slack (MET) :             46.993ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.964%)  route 2.234ns (76.036%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.980 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.973    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 46.993    

Slack (MET) :             47.011ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.732ns (24.682%)  route 2.234ns (75.318%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152     2.008 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    49.019    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.019    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 47.011    

Slack (MET) :             47.106ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.766ns (26.625%)  route 2.111ns (73.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826     1.795    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.919 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    49.025    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.025    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                 47.106    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.720    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.181    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM rise@50.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.720    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.395%)  route 0.112ns (37.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.112    -0.369    Receiver/Debug_PassThroughDAC/Q[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120    -0.390    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.362    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X42Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.059    -0.433    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.364    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.098    -0.514    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.070    -0.444    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.385    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.340    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.098    -0.513    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.421    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.361    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.075    -0.449    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.443    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.344 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.344    Transmitter/DACInterface/n_0_tempBuffer[2]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.098    -0.526    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.092    -0.434    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.440    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.099    -0.341 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091    -0.433    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.016%)  route 0.135ns (41.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.135    -0.348    Receiver/Debug_PassThroughDAC/Q[8]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  Receiver/Debug_PassThroughDAC/tempBuffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[8]_i_1
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.092    -0.399    Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.061    -0.436    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/n_0_tempBuffer[4]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.098    -0.526    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.434    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.146    -0.335    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121    -0.389    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        3.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.606ns (10.037%)  route 5.432ns (89.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.553    -0.959    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X51Y23                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.503 f  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=275, routed)         4.783     4.280    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/s_axis_data_tvalid
    SLICE_X51Y7          LUT5 (Prop_lut5_I3_O)        0.150     4.430 r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_i_1/O
                         net (fo=1, routed)           0.649     5.079    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/fn_muxcy_set
    SLICE_X51Y7          FDRE                                         r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.451     8.456    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X51Y7                                                       r  Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/C
                         clock pessimism              0.578     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X51Y7          FDRE (Setup_fdre_C_D)       -0.260     8.699    Receiver/MF/FIR/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  3.620    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[0]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_153_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[10]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_143_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[11]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_142_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[12]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_141_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[13]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_140_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[14]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_139_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[15]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_138_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[16]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_137_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 Receiver/CarriageRecoveryLoop/yI1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.651    -0.861    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y6                                                        r  Receiver/CarriageRecoveryLoop/yI1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     3.345 r  Receiver/CarriageRecoveryLoop/yI1/PCOUT[17]
                         net (fo=1, routed)           0.002     3.347    Receiver/CarriageRecoveryLoop/n_136_yI1
    DSP48_X0Y7           DSP48E1                                      r  Receiver/CarriageRecoveryLoop/yI_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.531     8.535    Receiver/CarriageRecoveryLoop/clk_out1
    DSP48_X0Y7                                                        r  Receiver/CarriageRecoveryLoop/yI_reg/CLK
                         clock pessimism              0.577     9.112    
                         clock uncertainty           -0.074     9.038    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     7.638    Receiver/CarriageRecoveryLoop/yI_reg
  -------------------------------------------------------------------
                         required time                          7.638    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  4.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.559    -0.622    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X53Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/Q
                         net (fo=1, routed)           0.113    -0.381    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[7]
    SLICE_X52Y31         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X52Y31                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.074    -0.535    
    SLICE_X52Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.405    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.560    -0.621    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X57Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.380    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[7]
    SLICE_X56Y30         SRL16E                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X56Y30                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8/CLK
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X56Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.404    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_48_48/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_49_49/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_50_50/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.556    -0.625    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X55Y28                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.opbuff_addr_in_reg[3]/Q
                         net (fo=97, routed)          0.213    -0.272    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/A3
    SLICE_X54Y26         RAMD32                                       r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.822    -0.868    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/WCLK
    SLICE_X54Y26                                                      r  Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP/CLK
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X54Y26         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.300    Transmitter/PSF/your_instance_name/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.ram_reg_0_31_51_51/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        4.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.492ns (30.604%)  route 3.383ns (69.396%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           1.009     3.616    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.306     3.922 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.922    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.077     8.703    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.492ns (32.299%)  route 3.127ns (67.701%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.753     3.360    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.306     3.666 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.666    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.079     8.705    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.307ns (29.331%)  route 3.149ns (70.669%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.775     3.200    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.303     3.503 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.503    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.218     8.626    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.081     8.707    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.307ns (30.262%)  route 3.012ns (69.738%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.638     3.062    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I4_O)        0.303     3.365 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.365    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.218     8.625    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.077     8.702    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.126ns (26.366%)  route 3.145ns (73.634%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.018    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.317    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X44Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.218     8.627    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)        0.031     8.658    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.429ns (33.521%)  route 2.834ns (66.479%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.460     3.008    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.302     3.310 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.310    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.029     8.657    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.429ns (33.545%)  route 2.831ns (66.455%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.457     3.004    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.302     3.306 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.306    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.031     8.659    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.126ns (26.221%)  route 3.168ns (73.779%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.794     3.042    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.299     3.341 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.341    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.218     8.627    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.079     8.706    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.671ns (45.354%)  route 2.013ns (54.646%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.828     2.431    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.302     2.733 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.733    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.032     8.660    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.767ns (48.021%)  route 1.913ns (51.979%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.698 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.727     2.425    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.303     2.728 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     2.728    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.218     8.628    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.031     8.659    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.954%)  route 0.379ns (51.046%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.118     0.012    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.107     0.119 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.119    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.033    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.363ns (47.183%)  route 0.406ns (52.817%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.146     0.040    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.107     0.147 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.147    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121     0.032    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.462%)  route 0.607ns (76.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.607     0.125    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.170 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.170    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.894%)  route 0.626ns (77.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.626     0.146    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X47Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.191 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.784%)  route 0.668ns (78.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.668     0.185    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.230 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.826    -0.864    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120     0.030    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.661     0.180    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.225 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.991%)  route 0.660ns (78.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.660     0.179    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.224 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.224    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092     0.004    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.696     0.215    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.260 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.218    -0.088    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.033    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.777%)  route 0.668ns (78.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.668     0.185    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.230 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X44Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.824    -0.866    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.218    -0.092    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.584%)  route 0.676ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.676     0.194    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.218    -0.087    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.005    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM_1
  To Clock:  clk_out1_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.492ns (30.604%)  route 3.383ns (69.396%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           1.009     3.616    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.306     3.922 r  Receiver/QPSK_Demodulator/rawI[11]_i_1/O
                         net (fo=1, routed)           0.000     3.922    Receiver/QPSK_Demodulator/n_0_rawI[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.077     8.707    Receiver/QPSK_Demodulator/rawI_reg[11]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.492ns (32.299%)  route 3.127ns (67.701%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.606 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.753     3.360    Receiver/QPSK_Demodulator/RESIZE0_in[11]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.306     3.666 r  Receiver/QPSK_Demodulator/rawQ[11]_i_1/O
                         net (fo=1, routed)           0.000     3.666    Receiver/QPSK_Demodulator/n_0_rawQ[11]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[11]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.079     8.709    Receiver/QPSK_Demodulator/rawQ_reg[11]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 1.307ns (29.331%)  route 3.149ns (70.669%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.775     3.200    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.303     3.503 r  Receiver/QPSK_Demodulator/rawI[9]_i_1/O
                         net (fo=1, routed)           0.000     3.503    Receiver/QPSK_Demodulator/n_0_rawI[9]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.441     8.446    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawI_reg[9]/C
                         clock pessimism              0.398     8.844    
                         clock uncertainty           -0.214     8.630    
    SLICE_X46Y16         FDRE (Setup_fdre_C_D)        0.081     8.711    Receiver/QPSK_Demodulator/rawI_reg[9]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.307ns (30.262%)  route 3.012ns (69.738%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.424 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.638     3.062    Receiver/QPSK_Demodulator/RESIZE0_in[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I4_O)        0.303     3.365 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     3.365    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.440     8.445    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.214     8.629    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.077     8.706    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.126ns (26.366%)  route 3.145ns (73.634%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.771     3.018    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.299     3.317 r  Receiver/QPSK_Demodulator/rawQ[8]_i_1/O
                         net (fo=1, routed)           0.000     3.317    Receiver/QPSK_Demodulator/n_0_rawQ[8]_i_1
    SLICE_X44Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.214     8.631    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)        0.031     8.662    Receiver/QPSK_Demodulator/rawQ_reg[8]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.429ns (33.521%)  route 2.834ns (66.479%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.460     3.008    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.302     3.310 r  Receiver/QPSK_Demodulator/rawI[10]_i_1/O
                         net (fo=1, routed)           0.000     3.310    Receiver/QPSK_Demodulator/n_0_rawI[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.029     8.661    Receiver/QPSK_Demodulator/rawI_reg[10]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.429ns (33.545%)  route 2.831ns (66.455%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.547 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.457     3.004    Receiver/QPSK_Demodulator/RESIZE0_in[10]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.302     3.306 r  Receiver/QPSK_Demodulator/rawQ[10]_i_1/O
                         net (fo=1, routed)           0.000     3.306    Receiver/QPSK_Demodulator/n_0_rawQ[10]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[10]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.031     8.663    Receiver/QPSK_Demodulator/rawQ_reg[10]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.126ns (26.221%)  route 3.168ns (73.779%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.558    -0.954    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           2.374     1.876    Receiver/ADCInFace/Q[8]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.000 r  Receiver/ADCInFace/rawI[11]_i_8/O
                         net (fo=1, routed)           0.000     2.000    Receiver/ADCInFace/n_0_rawI[11]_i_8
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.247 r  Receiver/ADCInFace/rawI_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.794     3.042    Receiver/QPSK_Demodulator/RESIZE0_in[8]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.299     3.341 r  Receiver/QPSK_Demodulator/rawI[8]_i_1/O
                         net (fo=1, routed)           0.000     3.341    Receiver/QPSK_Demodulator/n_0_rawI[8]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.442     8.447    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[8]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.214     8.631    
    SLICE_X46Y15         FDRE (Setup_fdre_C_D)        0.079     8.710    Receiver/QPSK_Demodulator/rawI_reg[8]
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.671ns (45.354%)  route 2.013ns (54.646%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.828     2.431    Receiver/QPSK_Demodulator/RESIZE0_in[6]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.302     2.733 r  Receiver/QPSK_Demodulator/rawQ[6]_i_1/O
                         net (fo=1, routed)           0.000     2.733    Receiver/QPSK_Demodulator/n_0_rawQ[6]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[6]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.032     8.664    Receiver/QPSK_Demodulator/rawQ_reg[6]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -2.733    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MMCM_1 rise@10.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.767ns (48.021%)  route 1.913ns (51.979%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.560    -0.952    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  Receiver/ADCInFace/convertedValue_reg[1]/Q
                         net (fo=4, routed)           1.185     0.690    Receiver/ADCInFace/Q[1]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.814 r  Receiver/ADCInFace/rawI[3]_i_5/O
                         net (fo=1, routed)           0.000     0.814    Receiver/ADCInFace/n_0_rawI[3]_i_5
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  Receiver/ADCInFace/rawI_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.364    Receiver/ADCInFace/n_0_rawI_reg[3]_i_2
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.698 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.727     2.425    Receiver/QPSK_Demodulator/RESIZE0_in[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.303     2.728 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     2.728    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.443     8.448    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.214     8.632    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)        0.031     8.663    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.363ns (48.954%)  route 0.379ns (51.046%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.118     0.012    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.107     0.119 r  Receiver/QPSK_Demodulator/rawI[4]_i_1/O
                         net (fo=1, routed)           0.000     0.119    Receiver/QPSK_Demodulator/n_0_rawI[4]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.029    Receiver/QPSK_Demodulator/rawI_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.363ns (47.183%)  route 0.406ns (52.817%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.261    -0.221    Receiver/ADCInFace/Q[4]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.045    -0.176 r  Receiver/ADCInFace/rawI[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.176    Receiver/ADCInFace/n_0_rawI[7]_i_6
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  Receiver/ADCInFace/rawI_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.146     0.040    Receiver/QPSK_Demodulator/RESIZE0_in[4]
    SLICE_X46Y16         LUT6 (Prop_lut6_I4_O)        0.107     0.147 r  Receiver/QPSK_Demodulator/rawQ[4]_i_1/O
                         net (fo=1, routed)           0.000     0.147    Receiver/QPSK_Demodulator/n_0_rawQ[4]_i_1
    SLICE_X46Y16         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.827    -0.863    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y16                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121     0.028    Receiver/QPSK_Demodulator/rawQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.462%)  route 0.607ns (76.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.607     0.125    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.170 r  Receiver/QPSK_Demodulator/rawQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.170    Receiver/QPSK_Demodulator/n_0_rawQ[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/QPSK_Demodulator/rawQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.894%)  route 0.626ns (77.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[2]/Q
                         net (fo=4, routed)           0.626     0.146    Receiver/QPSK_Demodulator/Q[2]
    SLICE_X47Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.191 r  Receiver/QPSK_Demodulator/rawQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Receiver/QPSK_Demodulator/n_0_rawQ[2]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/QPSK_Demodulator/rawQ_reg[2]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.784%)  route 0.668ns (78.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[9]/Q
                         net (fo=4, routed)           0.668     0.185    Receiver/QPSK_Demodulator/Q[9]
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.230 r  Receiver/QPSK_Demodulator/rawQ[9]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/QPSK_Demodulator/n_0_rawQ[9]_i_1
    SLICE_X46Y17         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.826    -0.864    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y17                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[9]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.214    -0.094    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120     0.026    Receiver/QPSK_Demodulator/rawQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[6]/Q
                         net (fo=4, routed)           0.661     0.180    Receiver/QPSK_Demodulator/Q[6]
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.225 r  Receiver/QPSK_Demodulator/rawI[6]_i_1/O
                         net (fo=1, routed)           0.000     0.225    Receiver/QPSK_Demodulator/n_0_rawI[6]_i_1
    SLICE_X44Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X44Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/QPSK_Demodulator/rawI_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.991%)  route 0.660ns (78.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.660     0.179    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X47Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.224 r  Receiver/QPSK_Demodulator/rawI[0]_i_1/O
                         net (fo=1, routed)           0.000     0.224    Receiver/QPSK_Demodulator/n_0_rawI[0]_i_1
    SLICE_X47Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X47Y15                                                      r  Receiver/QPSK_Demodulator/rawI_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.092    -0.000    Receiver/QPSK_Demodulator/rawI_reg[0]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.093%)  route 0.696ns (78.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.560    -0.621    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X45Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Receiver/ADCInFace/convertedValue_reg[0]/Q
                         net (fo=4, routed)           0.696     0.215    Receiver/QPSK_Demodulator/Q[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.260 r  Receiver/QPSK_Demodulator/rawQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    Receiver/QPSK_Demodulator/n_0_rawQ[0]_i_1
    SLICE_X46Y15         FDRE                                         r  Receiver/QPSK_Demodulator/rawQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.828    -0.862    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X46Y15                                                      r  Receiver/QPSK_Demodulator/rawQ_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.214    -0.092    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     0.029    Receiver/QPSK_Demodulator/rawQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.777%)  route 0.668ns (78.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  Receiver/ADCInFace/currentState_reg[0]/Q
                         net (fo=8, routed)           0.668     0.185    Receiver/Debug_PassThroughDAC/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.230 r  Receiver/Debug_PassThroughDAC/startCurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Receiver/Debug_PassThroughDAC/n_0_startCurrentState[0]_i_1
    SLICE_X44Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.824    -0.866    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.214    -0.096    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092    -0.004    Receiver/Debug_PassThroughDAC/startCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/QPSK_Demodulator/rawI_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MMCM_1 rise@0.000ns - clk_out2_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.584%)  route 0.676ns (78.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.676     0.194    Receiver/QPSK_Demodulator/Q[5]
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.239 r  Receiver/QPSK_Demodulator/rawI[5]_i_1/O
                         net (fo=1, routed)           0.000     0.239    Receiver/QPSK_Demodulator/n_0_rawI[5]_i_1
    SLICE_X45Y14         FDRE                                         r  Receiver/QPSK_Demodulator/rawI_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.829    -0.861    Receiver/QPSK_Demodulator/clk_out1
    SLICE_X45Y14                                                      r  Receiver/QPSK_Demodulator/rawI_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.214    -0.091    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.092     0.001    Receiver/QPSK_Demodulator/rawI_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        6.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.381ns  (logic 0.839ns (24.812%)  route 2.542ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971    42.301    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.425 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.425    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    48.702    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.236ns  (logic 0.839ns (25.925%)  route 2.397ns (74.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826    42.156    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.280 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.280    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    48.706    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -42.280    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.999ns  (logic 0.704ns (23.477%)  route 2.295ns (76.523%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124    42.042 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.042    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.654    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.654    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.906ns  (logic 0.558ns (19.199%)  route 2.348ns (80.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.572 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.348    41.920    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    42.044 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    42.044    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.029    48.658    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.658    
                         arrival time                         -42.044    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        3.027ns  (logic 0.732ns (24.184%)  route 2.295ns (75.816%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152    42.070 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.070    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    48.700    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.700    
                         arrival time                         -42.070    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.771ns  (logic 0.558ns (20.135%)  route 2.213ns (79.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.213    41.785    Transmitter/DACInterface/P[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.124    41.909 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.909    Transmitter/DACInterface/n_0_tempBuffer[0]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    48.656    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.656    
                         arrival time                         -41.909    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.539ns  (logic 0.558ns (21.973%)  route 1.981ns (78.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.596    41.168    Transmitter/DACInterface/P[3]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.124    41.292 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.385    41.677    Transmitter/DACInterface/n_0_tempBuffer[3]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X44Y18         FDRE (Setup_fdre_C_D)       -0.047    48.580    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.580    
                         arrival time                         -41.677    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.648ns  (logic 0.558ns (21.074%)  route 2.090ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.090    41.662    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.786 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.786    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.214    48.630    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.077    48.707    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.707    
                         arrival time                         -41.786    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.453ns  (logic 0.558ns (22.748%)  route 1.895ns (77.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.562    41.134    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.258 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.333    41.591    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.214    48.630    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)       -0.047    48.583    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.583    
                         arrival time                         -41.591    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM rise@40.000ns)
  Data Path Delay:        2.471ns  (logic 0.558ns (22.580%)  route 1.913ns (77.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.913    41.485    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.609 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.609    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.214    48.630    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.031    48.661    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                         -41.609    
  -------------------------------------------------------------------
                         slack                                  7.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.171ns (26.351%)  route 0.478ns (73.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.478     0.071    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.116 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.116    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     0.028    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.171ns (24.817%)  route 0.518ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.407 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.518     0.111    Transmitter/DACInterface/P[11]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/n_0_tempBuffer[11]_i_2__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.091    -0.004    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.740%)  route 0.597ns (76.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.597     0.114    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.159 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.159    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.004    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.679%)  route 0.599ns (76.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.599     0.116    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092    -0.003    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.171ns (23.242%)  route 0.565ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.565     0.158    Transmitter/DACInterface/P[7]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.203 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.203    Transmitter/DACInterface/n_0_tempBuffer[7]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.026    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.171ns (22.929%)  route 0.575ns (77.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.575     0.168    Transmitter/DACInterface/P[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.213 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.213    Transmitter/DACInterface/n_0_tempBuffer[8]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.026    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.171ns (23.367%)  route 0.561ns (76.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.561     0.154    Transmitter/DACInterface/P[10]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.199 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.199    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.003    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.171ns (23.258%)  route 0.564ns (76.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.564     0.157    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.202    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.092    -0.001    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.387%)  route 0.593ns (77.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.593     0.186    Transmitter/DACInterface/P[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    Transmitter/DACInterface/n_0_tempBuffer[5]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.120     0.025    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.171ns (22.779%)  route 0.580ns (77.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.580     0.173    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.218    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X43Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.092    -0.003    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MMCM
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack       46.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[13]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[14]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.904ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.748ns (32.122%)  route 1.581ns (67.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 48.442 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  Transmitter/DACInterface/currentState_reg[1]/Q
                         net (fo=20, routed)          0.866     0.327    Transmitter/DACInterface/currentState[1]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.329     0.656 r  Transmitter/DACInterface/tempBuffer[15]_i_1/O
                         net (fo=4, routed)           0.715     1.371    Transmitter/DACInterface/n_0_tempBuffer[15]_i_1
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.437    48.442    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[15]/C
                         clock pessimism              0.564    49.005    
                         clock uncertainty           -0.098    48.907    
    SLICE_X45Y20         FDRE (Setup_fdre_C_R)       -0.632    48.275    Transmitter/DACInterface/tempBuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         48.275    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 46.904    

Slack (MET) :             46.957ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.766ns (25.347%)  route 2.256ns (74.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971     1.940    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.064 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.064    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    49.021    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         49.021    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 46.957    

Slack (MET) :             46.993ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.964%)  route 2.234ns (76.036%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.980 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.973    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 46.993    

Slack (MET) :             47.011ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.732ns (24.682%)  route 2.234ns (75.318%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  Transmitter/DACInterface/currentState_reg[0]/Q
                         net (fo=20, routed)          1.070     0.568    Transmitter/DACInterface/currentState[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.692 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164     1.856    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152     2.008 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    49.019    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.019    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 47.011    

Slack (MET) :             47.106ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.766ns (26.625%)  route 2.111ns (73.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.554    -0.958    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  Receiver/Debug_PassThroughDAC/currentState_reg[0]/Q
                         net (fo=20, routed)          1.285     0.846    Receiver/Debug_PassThroughDAC/currentState_0[0]
    SLICE_X44Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826     1.795    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     1.919 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.602    49.042    
                         clock uncertainty           -0.098    48.944    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    49.025    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         49.025    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                 47.106    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[4]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.720    Receiver/ADCInFace/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.181    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 Receiver/ADCInFace/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.259%)  route 1.914ns (76.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.557    -0.955    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  Receiver/ADCInFace/currentState_reg[1]/Q
                         net (fo=23, routed)          1.031     0.533    Receiver/ADCInFace/currentState[1]
    SLICE_X42Y16         LUT2 (Prop_lut2_I1_O)        0.124     0.657 r  Receiver/ADCInFace/temp1[11]_i_1/O
                         net (fo=16, routed)          0.882     1.539    Receiver/ADCInFace/n_0_temp1[11]_i_1
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[5]/C
                         clock pessimism              0.578    49.023    
                         clock uncertainty           -0.098    48.925    
    SLICE_X40Y15         FDRE (Setup_fdre_C_CE)      -0.205    48.720    Receiver/ADCInFace/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         48.720    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                 47.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.395%)  route 0.112ns (37.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[4]/Q
                         net (fo=4, routed)           0.112    -0.369    Receiver/Debug_PassThroughDAC/Q[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.324 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120    -0.390    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.362    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[11]
    SLICE_X42Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.059    -0.433    Receiver/Debug_PassThroughDAC/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[11]/Q
                         net (fo=1, routed)           0.120    -0.364    Transmitter/DACInterface/tempBuffer[11]
    SLICE_X45Y20         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.823    -0.867    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y20                                                      r  Transmitter/DACInterface/tempBuffer_reg[12]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.098    -0.514    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.070    -0.444    Transmitter/DACInterface/tempBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Transmitter/DACInterface/tempBuffer_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.385    Transmitter/DACInterface/tempBuffer[9]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.340 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.340    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.253    -0.611    
                         clock uncertainty            0.098    -0.513    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.421    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/temp1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/ADCInFace/temp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/temp1_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.361    Receiver/ADCInFace/n_0_temp1_reg[7]
    SLICE_X40Y15         FDRE                                         r  Receiver/ADCInFace/temp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X40Y15                                                      r  Receiver/ADCInFace/temp1_reg[8]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.075    -0.449    Receiver/ADCInFace/temp1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.443    Transmitter/DACInterface/tempBuffer[1]
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.344 r  Transmitter/DACInterface/tempBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.344    Transmitter/DACInterface/n_0_tempBuffer[2]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[2]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.098    -0.526    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.092    -0.434    Transmitter/DACInterface/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.440    Receiver/Debug_PassThroughDAC/n_0_tempBuffer_reg[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.099    -0.341 r  Receiver/Debug_PassThroughDAC/tempBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[1]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.098    -0.524    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091    -0.433    Receiver/Debug_PassThroughDAC/tempBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.016%)  route 0.135ns (41.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.558    -0.623    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X43Y16                                                      r  Receiver/ADCInFace/convertedValue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Receiver/ADCInFace/convertedValue_reg[8]/Q
                         net (fo=4, routed)           0.135    -0.348    Receiver/Debug_PassThroughDAC/Q[8]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  Receiver/Debug_PassThroughDAC/tempBuffer[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[8]_i_1
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.826    -0.864    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]/C
                         clock pessimism              0.274    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.092    -0.399    Receiver/Debug_PassThroughDAC/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Transmitter/DACInterface/tempBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.557    -0.624    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  Transmitter/DACInterface/tempBuffer_reg[3]/Q
                         net (fo=1, routed)           0.061    -0.436    Transmitter/DACInterface/tempBuffer[3]
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.099    -0.337 r  Transmitter/DACInterface/tempBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.337    Transmitter/DACInterface/n_0_tempBuffer[4]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[4]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.098    -0.526    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.434    Transmitter/DACInterface/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/convertedValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out2_MMCM rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MMCM rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.559    -0.622    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y15                                                      r  Receiver/ADCInFace/convertedValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Receiver/ADCInFace/convertedValue_reg[5]/Q
                         net (fo=4, routed)           0.146    -0.335    Receiver/Debug_PassThroughDAC/Q[5]
    SLICE_X42Y15         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  Receiver/Debug_PassThroughDAC/tempBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[5]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.098    -0.510    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121    -0.389    Receiver/Debug_PassThroughDAC/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MMCM_1
  To Clock:  clk_out2_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        6.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.381ns  (logic 0.839ns (24.812%)  route 2.542ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.971    42.301    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.425 r  Receiver/Debug_PassThroughDAC/currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000    42.425    Receiver/Debug_PassThroughDAC/n_0_currentState[0]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    48.702    Receiver/Debug_PassThroughDAC/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.702    
                         arrival time                         -42.425    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.236ns  (logic 0.839ns (25.925%)  route 2.397ns (74.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Receiver/Debug_PassThroughDAC/clk_out1
    SLICE_X44Y19                                                      r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.419    39.462 r  Receiver/Debug_PassThroughDAC/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.572    41.034    Receiver/Debug_PassThroughDAC/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.296    41.330 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_2__1/O
                         net (fo=2, routed)           0.826    42.156    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_2__1
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.280 r  Receiver/Debug_PassThroughDAC/currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000    42.280    Receiver/Debug_PassThroughDAC/n_0_currentState[1]_i_1__0
    SLICE_X42Y19         FDRE                                         r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y19                                                      r  Receiver/Debug_PassThroughDAC/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.081    48.706    Receiver/Debug_PassThroughDAC/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.706    
                         arrival time                         -42.280    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.999ns  (logic 0.704ns (23.477%)  route 2.295ns (76.523%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124    42.042 r  Transmitter/DACInterface/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    42.042    Transmitter/DACInterface/n_0_currentState[0]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[0]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    48.654    Transmitter/DACInterface/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         48.654    
                         arrival time                         -42.042    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.906ns  (logic 0.558ns (19.199%)  route 2.348ns (80.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 48.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434    39.572 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           2.348    41.920    Receiver/Debug_PassThroughDAC/P[11]
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    42.044 r  Receiver/Debug_PassThroughDAC/tempBuffer[11]_i_2/O
                         net (fo=1, routed)           0.000    42.044    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[11]_i_2
    SLICE_X44Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.440    48.445    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X44Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]/C
                         clock pessimism              0.398    48.843    
                         clock uncertainty           -0.214    48.629    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.029    48.658    Receiver/Debug_PassThroughDAC/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         48.658    
                         arrival time                         -42.044    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 Transmitter/DACInterface/startCurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        3.027ns  (logic 0.732ns (24.184%)  route 2.295ns (75.816%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 48.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 39.043 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.555    39.043    Transmitter/DACInterface/clk_out1
    SLICE_X44Y19                                                      r  Transmitter/DACInterface/startCurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.456    39.499 r  Transmitter/DACInterface/startCurrentState_reg[2]/Q
                         net (fo=4, routed)           1.131    40.630    Transmitter/DACInterface/startCurrentState[2]
    SLICE_X44Y19         LUT5 (Prop_lut5_I4_O)        0.124    40.754 r  Transmitter/DACInterface/currentState[1]_i_2/O
                         net (fo=2, routed)           1.164    41.918    Transmitter/DACInterface/n_0_currentState[1]_i_2
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.152    42.070 r  Transmitter/DACInterface/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    42.070    Transmitter/DACInterface/n_0_currentState[1]_i_1
    SLICE_X43Y19         FDRE                                         r  Transmitter/DACInterface/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.436    48.441    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X43Y19                                                      r  Transmitter/DACInterface/currentState_reg[1]/C
                         clock pessimism              0.398    48.839    
                         clock uncertainty           -0.214    48.625    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    48.700    Transmitter/DACInterface/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         48.700    
                         arrival time                         -42.070    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.771ns  (logic 0.558ns (20.135%)  route 2.213ns (79.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           2.213    41.785    Transmitter/DACInterface/P[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.124    41.909 r  Transmitter/DACInterface/tempBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000    41.909    Transmitter/DACInterface/n_0_tempBuffer[0]_i_1__0
    SLICE_X45Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X45Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    48.656    Transmitter/DACInterface/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.656    
                         arrival time                         -41.909    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.539ns  (logic 0.558ns (21.973%)  route 1.981ns (78.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 48.443 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.596    41.168    Transmitter/DACInterface/P[3]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.124    41.292 r  Transmitter/DACInterface/tempBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.385    41.677    Transmitter/DACInterface/n_0_tempBuffer[3]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.438    48.443    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.841    
                         clock uncertainty           -0.214    48.627    
    SLICE_X44Y18         FDRE (Setup_fdre_C_D)       -0.047    48.580    Transmitter/DACInterface/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.580    
                         arrival time                         -41.677    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.648ns  (logic 0.558ns (21.074%)  route 2.090ns (78.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[21]
                         net (fo=5, routed)           2.090    41.662    Receiver/Debug_PassThroughDAC/P[4]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.786 r  Receiver/Debug_PassThroughDAC/tempBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000    41.786    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[4]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.214    48.630    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.077    48.707    Receiver/Debug_PassThroughDAC/tempBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         48.707    
                         arrival time                         -41.786    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.453ns  (logic 0.558ns (22.748%)  route 1.895ns (77.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[17]
                         net (fo=5, routed)           1.562    41.134    Receiver/Debug_PassThroughDAC/P[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.258 r  Receiver/Debug_PassThroughDAC/tempBuffer[0]_i_1/O
                         net (fo=1, routed)           0.333    41.591    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[0]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.214    48.630    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)       -0.047    48.583    Receiver/Debug_PassThroughDAC/tempBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         48.583    
                         arrival time                         -41.591    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_MMCM_1 rise@50.000ns - clk_out1_MMCM_1 rise@40.000ns)
  Data Path Delay:        2.471ns  (logic 0.558ns (22.580%)  route 1.913ns (77.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 48.446 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.862ns = ( 39.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.488 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        1.650    39.138    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434    39.572 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[20]
                         net (fo=5, routed)           1.913    41.485    Receiver/Debug_PassThroughDAC/P[3]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    41.609 r  Receiver/Debug_PassThroughDAC/tempBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000    41.609    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[3]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk
                         net (fo=0)                   0.000    50.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    45.332 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.914    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.005 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          1.441    48.446    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]/C
                         clock pessimism              0.398    48.844    
                         clock uncertainty           -0.214    48.630    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.031    48.661    Receiver/Debug_PassThroughDAC/tempBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         48.661    
                         arrival time                         -41.609    
  -------------------------------------------------------------------
                         slack                                  7.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.171ns (26.351%)  route 0.478ns (73.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[23]
                         net (fo=5, routed)           0.478     0.071    Receiver/Debug_PassThroughDAC/P[6]
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.116 r  Receiver/Debug_PassThroughDAC/tempBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.116    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[6]_i_1
    SLICE_X42Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X42Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     0.028    Receiver/Debug_PassThroughDAC/tempBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.171ns (24.817%)  route 0.518ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126    -0.407 f  Transmitter/QPSK_Modulator/qpskSignal_reg/P[28]
                         net (fo=5, routed)           0.518     0.111    Transmitter/DACInterface/P[11]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.156 r  Transmitter/DACInterface/tempBuffer[11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.156    Transmitter/DACInterface/n_0_tempBuffer[11]_i_2__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.091    -0.004    Transmitter/DACInterface/tempBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.740%)  route 0.597ns (76.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.597     0.114    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.159 r  Receiver/ADCInFace/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.159    Receiver/ADCInFace/n_0_currentState[1]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091    -0.004    Receiver/ADCInFace/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Receiver/ADCInFace/startCurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/ADCInFace/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.679%)  route 0.599ns (76.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.557    -0.624    Receiver/ADCInFace/clk_out1
    SLICE_X40Y17                                                      r  Receiver/ADCInFace/startCurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Receiver/ADCInFace/startCurrentState_reg[1]/Q
                         net (fo=5, routed)           0.599     0.116    Receiver/ADCInFace/startCurrentState[1]
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.161 r  Receiver/ADCInFace/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Receiver/ADCInFace/n_0_currentState[0]_i_1
    SLICE_X41Y17         FDRE                                         r  Receiver/ADCInFace/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/ADCInFace/serialClkForDebugDAC_OBUF
    SLICE_X41Y17                                                      r  Receiver/ADCInFace/currentState_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.092    -0.003    Receiver/ADCInFace/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.171ns (23.242%)  route 0.565ns (76.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.565     0.158    Transmitter/DACInterface/P[7]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.203 r  Transmitter/DACInterface/tempBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.203    Transmitter/DACInterface/n_0_tempBuffer[7]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.026    Transmitter/DACInterface/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.171ns (22.929%)  route 0.575ns (77.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[25]
                         net (fo=5, routed)           0.575     0.168    Transmitter/DACInterface/P[8]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.213 r  Transmitter/DACInterface/tempBuffer[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.213    Transmitter/DACInterface/n_0_tempBuffer[8]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[8]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     0.026    Transmitter/DACInterface/tempBuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.171ns (23.367%)  route 0.561ns (76.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[27]
                         net (fo=5, routed)           0.561     0.154    Transmitter/DACInterface/P[10]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.199 r  Transmitter/DACInterface/tempBuffer[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.199    Transmitter/DACInterface/n_0_tempBuffer[10]_i_1__0
    SLICE_X44Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X44Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[10]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.092    -0.003    Transmitter/DACInterface/tempBuffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.171ns (23.258%)  route 0.564ns (76.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[19]
                         net (fo=5, routed)           0.564     0.157    Receiver/Debug_PassThroughDAC/P[2]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.202 r  Receiver/Debug_PassThroughDAC/tempBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.202    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[2]_i_1
    SLICE_X43Y15         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.827    -0.863    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y15                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.214    -0.093    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.092    -0.001    Receiver/Debug_PassThroughDAC/tempBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/DACInterface/tempBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.387%)  route 0.593ns (77.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[22]
                         net (fo=5, routed)           0.593     0.186    Transmitter/DACInterface/P[5]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  Transmitter/DACInterface/tempBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    Transmitter/DACInterface/n_0_tempBuffer[5]_i_1__0
    SLICE_X46Y18         FDRE                                         r  Transmitter/DACInterface/tempBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Transmitter/DACInterface/serialClkForDebugDAC_OBUF
    SLICE_X46Y18                                                      r  Transmitter/DACInterface/tempBuffer_reg[5]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.120     0.025    Transmitter/DACInterface/tempBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_MMCM_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MMCM_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MMCM_1 rise@0.000ns - clk_out1_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.171ns (22.779%)  route 0.580ns (77.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SPIClkGenerator/U0/clk_out1_MMCM
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SPIClkGenerator/U0/clkout1_buf/O
                         net (fo=1250, routed)        0.648    -0.533    Transmitter/QPSK_Modulator/clk_out1
    DSP48_X1Y7                                                        r  Transmitter/QPSK_Modulator/qpskSignal_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126    -0.407 r  Transmitter/QPSK_Modulator/qpskSignal_reg/P[24]
                         net (fo=5, routed)           0.580     0.173    Receiver/Debug_PassThroughDAC/P[7]
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  Receiver/Debug_PassThroughDAC/tempBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.218    Receiver/Debug_PassThroughDAC/n_0_tempBuffer[7]_i_1
    SLICE_X43Y17         FDRE                                         r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    SPIClkGenerator/U0/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SPIClkGenerator/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SPIClkGenerator/U0/clk_in1_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  SPIClkGenerator/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    SPIClkGenerator/U0/clk_out2_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SPIClkGenerator/U0/clkout2_buf/O
                         net (fo=77, routed)          0.825    -0.865    Receiver/Debug_PassThroughDAC/serialClkForDebugDAC_OBUF
    SLICE_X43Y17                                                      r  Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.214    -0.095    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.092    -0.003    Receiver/Debug_PassThroughDAC/tempBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.221    





