/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  reg [5:0] _01_;
  wire [15:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[154] & in_data[97]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z | celloutsig_1_2z[1]);
  assign celloutsig_0_13z = ~((celloutsig_0_8z | celloutsig_0_4z) & (celloutsig_0_5z | celloutsig_0_12z));
  assign celloutsig_0_22z = celloutsig_0_18z | celloutsig_0_6z;
  assign celloutsig_0_24z = celloutsig_0_14z | celloutsig_0_12z;
  assign celloutsig_0_15z = celloutsig_0_6z ^ celloutsig_0_14z;
  assign celloutsig_1_14z = { _00_[9:8], celloutsig_1_1z, celloutsig_1_5z } + { in_data[185:184], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_1z = { in_data[43:23], celloutsig_0_0z, celloutsig_0_0z } + in_data[47:25];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 6'h00;
    else _01_ <= in_data[48:43];
  reg [15:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 16'h0000;
    else _12_ <= { in_data[150:141], celloutsig_1_2z };
  assign { _02_[15:5], _00_[9:8], _02_[2:0] } = _12_;
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z } == { in_data[62], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_7z = celloutsig_1_6z[8:4] >= celloutsig_1_2z[4:0];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_5z } >= { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = { _01_[2:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z } >= { celloutsig_0_1z[13:3], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_16z = in_data[17:1] >= { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_9z = in_data[122:109] > { in_data[183:171], celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z } && { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_6z = { celloutsig_0_2z[0], celloutsig_0_4z, _01_, celloutsig_0_2z, _01_, celloutsig_0_0z, celloutsig_0_0z, _01_, celloutsig_0_4z } < { in_data[22:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, _01_ };
  assign celloutsig_0_26z = { celloutsig_0_19z[2:0], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_8z } < _01_;
  assign celloutsig_0_7z = celloutsig_0_1z[6:3] != in_data[61:58];
  assign celloutsig_1_18z = - { celloutsig_1_1z[5:1], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_0z = & in_data[22:20];
  assign celloutsig_1_11z = & { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, _02_[0] };
  assign celloutsig_1_16z = & celloutsig_1_6z[9:2];
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z[3:1] };
  assign celloutsig_0_25z = & _01_[2:0];
  assign celloutsig_1_4z = & { _02_[9:7], celloutsig_1_2z };
  assign celloutsig_0_11z = | { celloutsig_0_1z[11:6], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, _01_, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_6z & celloutsig_0_0z;
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_2z[3];
  assign celloutsig_1_8z = ^ { in_data[101], celloutsig_1_1z };
  assign celloutsig_0_4z = ^ celloutsig_0_1z[14:1];
  assign celloutsig_0_5z = ^ { celloutsig_0_2z[3:1], celloutsig_0_0z, _01_ };
  assign celloutsig_0_27z = ^ { celloutsig_0_19z[3:1], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[33:30] << { in_data[11:9], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[172:168], celloutsig_1_0z } << { celloutsig_1_1z[6:2], celloutsig_1_0z };
  assign celloutsig_1_6z = { _02_[14:8], celloutsig_1_2z } >> { _02_[7:5], _00_[9:8], _02_[2:1], celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[147:143], celloutsig_1_0z, celloutsig_1_0z } >> in_data[184:178];
  assign celloutsig_1_19z = { _02_[14:11], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_16z } - celloutsig_1_14z[7:1];
  assign celloutsig_0_19z = celloutsig_0_2z - { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_1_13z = ~((celloutsig_1_2z[2] & celloutsig_1_7z) | (celloutsig_1_5z & celloutsig_1_7z));
  assign _00_[7:0] = { celloutsig_1_1z, celloutsig_1_5z };
  assign _02_[4:3] = _00_[9:8];
  assign { out_data[136:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
