// Seed: 1737447799
`define pp_7 0
`default_nettype id_6
`define pp_8 0
`default_nettype id_4
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6
);
  reg id_7;
  always @(posedge 1 - id_2 or posedge 1) id_1 <= id_7;
  type_0 id_8 (
      .id_0(1),
      .id_1(id_6),
      .id_2(id_3),
      .id_3(id_4 <= id_7 - 1),
      .id_4(id_0)
  );
endmodule
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1ps
