==============================================================
File generated on Wed May 22 12:39:38 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:40:39 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:41:23 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:41:56 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:42:19 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:47:04 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:47:15 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:48:41 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:49:19 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 12:51:41 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:33:49 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:35:28 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:36:28 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:37:31 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:38:04 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:38:40 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:39:20 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:39:45 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:40:31 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:42:56 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:43:25 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 14:43:41 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 17:42:43 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 17:44:31 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 17:44:59 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:06:27 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:07:30 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:08:45 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:09:44 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:11:18 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:14:25 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:15:01 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed May 22 18:17:39 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 12:56:15 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 12:59:26 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:00:48 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:02:02 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:03:11 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:04:04 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:07:55 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:08:52 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:10:06 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:11:03 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:11:39 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:13:30 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:15:17 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:15:28 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:15:49 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:16:33 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 13:16:51 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:49:54 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:50:43 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:51:22 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:51:57 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:53:25 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:55:55 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:56:16 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:56:43 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:59:31 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 14:59:52 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:00:49 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:03:14 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:03:28 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:05:25 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:06:35 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:06:53 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:07:26 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:08:14 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:08:34 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:08:59 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:10:06 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:10:33 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:12:59 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:14:36 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:15:25 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:16:54 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:17:30 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:18:00 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:22:01 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:22:51 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:23:32 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:24:17 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:27:07 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:29:34 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:31:10 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:32:17 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 15:32:54 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'zynqconn/lenet5.cpp' ... 
WARNING: [HLS 200-40] In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:15:
zynqconn/RELU_layer.h:6:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = relu;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:16:
zynqconn/CONV_layer.h:10:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = conv;
                 ^
zynqconn/CONV_layer.h:23:17: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                ^
zynqconn/CONV_layer.h:23:34: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:17:
zynqconn/FC_layer.h:9:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = fc;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:18:
zynqconn/POOLING_layer.h:9:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
    layer_type type = pooling;
                    ^
6 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 260 ; free virtual = 8595
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 260 ; free virtual = 8595
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::initweight_const' (zynqconn/CONV_layer.h:45).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::initweight_const' (zynqconn/CONV_layer.h:45).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::initweight_const' (zynqconn/CONV_layer.h:45).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::data' into 'fc_layer<10, 1, 1, 120>::fc_layer.1' (zynqconn/FC_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::data' into 'fc_layer<10, 1, 1, 120>::initweight_const' (zynqconn/FC_layer.h:33).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 10>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 248 ; free virtual = 8590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fill' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::initweight_const' (zynqconn/CONV_layer.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::initweight_const' (zynqconn/CONV_layer.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::initweight_const' (zynqconn/CONV_layer.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'fc_layer<10, 1, 1, 120>::initweight_const' (zynqconn/FC_layer.h:33) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' into 'lenet' (zynqconn/lenet5.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' into 'lenet' (zynqconn/lenet5.cpp:77) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 564.336 ; gain = 128.000 ; free physical = 218 ; free virtual = 8560
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::initweight_const' (zynqconn/CONV_layer.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::initweight_const' (zynqconn/CONV_layer.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::initweight_const' (zynqconn/CONV_layer.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'fc_layer<10, 1, 1, 120>::initweight_const' (zynqconn/FC_layer.h:33) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<28, 28, 6>::forward' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<14, 14, 6>::forward' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<10, 10, 16>::forward' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<5, 5, 16>::forward' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<1, 1, 120>::forward' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::initweight_const' into 'lenet' (zynqconn/lenet5.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::initweight_const' into 'lenet' (zynqconn/lenet5.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::initweight_const' into 'lenet' (zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer<10, 1, 1, 120>::initweight_const' into 'lenet' (zynqconn/lenet5.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer<10, 1, 1, 120>::forward' into 'lenet' (zynqconn/lenet5.cpp:79) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:57)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:57)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Padding.2' (zynqconn/lenet5.cpp:32:36)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 628.336 ; gain = 192.000 ; free physical = 182 ; free virtual = 8524
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' to 'forward_pool' (zynqconn/POOLING_layer.h:29)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' to 'forward' (zynqconn/POOLING_layer.h:21)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' to 'forward_pool.1' (zynqconn/POOLING_layer.h:34:73)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' to 'forward.1' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' to 'forward_conv' (zynqconn/CONV_layer.h:57)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' to 'forward.2' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' to 'forward_conv.1' (zynqconn/CONV_layer.h:36:56)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' to 'forward.3' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' to 'forward_conv.2' (zynqconn/CONV_layer.h:36:61)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' to 'forward.4' (zynqconn/RELU_layer.h:22:30)
WARNING: [XFORM 203-561] Updating loop upper bound from 25 to 26 for loop 'Loop-2-0' in function 'lenet'.
WARNING: [XFORM 203-561] Updating loop lower bound from 25 to 26 for loop 'Loop-2-0' in function 'lenet'.
WARNING: [XFORM 203-561] Updating loop upper bound from 150 to 151 for loop 'Loop-13-0' in function 'lenet'.
WARNING: [XFORM 203-561] Updating loop lower bound from 150 to 151 for loop 'Loop-13-0' in function 'lenet'.
WARNING: [XFORM 203-561] Updating loop lower bound from 150 to 151 for loop 'Loop-17-0' in function 'lenet'.
WARNING: [XFORM 203-561] Updating loop upper bound from 120 to 121 for loop 'Loop-31-0' in function 'lenet'.
WARNING: [XFORM 203-561] Updating loop lower bound from 120 to 121 for loop 'Loop-31-0' in function 'lenet'.
WARNING: [XFORM 203-561] Updating loop lower bound from 150 to 151 for loop 'Loop-35-0' in function 'lenet'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 756.336 ; gain = 320.000 ; free physical = 149 ; free virtual = 8330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'forward.2' to 'forward_2'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.1' to 'Padding_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.1' to 'forward_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.3' to 'forward_3'.
WARNING: [SYN 201-103] Legalizing function name 'forward_pool.1' to 'forward_pool_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.1' to 'forward_1'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.2' to 'Padding_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.2' to 'forward_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward.4' to 'forward_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.28 seconds; current allocated memory: 354.367 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 354.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 355.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 355.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 355.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 356.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 356.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 356.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 356.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 357.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 357.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 357.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 357.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 358.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 358.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 358.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 359.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 359.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 359.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 360.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 360.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 360.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 360.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 361.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 363.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.14 seconds; current allocated memory: 366.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 369.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.55 seconds; current allocated memory: 373.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 374.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 375.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 378.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 380.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 381.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_1'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 383.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 385.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated on Thu May 23 15:51:36 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 16:04:56 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 18:47:58 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 18:48:27 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 18:55:05 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 18:56:29 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 18:57:21 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 18:59:16 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 18:59:42 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:00:18 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:01:32 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:02:30 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:17:53 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'zynqconn/lenet5.cpp' ... 
WARNING: [HLS 200-40] In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:15:
zynqconn/RELU_layer.h:6:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = relu;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:16:
zynqconn/CONV_layer.h:10:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = conv;
                 ^
zynqconn/CONV_layer.h:23:17: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                ^
zynqconn/CONV_layer.h:23:34: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:17:
zynqconn/FC_layer.h:9:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = fc;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:18:
zynqconn/POOLING_layer.h:9:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
    layer_type type = pooling;
                    ^
6 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 270 ; free virtual = 8047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 270 ; free virtual = 8047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::data' into 'lenet' (zynqconn/lenet5.cpp:83).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::data' into 'fc_layer<10, 1, 1, 120>::fc_layer.1' (zynqconn/FC_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 10>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 258 ; free virtual = 8042
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'cpy' into 'lenet' (zynqconn/lenet5.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' into 'lenet' (zynqconn/lenet5.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' into 'lenet' (zynqconn/lenet5.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 564.336 ; gain = 128.000 ; free physical = 217 ; free virtual = 8002
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'relu_layer<28, 28, 6>::forward' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<14, 14, 6>::forward' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<10, 10, 16>::forward' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<5, 5, 16>::forward' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<1, 1, 120>::forward' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'cpy' into 'lenet' (zynqconn/lenet5.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer<10, 1, 1, 120>::forward' into 'lenet' (zynqconn/lenet5.cpp:98) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:57)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:57)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Padding.2' (zynqconn/lenet5.cpp:32:36)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 628.336 ; gain = 192.000 ; free physical = 179 ; free virtual = 7965
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' to 'forward_pool' (zynqconn/POOLING_layer.h:29)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' to 'forward' (zynqconn/POOLING_layer.h:21)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' to 'forward_pool.1' (zynqconn/POOLING_layer.h:34:73)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' to 'forward.1' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' to 'forward_conv' (zynqconn/CONV_layer.h:57)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' to 'forward.2' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' to 'forward_conv.1' (zynqconn/CONV_layer.h:36:56)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' to 'forward.3' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' to 'forward_conv.2' (zynqconn/CONV_layer.h:36:61)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' to 'forward.4' (zynqconn/RELU_layer.h:22:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 756.336 ; gain = 320.000 ; free physical = 161 ; free virtual = 7834
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'forward.2' to 'forward_2'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.1' to 'Padding_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.1' to 'forward_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.3' to 'forward_3'.
WARNING: [SYN 201-103] Legalizing function name 'forward_pool.1' to 'forward_pool_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.1' to 'forward_1'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.2' to 'Padding_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.2' to 'forward_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward.4' to 'forward_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.63 seconds; current allocated memory: 277.257 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 277.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 278.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 278.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 279.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 279.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 280.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 280.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 280.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 280.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 281.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 281.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 281.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 282.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 282.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 282.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 282.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 283.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 283.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 283.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 283.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 286.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 289.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 292.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.54 seconds; current allocated memory: 296.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 296.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 298.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 300.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 302.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 304.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_1'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 305.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 307.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_3'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 309.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 311.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_1'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 313.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 315.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 316.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_4'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 322.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated on Thu May 23 19:48:29 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:48:55 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:49:51 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:51:43 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:57:00 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 19:57:32 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'zynqconn/lenet5.cpp' ... 
WARNING: [HLS 200-40] In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:15:
zynqconn/RELU_layer.h:6:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = relu;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:16:
zynqconn/CONV_layer.h:10:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = conv;
                 ^
zynqconn/CONV_layer.h:23:17: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                ^
zynqconn/CONV_layer.h:23:34: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:17:
zynqconn/FC_layer.h:9:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = fc;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:18:
zynqconn/POOLING_layer.h:9:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
    layer_type type = pooling;
                    ^
6 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 283 ; free virtual = 7319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 283 ; free virtual = 7319
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::data' into 'fc_layer<10, 1, 1, 120>::fc_layer.1' (zynqconn/FC_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 10>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 270 ; free virtual = 7314
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' into 'lenet' (zynqconn/lenet5.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' into 'lenet' (zynqconn/lenet5.cpp:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 564.336 ; gain = 128.000 ; free physical = 573 ; free virtual = 7969
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'relu_layer<28, 28, 6>::forward' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<14, 14, 6>::forward' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<10, 10, 16>::forward' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<5, 5, 16>::forward' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<1, 1, 120>::forward' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer<10, 1, 1, 120>::forward' into 'lenet' (zynqconn/lenet5.cpp:114) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:57)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:57)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Padding.2' (zynqconn/lenet5.cpp:32:36)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 628.336 ; gain = 192.000 ; free physical = 542 ; free virtual = 7934
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' to 'forward_pool' (zynqconn/POOLING_layer.h:29)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' to 'forward' (zynqconn/POOLING_layer.h:21)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' to 'forward_pool.1' (zynqconn/POOLING_layer.h:34:73)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' to 'forward.1' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' to 'forward_conv' (zynqconn/CONV_layer.h:57)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' to 'forward.2' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' to 'forward_conv.1' (zynqconn/CONV_layer.h:36:56)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' to 'forward.3' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' to 'forward_conv.2' (zynqconn/CONV_layer.h:36:61)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' to 'forward.4' (zynqconn/RELU_layer.h:22:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 756.336 ; gain = 320.000 ; free physical = 411 ; free virtual = 7803
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'forward.2' to 'forward_2'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.1' to 'Padding_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.1' to 'forward_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.3' to 'forward_3'.
WARNING: [SYN 201-103] Legalizing function name 'forward_pool.1' to 'forward_pool_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.1' to 'forward_1'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.2' to 'Padding_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.2' to 'forward_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward.4' to 'forward_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.92 seconds; current allocated memory: 277.088 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 277.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 277.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 278.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 278.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 278.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 279.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 279.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 280.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 280.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 281.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 281.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 281.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 281.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 282.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 282.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 282.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 282.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 283.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 283.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 283.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 286.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 289.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 292.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 296.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111]  Elapsed time: 3.01 seconds; current allocated memory: 296.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 298.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 300.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 302.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 304.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_1'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 306.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 307.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_3'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 310.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 311.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 313.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 315.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 316.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_4'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 322.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/inStream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/outStream_V' to 'axis' (register, both mode).
==============================================================
File generated on Thu May 23 21:46:47 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 21:47:30 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 21:51:08 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 21:52:43 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 21:56:59 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 21:57:36 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu May 23 21:57:49 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'zynqconn/lenet5.cpp' ... 
WARNING: [HLS 200-40] In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:15:
zynqconn/RELU_layer.h:6:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = relu;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:16:
zynqconn/CONV_layer.h:10:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = conv;
                 ^
zynqconn/CONV_layer.h:23:17: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                ^
zynqconn/CONV_layer.h:23:34: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:17:
zynqconn/FC_layer.h:9:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = fc;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:18:
zynqconn/POOLING_layer.h:9:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
    layer_type type = pooling;
                    ^
6 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 436.422 ; gain = 0.090 ; free physical = 303 ; free virtual = 7784
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 436.422 ; gain = 0.090 ; free physical = 303 ; free virtual = 7784
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::data' into 'fc_layer<10, 1, 1, 120>::fc_layer.1' (zynqconn/FC_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 32, 32, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<float, 1, 1, 10>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 436.422 ; gain = 0.090 ; free physical = 293 ; free virtual = 7779
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' into 'lenet' (zynqconn/lenet5.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:120) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:121) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' into 'lenet' (zynqconn/lenet5.cpp:122) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 564.332 ; gain = 128.000 ; free physical = 248 ; free virtual = 7739
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'relu_layer<28, 28, 6>::forward' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<14, 14, 6>::forward' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<10, 10, 16>::forward' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<5, 5, 16>::forward' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<1, 1, 120>::forward' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer<10, 1, 1, 120>::forward' into 'lenet' (zynqconn/lenet5.cpp:124) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:57)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:57)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Padding.2' (zynqconn/lenet5.cpp:32:36)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:39 . Memory (MB): peak = 628.332 ; gain = 192.000 ; free physical = 209 ; free virtual = 7704
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' to 'forward_pool' (zynqconn/POOLING_layer.h:29)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' to 'forward' (zynqconn/POOLING_layer.h:21)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' to 'forward_pool.1' (zynqconn/POOLING_layer.h:34:73)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' to 'forward.1' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' to 'forward_conv' (zynqconn/CONV_layer.h:57)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' to 'forward.2' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' to 'forward_conv.1' (zynqconn/CONV_layer.h:36:56)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' to 'forward.3' (zynqconn/RELU_layer.h:20:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' to 'forward_conv.2' (zynqconn/CONV_layer.h:36:61)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' to 'forward.4' (zynqconn/RELU_layer.h:22:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 756.332 ; gain = 320.000 ; free physical = 117 ; free virtual = 7597
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'forward.2' to 'forward_2'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.1' to 'Padding_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.1' to 'forward_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.3' to 'forward_3'.
WARNING: [SYN 201-103] Legalizing function name 'forward_pool.1' to 'forward_pool_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.1' to 'forward_1'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.2' to 'Padding_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.2' to 'forward_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward.4' to 'forward_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.1 seconds; current allocated memory: 258.694 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 258.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 259.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 259.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 260.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 260.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 260.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 260.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 261.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 261.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 261.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 261.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 262.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 262.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 262.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 263.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 263.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 263.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 264.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 264.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 264.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 264.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 265.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 265.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 267.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 270.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 273.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 278.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111]  Elapsed time: 3.04 seconds; current allocated memory: 278.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 280.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 282.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 284.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 286.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_1'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 287.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 289.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_3'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 292.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 293.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_1'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 295.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 297.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 298.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_4'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 304.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/inStream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/outStream_V' to 'axis' (register, both mode).
==============================================================
File generated on Fri May 24 00:08:11 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri May 24 00:11:16 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri May 24 00:12:01 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri May 24 00:13:05 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri May 24 00:13:43 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'zynqconn/lenet5.cpp' ... 
WARNING: [HLS 200-40] In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:15:
zynqconn/RELU_layer.h:6:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = relu;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:16:
zynqconn/CONV_layer.h:10:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = conv;
                 ^
zynqconn/CONV_layer.h:23:17: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                ^
zynqconn/CONV_layer.h:23:34: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 int vert_start = 0, horiz_start = 0;
                                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:17:
zynqconn/FC_layer.h:9:18: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 layer_type type = fc;
                 ^
In file included from zynqconn/lenet5.cpp:1:
In file included from zynqconn/lenet5.cpp:8:
In file included from zynqconn/config.h:18:
zynqconn/POOLING_layer.h:9:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
    layer_type type = pooling;
                    ^
6 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 350 ; free virtual = 7786
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 436.426 ; gain = 0.090 ; free physical = 350 ; free virtual = 7786
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::conv_layer.1' (zynqconn/CONV_layer.h:35).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::data' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::data' into 'fc_layer<10, 1, 1, 120>::fc_layer.1' (zynqconn/FC_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 32, 1>::data' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 32, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 1>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 28, 28, 6>::operator()' into 'relu_layer<28, 28, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 28, 28, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 28, 28, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 6>::operator()' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 14, 14, 6>::operator()' into 'relu_layer<14, 14, 6>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 14, 14, 6>::operator()' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 14, 14, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 14, 14, 6>::data' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 6>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 10, 16>::operator()' into 'relu_layer<10, 10, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 10, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:50).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 10, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:44).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 16>::operator()' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::operator()' into 'relu_layer<5, 5, 16>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::operator()' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:60).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, 16>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:78).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:29).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:27).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::operator()' into 'relu_layer<1, 1, 120>::forward' (zynqconn/RELU_layer.h:24).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::operator()' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' (zynqconn/CONV_layer.h:82).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 120>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:48).
INFO: [XFORM 203-603] Inlining function 'tensor_t<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 10>::operator()' into 'fc_layer<10, 1, 1, 120>::forward' (zynqconn/FC_layer.h:51).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 564.336 ; gain = 128.000 ; free physical = 330 ; free virtual = 7771
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' into 'lenet' (zynqconn/lenet5.cpp:119) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:120) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' into 'lenet' (zynqconn/lenet5.cpp:121) automatically.
INFO: [XFORM 203-602] Inlining function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' into 'lenet' (zynqconn/lenet5.cpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' into 'lenet' (zynqconn/lenet5.cpp:123) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 564.336 ; gain = 128.000 ; free physical = 286 ; free virtual = 7726
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (zynqconn/RELU_layer.h:20) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/RELU_layer.h:21) in function 'relu_layer<1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (zynqconn/FC_layer.h:44) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (zynqconn/FC_layer.h:45) in function 'fc_layer<10, 1, 1, 120>::forward' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'relu_layer<28, 28, 6>::forward' into 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<14, 14, 6>::forward' into 'pool_layer<2, 2, 1, 28, 28, 6>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<10, 10, 16>::forward' into 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<5, 5, 16>::forward' into 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:25) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_layer<1, 1, 120>::forward' into 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' (zynqconn/CONV_layer.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'fill' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.1' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.2' into 'lenet' (zynqconn/CONV_layer.h:35->zynqconn/CONV_layer.h:38->zynqconn/lenet5.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'fill.3' into 'lenet' (zynqconn/FC_layer.h:24->zynqconn/FC_layer.h:27->zynqconn/lenet5.cpp:74) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer<10, 1, 1, 120>::forward' into 'lenet' (zynqconn/lenet5.cpp:124) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' (zynqconn/POOLING_layer.h:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' (zynqconn/POOLING_layer.h:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' (zynqconn/CONV_layer.h:57)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' (zynqconn/CONV_layer.h:57)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' (zynqconn/CONV_layer.h:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Padding.2' (zynqconn/lenet5.cpp:32:36)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 628.336 ; gain = 192.000 ; free physical = 228 ; free virtual = 7683
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward_pool' to 'forward_pool' (zynqconn/POOLING_layer.h:29)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 28, 28, 6>::forward' to 'forward' (zynqconn/POOLING_layer.h:21)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward_pool' to 'forward_pool.1' (zynqconn/POOLING_layer.h:34:73)
WARNING: [XFORM 203-631] Renaming function 'pool_layer<2, 2, 1, 10, 10, 16>::forward' to 'forward.1' (zynqconn/RELU_layer.h:15:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward_conv' to 'forward_conv' (zynqconn/CONV_layer.h:57)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 6, 1, 0, 32, 32, 1>::forward' to 'forward.2' (zynqconn/RELU_layer.h:15:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward_conv' to 'forward_conv.1' (zynqconn/CONV_layer.h:36:56)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 16, 1, 0, 14, 14, 6>::forward' to 'forward.3' (zynqconn/RELU_layer.h:15:30)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward_conv' to 'forward_conv.2' (zynqconn/CONV_layer.h:36:61)
WARNING: [XFORM 203-631] Renaming function 'conv_layer<5, 120, 1, 0, 5, 5, 16>::forward' to 'forward.4' (zynqconn/Tensor.h:15:8)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 756.336 ; gain = 320.000 ; free physical = 123 ; free virtual = 7580
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
WARNING: [SYN 201-103] Legalizing function name 'forward.2' to 'forward_2'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.1' to 'Padding_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.1' to 'forward_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.3' to 'forward_3'.
WARNING: [SYN 201-103] Legalizing function name 'forward_pool.1' to 'forward_pool_1'.
WARNING: [SYN 201-103] Legalizing function name 'forward.1' to 'forward_1'.
WARNING: [SYN 201-103] Legalizing function name 'Padding.2' to 'Padding_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward_conv.2' to 'forward_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'forward.4' to 'forward_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119.06 seconds; current allocated memory: 263.880 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 264.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 264.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 264.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 265.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 265.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 265.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 265.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 266.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 266.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 266.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 266.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 267.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 267.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 267.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 268.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 268.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 268.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 268.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 269.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 269.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 269.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 269.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 270.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 270.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 270.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 272.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 275.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 275.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_16s_16s_28ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 277.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 279.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 281.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 283.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 284.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_16s_16s_28ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 286.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_3'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 288.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 290.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 292.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Padding_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Padding_2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 293.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_16s_16s_28ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward_conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 295.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated on Fri May 24 00:16:59 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri May 24 02:22:50 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri May 24 02:24:03 +03 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
