/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [35:0] _01_;
  wire [2:0] _02_;
  reg [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [35:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = celloutsig_1_1z[3] | ~(_00_);
  assign celloutsig_0_8z = celloutsig_0_4z[5] | ~(celloutsig_0_0z);
  assign celloutsig_0_14z = celloutsig_0_13z[1] | ~(celloutsig_0_5z[0]);
  assign celloutsig_1_11z = celloutsig_1_2z[2] ^ celloutsig_1_9z[2];
  assign celloutsig_0_10z = in_data[18] ^ celloutsig_0_8z;
  assign celloutsig_0_1z = in_data[10] ^ celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[179] ^ in_data[166];
  reg [35:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 36'h000000000;
    else _11_ <= { celloutsig_0_19z[12:2], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_6z };
  assign { _01_[35:34], out_data[63:32], _01_[1:0] } = _11_;
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 3'h0;
    else _12_ <= celloutsig_1_1z[4:2];
  assign { _02_[2], _00_, _02_[0] } = _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= celloutsig_1_7z;
  assign celloutsig_0_21z = { celloutsig_0_2z[8:7], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[13:0], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_16z = in_data[42:37] === { celloutsig_0_11z[23:21], celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[74:67] < in_data[60:53];
  assign celloutsig_1_16z = { celloutsig_1_6z[13:12], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_0z } < { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_7z = { in_data[13:6], celloutsig_0_5z } < in_data[28:18];
  assign celloutsig_0_15z = { celloutsig_0_11z[19], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z } < { celloutsig_0_4z[8:3], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_10z = celloutsig_1_5z * celloutsig_1_5z;
  assign celloutsig_0_17z = { celloutsig_0_4z[10:5], celloutsig_0_9z } * { in_data[23:17], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_1_3z = celloutsig_1_1z * { in_data[108:107], celloutsig_1_2z };
  assign celloutsig_1_13z = _03_[4:2] | celloutsig_1_10z[2:0];
  assign celloutsig_0_5z = { celloutsig_0_3z[3], celloutsig_0_0z, celloutsig_0_1z } | celloutsig_0_3z[5:3];
  assign celloutsig_0_4z = { celloutsig_0_3z[4:1], celloutsig_0_3z, celloutsig_0_1z } << { celloutsig_0_2z[14:10], celloutsig_0_3z };
  assign celloutsig_0_11z = { in_data[60:37], celloutsig_0_8z } << { in_data[14:9], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_11z[7], celloutsig_0_3z, celloutsig_0_15z } << { celloutsig_0_2z[5:4], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } << { in_data[110:103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_9z = celloutsig_1_1z[2:0] <<< _03_[4:2];
  assign celloutsig_0_12z = in_data[76:73] <<< { celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_3z <<< celloutsig_1_5z[4:0];
  assign celloutsig_0_3z = celloutsig_0_2z[13:7] >>> { celloutsig_0_2z[13:8], celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_5z[4:1], celloutsig_1_17z } >>> { celloutsig_1_6z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_13z = celloutsig_0_6z >>> celloutsig_0_3z[3:1];
  assign celloutsig_1_1z = { in_data[135:133], celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[104:101], celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[133:132], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z[9:8], celloutsig_0_0z } ~^ celloutsig_0_4z[10:8];
  assign celloutsig_0_9z = { celloutsig_0_4z[7], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z } ~^ in_data[5:2];
  assign celloutsig_0_19z = { celloutsig_0_11z[24:5], celloutsig_0_1z } ~^ { celloutsig_0_17z[6:4], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_2z = in_data[92:77] ~^ { in_data[90:83], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z } ~^ { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = ~((celloutsig_1_0z & celloutsig_1_11z) | (_03_[4] & in_data[150]));
  assign _01_[33:2] = out_data[63:32];
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[100:96], out_data[31:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z[32:1] };
endmodule
