Robert C. Aitken, Finding Defects with Fault Models, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.498-505, October 21-25, 1995
Banerjee, P. and Abraham, J. A. 1985. A multivalued algebra for modeling physical failures in mos vlsi circuits. IEEE Trans. Comput.-Aid. Des. 4, 5, 312--321.
Yi-Shing Chang , Sandeep K. Gupta , Melvin A. Breuer, Test Generation for Ground Bounce in Internal Logic Circuitry, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.95, April 26-30, 1999
Gang Chen , Sudhakar Reddy , Irith Pomeranz , Janusz Rajski , Piet Engelke , Bernd Becker, An Unified Fault Model and Test Generation Procedure for Interconnect Opens and Bridges, Proceedings of the 10th IEEE European Symposium on Test, p.22-27, May 22-25, 2005[doi>10.1109/ETS.2005.6]
Cheung, H. and Gupta, S. K. 2007. Accurate modeling and fault simulation of byzantine resistive bridges. In Proceedings of the IEEE International Conference on Computer Design, 347--353.
Piet Engelke , Bettina Braitling , Ilia Polian , Michel Renovell, SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges, Proceedings of the 16th Asian Test Symposium, p.433-438, October 08-11, 2007
Piet Engelke , Ilia Polian , Michel Renovell , Bernd Becker, Automatic Test Pattern Generation for Resistive Bridging Faults, Journal of Electronic Testing: Theory and Applications, v.22 n.1, p.61-69, February  2006[doi>10.1007/s10836-006-6392-x]
Piet Engelke , I. Polian , M. Renovell , B. Becker, Simulating Resistive-Bridging and Stuck-At Faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2181-2192, October 2006[doi>10.1109/TCAD.2006.871626]
Piet Engelke , Ilia Polian , Juergen Schloeffel , Bernd Becker, Resistive bridging fault simulation of industrial circuits, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403527]
Michele Favalli , Marcello Dalpasso , Piero Olivo , Bruno Riccò, Analyss of Dynamic Effects of Resistive Bridging Faults in CMOS and BiCMOS Digital ICs, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.865-874, October 17-21, 1993
F. Joel Ferguson , Tracy Larrabee, Test Pattern Generation for Realistic Bridge Faults in CMOS ICs, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.492-499, October 26-30, 1991
Ferguson, F. J. and Shen, J. 1988. Extraction and simulation of realistic CMOS faults using inductive fault analysis. In Proceedings of the International Test Conference, 475--484.
G. S. Greenstein , J. H. Patel, E-PROOFS: a CMOS bridging fault simulator, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.268-271, December 1992, Santa Clara, California, USA
Michael R. Grimaila , Sooryong Lee , Jennifer Dworak , Kenneth M. Butler , Bret Stewart , Hari Balachandran , Bryan Houchins , Vineet Mathur , Jaehong Park , Li-C. Wang , M. Ray Mercer, REDO - Probabilistic Excitation and Deterministic Observation - First Commercial Experiment, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.268, April 26-30, 1999
Hong Hao , Edward J. McCluskey, "Resistive Shorts" Within CMOS Gates, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.292-301, October 26-30, 1991
Charles F. Hawkins , Jerry M. Soden , Alan W. Righter , F. Joel Ferguson, Defect Classes - An Overdue Paradigm for CMOS IC, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.413-425, October 02-06, 1994
Jitendra B. Khare , Wojciech Maly, From Contamination to Defects, Faults and Yield Loss: Simulation and Applications, Springer Publishing Company, Incorporated, 2011
Haluk Konuk , F. Joel Ferguson , Tracy Larrabee, Accurate and efficient fault simulation of realistic CMOS network breaks, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.345-351, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217553]
A. Krstic , Yi-Min Jiang , Kwang-Ting Cheng, Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.3, p.416-425, November 2006[doi>10.1109/43.913759]
Chul Young Lee , D. M. H. Walker, PROBE: A PPSFP Simulator for Resistive Bridging Faults, Proceedings of the 18th IEEE VLSI Test Symposium, p.105, April 30-May 04, 2000
Zhuo Li , Xiang Lu , Wangqi Qiu , Weiping Shi , D. M. H. Walker, A circuit level fault model for resistive bridges, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.4, p.546-559, October 2003[doi>10.1145/944027.944036]
Yuyun Liao , D. M. H. Walker, Fault Coverage Analysis for Physically-Based CMOS Bridging Faults at Different Power Supply Voltages, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.767-775, October 20-25, 1996
Siyad C. Ma , Piero Franco , Edward J. McCluskey, An Experimental Chip to Evaluate Test Techniques: Experiment Results, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.663-672, October 21-25, 1995
Toshiyuki Maeda , Kozo Kinoshita, Precise Test Generation for Resistive Bridging Faults of CMOS Combinational Circuits, Proceedings of the 2000 IEEE International Test Conference, p.510, October 03-05, 2000
W. Maly, Realistic fault modeling for VLSI testing, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.173-180, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37914]
Peter C. Maxwell , Robert C. Aitken, Biased Voting: A Method for Simulating CMOS Bridging Faults in the Presence of Variable Gate Logic, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.63-72, October 17-21, 1993
K. C. Y. Mei, Bridging and Stuck-At Faults, IEEE Transactions on Computers, v.23 n.7, p.720-727, July 1974[doi>10.1109/T-C.1974.224020]
Steven D. Millman , James P. Garvey, Sr., An Accurate Bridging Fault Test Pattern Generator, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.411-418, October 26-30, 1991
Debasis Mitra , Subhasis Bhattacharjee , Susmita Sur-Kolay , Bhargab B. Bhattacharya , Sujit T. Zachariah , Sandip Kundu, Test Pattern Generation for Power Supply Droop Faults, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.343-348, January 03-07, 2006[doi>10.1109/VLSID.2006.158]
Mehrdad Nourani , Mohammad Tehranipoor , Nisar Ahmed, Pattern Generation and Estimation for Power Supply Noise Analysis, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.439-444, May 01-05, 2005[doi>10.1109/VTS.2005.65]
Ilia Polian , Piet Engelke , Michel Renovell , Bernd Becker, Modeling Feedback Bridging Faults with Non-Zero Resistance, Journal of Electronic Testing: Theory and Applications, v.21 n.1, p.57-69, January   2005[doi>10.1007/s10836-005-5287-6]
Ilia Polian , Sandip Kundu , Jean-Marc Galliere , Piet Engelke , Michel Renovell , Bernd Becker, Resistive Bridge Fault Model Evolution from Conventional to Ultra Deep Submicron Technologies, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.343-348, May 01-05, 2005[doi>10.1109/VTS.2005.72]
Polian, I., Pomeranz, I., Reddy, S. M., and Becker, B. 2004. On the use of maximally dominating faults in n-detection test generation. IEE Proc. Comput. Digital Techn. 151, 3, 235--244.
Jeff Rearick , Janak H. Patel, Fast and Accurate CMOS Bridging Fault Simulation, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.54-62, October 17-21, 1993
S. M. Reddy , I. Pomeranz , S. Kajihara, Compact test sets for high defect coverage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.8, p.923-930, November 2006[doi>10.1109/43.644620]
M. Renovell , F. Azaïs , Y. Bertrand, Detection of Defects Using Fault Model Oriented Test Sequences, Journal of Electronic Testing: Theory and Applications, v.14 n.1-2, p.13-22, Feb./April 1999[doi>10.1023/A:1008336919671]
Renovell, M., Huc, P., and Bertrand, Y. 1994. CMOS bridge fault modeling. In Proceedings of the VLSI Test Symposium, 392--397.
M. Renovell , P. Huc , Y. Bertrand, The concept of resistance interval: a new parametric model for realistic resistive bridging fault, Proceedings of the 13th IEEE VLSI Test Symposium, p.184, April 30-May 03, 1995
R. Rodríguez-Montañés , Joan Figueras , Eric Bruls, Bridging Defects Resistance Measurements in a CMOS Process, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.892-899, September 20-24, 1992
Vijay Sar-Dessai , D. M. H. Walker, Accurate Fault Modeling and Fault Simulation of Resistive Bridges, Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.102-107, November 02-04, 1998
Vijay R. Sar-Dessai , D. M.  H. Walker, Resistive Bridge Fault Modeling, Simulation and Test Generation, Proceedings of the 1999 IEEE International Test Conference, p.596, September 28-30, 1999
Sengupta, S., Kundu, S., Chakravarty, S., Paravathala, P., Galivanche, R., Kosonocky, G., Rodgers, M., and Mak, T. M. 1999. Defect-based test: A key enabler for successful migration to structural test. Intel Technol. J. 1.
Tsuyoshi Shinogi , Tomokazu Kanbayashi , Tomohiro Yoshikawa , Shinji Tsuruoka , Terumine Hayashi, Faulty Resistance Sectioning Technique for Resistive Bridging Fault ATPG Systems, Proceedings of the 10th Asian Test Symposium, p.76, November 19-21, 2001
Spica, M., Tripp, M., and Roeder, R. 2001. A new understanding of bridge defect resistances and process interactions from correlating inductive fault analysis predictions to empirical test results. In Proceedings of the IEEE International Workshop on Current and Defect-Based Testing. 11--16.
Heinrich Theodor Vierhaus , Wolfgang Meyer , Uwe Gläser, CMOS Bridges and Resistive Transistor Faults: IDDQ versus Delay Effects, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.83-91, October 17-21, 1993
Sujit T. Zachariah , Sreejit Chakravarty, A Scalable and Efficient Methodology to Extract Two Node Bridges from Large Industrial Circuits, Proceedings of the 2000 IEEE International Test Conference, p.750, October 03-05, 2000
