// Seed: 2289995512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_6;
  logic id_7;
  assign id_6 = 1;
  logic id_8;
  logic id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16 = id_14 == id_8;
  assign id_12 = id_7;
  assign id_11 = 1'b0;
  logic id_17;
  assign id_15 = 1;
  logic id_18;
  assign id_4 = id_7;
  always @(posedge (1) or posedge 1) begin
    id_8 = id_13;
  end
endmodule
