// Generated by CIRCT unknown git version
module test(	// file.cleaned.mlir:2:3
  input  [63:0] A,	// file.cleaned.mlir:2:22
                B,	// file.cleaned.mlir:2:35
  input         CI,	// file.cleaned.mlir:2:48
  output [63:0] Z,	// file.cleaned.mlir:2:62
  output        CO32	// file.cleaned.mlir:2:75
);

  wire [31:0] _GEN;	// file.cleaned.mlir:17:10
  wire [31:0] _add2_Z;	// file.cleaned.mlir:16:15
  wire [31:0] _add1_Z;	// file.cleaned.mlir:15:15
  wire        _car0_CO;	// file.cleaned.mlir:12:16
  wire [31:0] _add0_Z;	// file.cleaned.mlir:11:15
  assign _GEN = _car0_CO ? _add2_Z : _add1_Z;	// file.cleaned.mlir:12:16, :15:15, :16:15, :17:10
  adder32 add0 (	// file.cleaned.mlir:11:15
    .A  (A[31:0]),	// file.cleaned.mlir:9:10
    .B  (B[31:0]),	// file.cleaned.mlir:10:10
    .CI (CI),
    .Z  (_add0_Z)
  );	// file.cleaned.mlir:11:15
  carry32 car0 (	// file.cleaned.mlir:12:16
    .A  (A[31:0]),	// file.cleaned.mlir:9:10
    .B  (B[31:0]),	// file.cleaned.mlir:10:10
    .CI (CI),
    .CO (_car0_CO)
  );	// file.cleaned.mlir:12:16
  adder32 add1 (	// file.cleaned.mlir:15:15
    .A  (A[63:32]),	// file.cleaned.mlir:13:10
    .B  (B[63:32]),	// file.cleaned.mlir:14:10
    .CI (1'h0),	// file.cleaned.mlir:4:14
    .Z  (_add1_Z)
  );	// file.cleaned.mlir:15:15
  adder32 add2 (	// file.cleaned.mlir:16:15
    .A  (A[63:32]),	// file.cleaned.mlir:13:10
    .B  (B[63:32]),	// file.cleaned.mlir:14:10
    .CI (1'h1),	// file.cleaned.mlir:3:13
    .Z  (_add2_Z)
  );	// file.cleaned.mlir:16:15
  assign Z = {_GEN, 32'h0} | {32'h0, _add0_Z};	// file.cleaned.mlir:5:15, :6:10, :7:10, :8:10, :11:15, :17:10, :18:5
  assign CO32 = _car0_CO;	// file.cleaned.mlir:12:16, :18:5
endmodule

module adder32(	// file.cleaned.mlir:20:3
  input  [31:0] A,	// file.cleaned.mlir:20:33
                B,	// file.cleaned.mlir:20:46
  input         CI,	// file.cleaned.mlir:20:59
  output [31:0] Z	// file.cleaned.mlir:20:73
);

  assign Z = A + B + {31'h0, CI};	// file.cleaned.mlir:21:15, :22:10, :23:10, :24:5
endmodule

module carry32(	// file.cleaned.mlir:26:3
  input  [31:0] A,	// file.cleaned.mlir:26:33
                B,	// file.cleaned.mlir:26:46
  input         CI,	// file.cleaned.mlir:26:59
  output        CO	// file.cleaned.mlir:26:73
);

  wire [32:0] _GEN = {1'h0, A} + {1'h0, B} + {32'h0, CI};	// file.cleaned.mlir:27:15, :28:14, :29:10, :30:10, :31:10, :32:10
  assign CO = _GEN[32];	// file.cleaned.mlir:32:10, :33:10, :34:5
endmodule

