[2025-09-15 18:37:58] START suite=spec trace=454.calculix-460B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/454.calculix-460B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2163634 heartbeat IPC: 4.622 cumulative IPC: 4.622 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4221843 heartbeat IPC: 4.859 cumulative IPC: 4.737 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4221843 cumulative IPC: 4.737 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4221843 cumulative IPC: 4.737 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 6979758 heartbeat IPC: 3.626 cumulative IPC: 3.626 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 9643443 heartbeat IPC: 3.754 cumulative IPC: 3.689 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 12146121 heartbeat IPC: 3.996 cumulative IPC: 3.786 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 14819915 heartbeat IPC: 3.74 cumulative IPC: 3.774 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 18072662 heartbeat IPC: 3.074 cumulative IPC: 3.61 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 20368105 heartbeat IPC: 4.356 cumulative IPC: 3.716 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 23375136 heartbeat IPC: 3.326 cumulative IPC: 3.655 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 26163650 heartbeat IPC: 3.586 cumulative IPC: 3.646 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 29169954 heartbeat IPC: 3.326 cumulative IPC: 3.607 (Simulation time: 00 hr 06 min 47 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 27909289 cumulative IPC: 3.583 (Simulation time: 00 hr 07 min 27 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 27909289 cumulative IPC: 3.583 (Simulation time: 00 hr 07 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/454.calculix-460B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.583 instructions: 100000002 cycles: 27909289
CPU 0 Branch Prediction Accuracy: 99% MPKI: 0.6368 Average ROB Occupancy at Mispredict: 270.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00302
BRANCH_INDIRECT: 0.00018
BRANCH_CONDITIONAL: 0.6307
BRANCH_DIRECT_CALL: 0.00153
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00143


====Backend Stall Breakdown====
ROB_STALL: 4913095
LQ_STALL: 65421
SQ_STALL: 120709


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 495.72714
REPLAY_LOAD: 109.391304
NON_REPLAY_LOAD: 14.118004

== Total ==
ADDR_TRANS: 385180
REPLAY_LOAD: 85544
NON_REPLAY_LOAD: 4442371

== Counts ==
ADDR_TRANS: 777
REPLAY_LOAD: 782
NON_REPLAY_LOAD: 314660

cpu0->cpu0_STLB TOTAL        ACCESS:      56965 HIT:      55657 MISS:       1308 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      56965 HIT:      55657 MISS:       1308 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 596.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1729974 HIT:    1143419 MISS:     586555 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1268660 HIT:     716587 MISS:     552073 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      36949 HIT:       6891 MISS:      30058 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     422700 HIT:     419934 MISS:       2766 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1665 HIT:          7 MISS:       1658 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16596231 HIT:   16595703 MISS:        528 MSHR_MERGE:         63
cpu0->cpu0_L1I LOAD         ACCESS:   16596231 HIT:   16595703 MISS:        528 MSHR_MERGE:         63
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 137.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20868247 HIT:   16405868 MISS:    4462379 MSHR_MERGE:    3155522
cpu0->cpu0_L1D LOAD         ACCESS:   16813488 HIT:   12626169 MISS:    4187319 MSHR_MERGE:    2919123
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4052127 HIT:    3778771 MISS:     273356 MSHR_MERGE:     236360
cpu0->cpu0_L1D TRANSLATION  ACCESS:       2632 HIT:        928 MISS:       1704 MSHR_MERGE:         39
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 31.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11831799 HIT:   11831750 MISS:         49 MSHR_MERGE:         14
cpu0->cpu0_ITLB LOAD         ACCESS:   11831799 HIT:   11831750 MISS:         49 MSHR_MERGE:         14
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 666.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19919814 HIT:   19844109 MISS:      75705 MSHR_MERGE:      18775
cpu0->cpu0_DTLB LOAD         ACCESS:   19919814 HIT:   19844109 MISS:      75705 MSHR_MERGE:      18775
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.35 cycles
cpu0->LLC TOTAL        ACCESS:     794521 HIT:     712765 MISS:      81756 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     552072 HIT:     483010 MISS:      69062 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30058 HIT:      19137 MISS:      10921 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210733 HIT:     210610 MISS:        123 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1658 HIT:          8 MISS:       1650 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.12 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23024
  ROW_BUFFER_MISS:      58588
  AVG DBUS CONGESTED CYCLE: 7.15
Channel 0 WQ ROW_BUFFER_HIT:       3438
  ROW_BUFFER_MISS:      12288
  FULL:          0
Channel 0 REFRESHES ISSUED:       2326
[2025-09-15 18:45:25] END   suite=spec trace=454.calculix-460B (rc=0)
