{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603019545137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603019545141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 22:12:24 2020 " "Processing started: Sun Oct 18 22:12:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603019545141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019545141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weatherstation -c weatherstation " "Command: quartus_map --read_settings_files=on --write_settings_files=off weatherstation -c weatherstation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019545141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603019545657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603019545657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/sevenseg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider " "Found entity 1: clkdivider" {  } { { "clkdivider.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/clkdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weatherstation.v 1 1 " "Found 1 design units, including 1 entities, in source file weatherstation.v" { { "Info" "ISGN_ENTITY_NAME" "1 weatherstation " "Found entity 1: weatherstation" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_DFF " "Found entity 1: simple_DFF" {  } { { "simple_DFF.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/simple_DFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watersensor.v 1 1 " "Found 1 design units, including 1 entities, in source file watersensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 watersensor " "Found entity 1: watersensor" {  } { { "watersensor.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/watersensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertwobit.v 1 1 " "Found 1 design units, including 1 entities, in source file decodertwobit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderTwoBit " "Found entity 1: decoderTwoBit" {  } { { "decoderTwoBit.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/decoderTwoBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencertwobit.v 1 1 " "Found 1 design units, including 1 entities, in source file sequencertwobit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencerTwoBit " "Found entity 1: sequencerTwoBit" {  } { { "sequencerTwoBit.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/sequencerTwoBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552218 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1603019552223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourinputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourinputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourInputMux " "Found entity 1: fourInputMux" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispmux.v 1 1 " "Found 1 design units, including 1 entities, in source file dispmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispmux " "Found entity 1: dispmux" {  } { { "dispmux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/dispmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "findwindspeed.v 1 1 " "Found 1 design units, including 1 entities, in source file findwindspeed.v" { { "Info" "ISGN_ENTITY_NAME" "1 findWindSpeed " "Found entity 1: findWindSpeed" {  } { { "findWindSpeed.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/findWindSpeed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbertodigits.v 0 0 " "Found 0 design units, including 0 entities, in source file numbertodigits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondclk.v 1 1 " "Found 1 design units, including 1 entities, in source file secondclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondClk " "Found entity 1: secondClk" {  } { { "secondClk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/secondClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "weatherstation_SM.v(83) " "Verilog HDL information at weatherstation_SM.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603019552254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weatherstation_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file weatherstation_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 weatherstation_SM " "Found entity 1: weatherstation_SM" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ms_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ms_clk " "Found entity 1: ms_clk" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToBCD " "Found entity 1: binaryToBCD" {  } { { "binaryToBCD.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/binaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_Module.v(32) " "Verilog HDL information at SPI_Module.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603019552277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Module " "Found entity 1: SPI_Module" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019552278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019552278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck weatherstation_SM.v(67) " "Verilog HDL Implicit Net warning at weatherstation_SM.v(67): created implicit net for \"sck\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552278 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(38) " "Verilog HDL Instantiation warning at weatherstation.v(38): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(39) " "Verilog HDL Instantiation warning at weatherstation.v(39): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(40) " "Verilog HDL Instantiation warning at weatherstation.v(40): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(41) " "Verilog HDL Instantiation warning at weatherstation.v(41): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(42) " "Verilog HDL Instantiation warning at weatherstation.v(42): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(43) " "Verilog HDL Instantiation warning at weatherstation.v(43): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(47) " "Verilog HDL Instantiation warning at weatherstation.v(47): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(48) " "Verilog HDL Instantiation warning at weatherstation.v(48): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(49) " "Verilog HDL Instantiation warning at weatherstation.v(49): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourInputMux.v(15) " "Verilog HDL Instantiation warning at fourInputMux.v(15): instance has no name" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourInputMux.v(16) " "Verilog HDL Instantiation warning at fourInputMux.v(16): instance has no name" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourInputMux.v(18) " "Verilog HDL Instantiation warning at fourInputMux.v(18): instance has no name" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552279 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(60) " "Verilog HDL Instantiation warning at weatherstation_SM.v(60): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552280 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_recieved packed SPI_Module.v(27) " "Verilog HDL Port Declaration warning at SPI_Module.v(27): data type declaration for \"data_recieved\" declares packed dimensions but the port declaration declaration does not" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1603019552280 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_recieved SPI_Module.v(12) " "HDL info at SPI_Module.v(12): see declaration for object \"data_recieved\"" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552280 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(67) " "Verilog HDL Instantiation warning at weatherstation_SM.v(67): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552280 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(71) " "Verilog HDL Instantiation warning at weatherstation_SM.v(71): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(26) " "Verilog HDL Instantiation warning at display.v(26): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(29) " "Verilog HDL Instantiation warning at display.v(29): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(31) " "Verilog HDL Instantiation warning at display.v(31): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(33) " "Verilog HDL Instantiation warning at display.v(33): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(36) " "Verilog HDL Instantiation warning at display.v(36): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(38) " "Verilog HDL Instantiation warning at display.v(38): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(72) " "Verilog HDL Instantiation warning at weatherstation_SM.v(72): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603019552281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "weatherstation_SM " "Elaborating entity \"weatherstation_SM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603019552579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 weatherstation_SM.v(95) " "Verilog HDL assignment warning at weatherstation_SM.v(95): truncated value with size 32 to match size of target (8)" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552584 "|weatherstation_SM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 weatherstation_SM.v(100) " "Verilog HDL assignment warning at weatherstation_SM.v(100): truncated value with size 32 to match size of target (8)" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552584 "|weatherstation_SM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "weatherstation_SM.v(89) " "Verilog HDL Case Statement information at weatherstation_SM.v(89): all case item expressions in this case statement are onehot" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603019552584 "|weatherstation_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_clk ms_clk:comb_3 " "Elaborating entity \"ms_clk\" for hierarchy \"ms_clk:comb_3\"" {  } { { "weatherstation_SM.v" "comb_3" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Module SPI_Module:comb_6 " "Elaborating entity \"SPI_Module\" for hierarchy \"SPI_Module:comb_6\"" {  } { { "weatherstation_SM.v" "comb_6" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_Module.v(48) " "Verilog HDL assignment warning at SPI_Module.v(48): truncated value with size 32 to match size of target (4)" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552638 "|weatherstation_SM|SPI_Module:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_Module.v(52) " "Verilog HDL assignment warning at SPI_Module.v(52): truncated value with size 32 to match size of target (4)" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552639 "|weatherstation_SM|SPI_Module:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_Module.v(55) " "Verilog HDL assignment warning at SPI_Module.v(55): truncated value with size 32 to match size of target (4)" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552639 "|weatherstation_SM|SPI_Module:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToBCD binaryToBCD:comb_7 " "Elaborating entity \"binaryToBCD\" for hierarchy \"binaryToBCD:comb_7\"" {  } { { "weatherstation_SM.v" "comb_7" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(31) " "Verilog HDL assignment warning at binaryToBCD.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/binaryToBCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552646 "|weatherstation_SM|binaryToBCD:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(29) " "Verilog HDL assignment warning at binaryToBCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/binaryToBCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552646 "|weatherstation_SM|binaryToBCD:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_8 " "Elaborating entity \"display\" for hierarchy \"display:comb_8\"" {  } { { "weatherstation_SM.v" "comb_8" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider display:comb_8\|clkdivider:comb_3 " "Elaborating entity \"clkdivider\" for hierarchy \"display:comb_8\|clkdivider:comb_3\"" {  } { { "display.v" "comb_3" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 26 clkdivider.v(11) " "Verilog HDL assignment warning at clkdivider.v(11): truncated value with size 28 to match size of target (26)" {  } { { "clkdivider.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/clkdivider.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552669 "|weatherstation|clkdivider:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 26 clkdivider.v(13) " "Verilog HDL assignment warning at clkdivider.v(13): truncated value with size 28 to match size of target (26)" {  } { { "clkdivider.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/clkdivider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603019552669 "|weatherstation|clkdivider:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_DFF display:comb_8\|simple_DFF:comb_4 " "Elaborating entity \"simple_DFF\" for hierarchy \"display:comb_8\|simple_DFF:comb_4\"" {  } { { "display.v" "comb_4" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencerTwoBit display:comb_8\|sequencerTwoBit:comb_6 " "Elaborating entity \"sequencerTwoBit\" for hierarchy \"display:comb_8\|sequencerTwoBit:comb_6\"" {  } { { "display.v" "comb_6" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux display:comb_8\|displayMux:comb_7 " "Elaborating entity \"displayMux\" for hierarchy \"display:comb_8\|displayMux:comb_7\"" {  } { { "display.v" "comb_7" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552685 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit0 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): variable \"digit0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603019552691 "|displayMux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 displayMux.v(18) " "Verilog HDL Always Construct warning at displayMux.v(18): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603019552691 "|displayMux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 displayMux.v(19) " "Verilog HDL Always Construct warning at displayMux.v(19): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603019552691 "|displayMux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 displayMux.v(20) " "Verilog HDL Always Construct warning at displayMux.v(20): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603019552691 "|displayMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg display:comb_8\|sevenseg:comb_8 " "Elaborating entity \"sevenseg\" for hierarchy \"display:comb_8\|sevenseg:comb_8\"" {  } { { "display.v" "comb_8" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderTwoBit display:comb_8\|decoderTwoBit:comb_9 " "Elaborating entity \"decoderTwoBit\" for hierarchy \"display:comb_8\|decoderTwoBit:comb_9\"" {  } { { "display.v" "comb_9" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019552699 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "weatherstation_SM.v" "Mult0" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603019553068 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603019553068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019553167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603019553167 ""}  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603019553167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019553218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019553249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019553290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/Documents/Github/weatherStation/FPGA/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603019553348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019553348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019553393 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603019553515 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "miso GND " "Pin \"miso\" is stuck at GND" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603019553884 "|weatherstation_SM|miso"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603019553884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603019553932 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603019554221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Github/weatherStation/FPGA/output_files/weatherstation.map.smsg " "Generated suppressed messages file D:/Documents/Github/weatherStation/FPGA/output_files/weatherstation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019554292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603019554500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603019554500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sclk " "No output dependent on input pin \"sclk\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603019554642 "|weatherstation_SM|sclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603019554642 "|weatherstation_SM|mosi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603019554642 "|weatherstation_SM|cs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603019554642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603019554643 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603019554643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197 " "Implemented 197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603019554643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603019554643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603019554672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 22:12:34 2020 " "Processing ended: Sun Oct 18 22:12:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603019554672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603019554672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603019554672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603019554672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603019556115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603019556120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 22:12:35 2020 " "Processing started: Sun Oct 18 22:12:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603019556120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603019556120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off weatherstation -c weatherstation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off weatherstation -c weatherstation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603019556120 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603019556906 ""}
{ "Info" "0" "" "Project  = weatherstation" {  } {  } 0 0 "Project  = weatherstation" 0 0 "Fitter" 0 0 1603019556907 ""}
{ "Info" "0" "" "Revision = weatherstation" {  } {  } 0 0 "Revision = weatherstation" 0 0 "Fitter" 0 0 1603019556907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603019556973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603019556973 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "weatherstation EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"weatherstation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603019556980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603019557015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603019557015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603019557173 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603019557187 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603019557535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603019557535 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603019557535 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603019557535 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603019557546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603019557546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603019557546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603019557546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603019557546 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603019557546 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603019557550 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "weatherstation.sdc " "Synopsys Design Constraints File file not found: 'weatherstation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603019557892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603019557892 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1603019557895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603019557895 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1603019557895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[3\] " "Destination node ms_clk:comb_3\|counter\[3\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[4\] " "Destination node ms_clk:comb_3\|counter\[4\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[5\] " "Destination node ms_clk:comb_3\|counter\[5\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[6\] " "Destination node ms_clk:comb_3\|counter\[6\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[7\] " "Destination node ms_clk:comb_3\|counter\[7\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[8\] " "Destination node ms_clk:comb_3\|counter\[8\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[9\] " "Destination node ms_clk:comb_3\|counter\[9\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[11\] " "Destination node ms_clk:comb_3\|counter\[11\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[12\] " "Destination node ms_clk:comb_3\|counter\[12\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ms_clk:comb_3\|counter\[13\] " "Destination node ms_clk:comb_3\|counter\[13\]" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557915 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603019557915 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603019557915 ""}  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603019557915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603019557916 ""}  } { { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603019557916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:comb_8\|simple_DFF:comb_4\|out_1  " "Automatically promoted node display:comb_8\|simple_DFF:comb_4\|out_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603019557916 ""}  } { { "simple_DFF.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/simple_DFF.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603019557916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[0\] " "Destination node windSpeed\[0\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[4\] " "Destination node windSpeed\[4\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[5\] " "Destination node windSpeed\[5\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[7\] " "Destination node windSpeed\[7\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[6\] " "Destination node windSpeed\[6\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[3\] " "Destination node windSpeed\[3\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[2\] " "Destination node windSpeed\[2\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "windSpeed\[1\] " "Destination node windSpeed\[1\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_counter\[3\] " "Destination node s_counter\[3\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_counter\[4\] " "Destination node s_counter\[4\]" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603019557916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603019557916 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603019557916 ""}  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603019557916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603019558092 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603019558092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603019558092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603019558093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603019558094 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603019558094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603019558094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603019558094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603019558095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603019558095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603019558095 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603019558111 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603019558123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603019558464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603019558516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603019558530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603019559264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603019559264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603019559430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603019559782 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603019559782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603019560060 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603019560060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603019560063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603019560159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603019560165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603019560274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603019560274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603019560398 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603019560657 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sclk 3.3-V LVTTL 111 " "Pin sclk uses I/O standard 3.3-V LVTTL at 111" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603019560780 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVTTL 10 " "Pin mosi uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { mosi } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603019560780 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cs 3.3-V LVTTL 83 " "Pin cs uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cs } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs" } } } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603019560780 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "windsensor 3.3-V LVTTL 1 " "Pin windsensor uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { windsensor } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "windsensor" } } } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603019560780 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "watersensor 3.3-V LVTTL 3 " "Pin watersensor uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { watersensor } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "watersensor" } } } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603019560780 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V 23 " "Pin clk uses I/O standard 2.5 V at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Github/weatherStation/FPGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1603019560780 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1603019560780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Github/weatherStation/FPGA/output_files/weatherstation.fit.smsg " "Generated suppressed messages file D:/Documents/Github/weatherStation/FPGA/output_files/weatherstation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603019560830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6488 " "Peak virtual memory: 6488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603019561194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 22:12:41 2020 " "Processing ended: Sun Oct 18 22:12:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603019561194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603019561194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603019561194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603019561194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603019562256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603019562260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 22:12:42 2020 " "Processing started: Sun Oct 18 22:12:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603019562260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603019562260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off weatherstation -c weatherstation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off weatherstation -c weatherstation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603019562260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603019562495 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1603019562772 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603019562790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603019562994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 22:12:42 2020 " "Processing ended: Sun Oct 18 22:12:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603019562994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603019562994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603019562994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603019562994 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603019563701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603019564252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603019564256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 22:12:43 2020 " "Processing started: Sun Oct 18 22:12:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603019564256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603019564256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta weatherstation -c weatherstation " "Command: quartus_sta weatherstation -c weatherstation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603019564256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603019564381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603019564652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603019564652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019564683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019564683 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "weatherstation.sdc " "Synopsys Design Constraints File file not found: 'weatherstation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603019564821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019564821 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ms_clk:comb_3\|counter\[10\] ms_clk:comb_3\|counter\[10\] " "create_clock -period 1.000 -name ms_clk:comb_3\|counter\[10\] ms_clk:comb_3\|counter\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603019564822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603019564822 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:comb_8\|simple_DFF:comb_4\|out_1 display:comb_8\|simple_DFF:comb_4\|out_1 " "create_clock -period 1.000 -name display:comb_8\|simple_DFF:comb_4\|out_1 display:comb_8\|simple_DFF:comb_4\|out_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603019564822 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603019564822 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1603019564823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603019564824 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603019564824 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603019564837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603019564862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603019564862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.309 " "Worst-case setup slack is -4.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.309            -160.161 clk  " "   -4.309            -160.161 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.569             -83.665 ms_clk:comb_3\|counter\[10\]  " "   -3.569             -83.665 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 display:comb_8\|simple_DFF:comb_4\|out_1  " "   -0.027              -0.027 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019564867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 ms_clk:comb_3\|counter\[10\]  " "    0.433               0.000 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 display:comb_8\|simple_DFF:comb_4\|out_1  " "    0.453               0.000 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 clk  " "    0.491               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019564873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603019564880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603019564887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.941 clk  " "   -3.000             -66.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.071 ms_clk:comb_3\|counter\[10\]  " "   -1.487             -49.071 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 display:comb_8\|simple_DFF:comb_4\|out_1  " "   -1.487              -2.974 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019564895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019564895 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603019564977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603019564996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603019565176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603019565236 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603019565245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603019565245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.014 " "Worst-case setup slack is -4.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014            -147.719 clk  " "   -4.014            -147.719 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.233             -75.002 ms_clk:comb_3\|counter\[10\]  " "   -3.233             -75.002 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 display:comb_8\|simple_DFF:comb_4\|out_1  " "    0.069               0.000 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019565252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 ms_clk:comb_3\|counter\[10\]  " "    0.383               0.000 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 display:comb_8\|simple_DFF:comb_4\|out_1  " "    0.401               0.000 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk  " "    0.457               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019565259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603019565266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603019565271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.941 clk  " "   -3.000             -66.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -49.162 ms_clk:comb_3\|counter\[10\]  " "   -1.487             -49.162 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 display:comb_8\|simple_DFF:comb_4\|out_1  " "   -1.487              -2.974 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019565277 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603019565343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603019565436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603019565437 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603019565437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.303 " "Worst-case setup slack is -1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303             -41.680 clk  " "   -1.303             -41.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982             -17.317 ms_clk:comb_3\|counter\[10\]  " "   -0.982             -17.317 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 display:comb_8\|simple_DFF:comb_4\|out_1  " "    0.554               0.000 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019565443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 ms_clk:comb_3\|counter\[10\]  " "    0.178               0.000 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 display:comb_8\|simple_DFF:comb_4\|out_1  " "    0.186               0.000 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019565450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603019565458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603019565464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.062 clk  " "   -3.000             -48.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 ms_clk:comb_3\|counter\[10\]  " "   -1.000             -33.000 ms_clk:comb_3\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 display:comb_8\|simple_DFF:comb_4\|out_1  " "   -1.000              -2.000 display:comb_8\|simple_DFF:comb_4\|out_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603019565470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603019565470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603019565824 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603019565825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603019565908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 22:12:45 2020 " "Processing ended: Sun Oct 18 22:12:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603019565908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603019565908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603019565908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603019565908 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603019566547 ""}
