<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE GENESYSV1.00>

<Item Type="WorkspaceData">
<ClientWnd><T>Array_I64</T><D>1;4;;;YF;59</D></ClientWnd>
<IsOpen><T>Bool</T><D>1</D></IsOpen>
<Time>2017:334:16:43</Time>
<ToolbarSize><T>Int</T><D>25</D></ToolbarSize>
<Ver><T>Double</T><D>2011.1</D></Ver>
<Version>1.21</Version>
<Item XName="Designs" UserName="Designs" Type="Folder">
<IsOpen><T>Bool</T><D>1</D></IsOpen>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Equation1" UserName="Equation1" Type="Equation">
<AutoCalc><T>Bool</T><D>0</D></AutoCalc>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>using(&apos;LTE_A_UL_SISO_BER_Analysis_Data&apos;)&#x000D;&#x000A;i=1;&#x000D;&#x000A;BER_arr=[1;1;1;1;1;1;1];&#x000D;&#x000A;for SNR= -2:0.5:1&#x000D;&#x000A; runanalysis(&apos;LTE_A_UL_SISO_BER_Analysis&apos;)&#x000D;&#x000A; BER_arr(i) = LTE_A_UL_SISO_BER__L1_BER(1);&#x000D;&#x000A; i=i+1;&#x000D;&#x000A;end&#x000D;&#x000A;&#x000D;&#x000A;SNR_index = [-2;-1.5;-1;-0.5;0;0.5;1];&#x000D;&#x000A;setvariable(&apos;LTE_A_UL_SISO_BER_Analysis_Data&apos;,&apos;BER&apos;,BER_arr);&#x000D;&#x000A;setvariable(&apos;LTE_A_UL_SISO_BER_Analysis_Data&apos;,&apos;SNR_index&apos;,SNR_index);&#x000D;&#x000A;setindep(&apos;BER&apos;,&apos;SNR_index&apos;)&#x000D;&#x000A;%runanalysis(&apos;LTE_A_UL_SISO_SRC_Analysis&apos;)&#x000D;&#x000A;%runanalysis(&apos;LTE_A_UL_SISO_VSA_Analysis&apos;)&#x000D;&#x000A;</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="EquationDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;8224;uh14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;NiOnY5h6{24;dBNkRvY9d24</D></PVPort>
<Show><T>Bool</T><D>0</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Split><T>Double</T><D>0.25310173697270472</D></Split>
<Split2><T>Double</T><D>0.17647058823529413</D></Split2>
<Window><T>Array_I64</T><D>1;4;;Y4;49;29</D></Window>
<ZOrder><T>Int</T><D>5</D></ZOrder></Item></Item>
<Item XName="VarBlock" Type="VarBlock" /></Item>
<Item XName="Equation2" UserName="Equation2" Type="Equation">
<AutoCalc><T>Bool</T><D>0</D></AutoCalc>
<Selected><T>Bool</T><D>0</D></Selected>
<Text>runanalysis(&apos;LTE_A_UL_SISO_SRC_Analysis&apos;)&#x000D;&#x000A;runanalysis(&apos;LTE_A_UL_SISO_VSA_Analysis&apos;)&#x000D;&#x000A;</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="EquationDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;uz14;uY14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;exXk7wIrp24;B1j4qIu3P24</D></PVPort>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Split><T>Double</T><D>0.25310173697270472</D></Split>
<Split2><T>Double</T><D>0.125</D></Split2>
<Window><T>Array_I64</T><D>1;4;m7;26;YF;49</D></Window>
<ZOrder><T>Int</T><D>3</D></ZOrder></Item></Item>
<Item XName="VarBlock" Type="VarBlock" /></Item>
<Item XName="LTE_A_UL_SISO_BER" UserName="LTE_A_UL_SISO_BER" Type="Design">
<Intent><T>Int</T><D>1</D></Intent>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Connectivity" Type="DesignTopology">
<Item XName="N1" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect4</SchObject></Item></Item>
<Item XName="N10" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>RI_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>11</NetName></Item></Item></Item></Item>
<Item XName="N11" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>TBS</PinName>
<SchObject>Part18</SchObject>
<TermNum>12</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>25</NetName></Item></Item></Item></Item>
<Item XName="N12" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>CQI_Bits</PinName>
<SchObject>Part18</SchObject>
<TermNum>13</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>36</NetName></Item></Item></Item></Item>
<Item XName="N13" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUCCH_Sym</PinName>
<SchObject>Part18</SchObject>
<TermNum>9</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>15</NetName></Item></Item></Item></Item>
<Item XName="N14" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D1</PartID>
<PinName>numRows</PinName>
<SchObject>Part3</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>33</NetName></Item></Item></Item></Item>
<Item XName="N15" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D1</PartID>
<PinName>numColumns</PinName>
<SchObject>Part3</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>34</NetName></Item></Item></Item></Item>
<Item XName="N16" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>CQI_Bits</PinName>
<SchObject>Part4</SchObject>
<TermNum>12</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>35</NetName></Item></Item></Item></Item>
<Item XName="N17" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>HARQ_Bits</PinName>
<SchObject>Part4</SchObject>
<TermNum>11</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>1</NetName></Item></Item></Item></Item>
<Item XName="N18" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>SC_Status</PinName>
<SchObject>Part4</SchObject>
<TermNum>10</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>7</NetName></Item></Item></Item></Item>
<Item XName="N19" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>PUSCH_ChannelBits</PinName>
<SchObject>Part4</SchObject>
<TermNum>9</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>10</NetName></Item></Item></Item></Item>
<Item XName="N2" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect8</SchObject></Item></Item>
<Item XName="N20" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>PUSCH_ModSymbols</PinName>
<SchObject>Part4</SchObject>
<TermNum>8</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>6</NetName></Item></Item></Item></Item>
<Item XName="N21" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>Data_FD</PinName>
<SchObject>Part4</SchObject>
<TermNum>7</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>3</NetName></Item></Item></Item></Item>
<Item XName="N22" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>FRM_FD</PinName>
<SchObject>Part4</SchObject>
<TermNum>6</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>17</NetName></Item></Item></Item></Item>
<Item XName="N23" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect0</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>L1</PartID>
<PinName>ref</PinName>
<SchObject>Part0</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect0</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N24" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect8</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>L1</PartID>
<PinName>test</PinName>
<SchObject>Part0</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect8</MappedSchObject>
<NetName>RxBits</NetName></Item></Item></Item></Item>
<Item XName="N25" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect0</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B1</PartID>
<PinName>output</PinName>
<SchObject>Part1</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect0</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N26" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>20</ResolvedNetName>
<SchObject>Connect13</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>LO</PinName>
<SchObject>Part11</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect13</MappedSchObject>
<NetName>20</NetName></Item></Item></Item></Item>
<Item XName="N27" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>22</ResolvedNetName>
<SchObject>Connect20</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>input1</PinName>
<SchObject>Part11</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect20</MappedSchObject>
<NetName>22</NetName></Item></Item></Item></Item>
<Item XName="N28" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>30</ResolvedNetName>
<SchObject>Connect22</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>input2</PinName>
<SchObject>Part11</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect22</MappedSchObject>
<NetName>30</NetName></Item></Item></Item></Item>
<Item XName="N29" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>27</ResolvedNetName>
<SchObject>Connect9</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>M1</PartID>
<PinName>output</PinName>
<SchObject>Part11</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect9</MappedSchObject>
<NetName>27</NetName></Item></Item></Item></Item>
<Item XName="N3" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>M1</PartID>
<PinName>quad_output</PinName>
<SchObject>Part11</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>31</NetName></Item></Item></Item></Item>
<Item XName="N30" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect17</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>C2</PartID>
<PinName>input</PinName>
<SchObject>Part12</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect17</MappedSchObject>
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N31" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>22</ResolvedNetName>
<SchObject>Connect20</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>C2</PartID>
<PinName>real</PinName>
<SchObject>Part12</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect20</MappedSchObject>
<NetName>22</NetName></Item></Item></Item></Item>
<Item XName="N32" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>30</ResolvedNetName>
<SchObject>Connect22</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>C2</PartID>
<PinName>imag</PinName>
<SchObject>Part12</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect22</MappedSchObject>
<NetName>30</NetName></Item></Item></Item></Item>
<Item XName="N33" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>R2</PartID>
<PinName>output</PinName>
<SchObject>Part14</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part18</MappedSchObject>
<NetName>4</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>Frame</PinName>
<SchObject>Part18</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>4</NetName></Item></Item></Item></Item>
<Item XName="N34" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>R2</PartID>
<PinName>imag</PinName>
<SchObject>Part14</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part7</MappedSchObject>
<NetName>24</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D2</PartID>
<PinName>output2</PinName>
<SchObject>Part7</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>24</NetName></Item></Item></Item></Item>
<Item XName="N35" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>R2</PartID>
<PinName>real</PinName>
<SchObject>Part14</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part7</MappedSchObject>
<NetName>28</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D2</PartID>
<PinName>output1</PinName>
<SchObject>Part7</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>28</NetName></Item></Item></Item></Item>
<Item XName="N36" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>21</ResolvedNetName>
<SchObject>Connect3</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B7</PartID>
<PinName>output</PinName>
<SchObject>Part15</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect3</MappedSchObject>
<NetName>21</NetName></Item></Item></Item></Item>
<Item XName="N37" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>29</ResolvedNetName>
<SchObject>Connect2</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B8</PartID>
<PinName>output</PinName>
<SchObject>Part16</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect2</MappedSchObject>
<NetName>29</NetName></Item></Item></Item></Item>
<Item XName="N38" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>26</ResolvedNetName>
<SchObject>Connect1</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_ModSymbols</PinName>
<SchObject>Part18</SchObject>
<TermNum>7</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect1</MappedSchObject>
<NetName>26</NetName></Item></Item></Item></Item>
<Item XName="N39" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect4</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>UE_RawBits</PinName>
<SchObject>Part18</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect4</MappedSchObject>
<NetName>RxBits</NetName></Item></Item></Item></Item>
<Item XName="N4" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>HARQ_Bits</PinName>
<SchObject>Part18</SchObject>
<TermNum>11</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>8</NetName></Item></Item></Item></Item>
<Item XName="N40" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>18</ResolvedNetName>
<SchObject>Connect6</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B5</PartID>
<PinName>output</PinName>
<SchObject>Part2</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect6</MappedSchObject>
<NetName>18</NetName></Item></Item></Item></Item>
<Item XName="N41" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>26</ResolvedNetName>
<SchObject>Connect1</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>D1</PartID>
<PinName>input</PinName>
<SchObject>Part3</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect1</MappedSchObject>
<NetName>26</NetName></Item></Item></Item></Item>
<Item XName="N42" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D1</PartID>
<PinName>output</PinName>
<SchObject>Part3</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part9</MappedSchObject>
<NetName>32</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>S1</PartID>
<PinName>input</PinName>
<SchObject>Part9</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part3</MappedSchObject>
<NetName>32</NetName></Item></Item></Item></Item>
<Item XName="N43" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect17</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>Frame</PinName>
<SchObject>Part4</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect17</MappedSchObject>
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N44" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>29</ResolvedNetName>
<SchObject>Connect2</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>HARQACK_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect2</MappedSchObject>
<NetName>29</NetName></Item></Item></Item></Item>
<Item XName="N45" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>21</ResolvedNetName>
<SchObject>Connect3</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>CQI_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect3</MappedSchObject>
<NetName>21</NetName></Item></Item></Item></Item>
<Item XName="N46" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>23</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>RI_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>23</NetName></Item></Item></Item></Item>
<Item XName="N47" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>18</ResolvedNetName>
<SchObject>Connect6</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>DataIn</PinName>
<SchObject>Part4</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect6</MappedSchObject>
<NetName>18</NetName></Item></Item></Item></Item>
<Item XName="N48" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>20</ResolvedNetName>
<SchObject>Connect13</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>O1</PartID>
<PinName>output</PinName>
<SchObject>Part5</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect13</MappedSchObject>
<NetName>20</NetName></Item></Item></Item></Item>
<Item XName="N49" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>27</ResolvedNetName>
<SchObject>Connect9</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>A1</PartID>
<PinName>input</PinName>
<SchObject>Part6</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect9</MappedSchObject>
<NetName>27</NetName></Item></Item></Item></Item>
<Item XName="N5" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>FRM_FD</PinName>
<SchObject>Part18</SchObject>
<TermNum>10</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>16</NetName></Item></Item></Item></Item>
<Item XName="N50" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>A1</PartID>
<PinName>output</PinName>
<SchObject>Part6</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part7</MappedSchObject>
<NetName>13</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>D2</PartID>
<PinName>input</PinName>
<SchObject>Part7</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part6</MappedSchObject>
<NetName>13</NetName></Item></Item></Item></Item>
<Item XName="N51" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>23</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B3</PartID>
<PinName>output</PinName>
<SchObject>Part8</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>23</NetName></Item></Item></Item></Item>
<Item XName="N6" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_FD</PinName>
<SchObject>Part18</SchObject>
<TermNum>8</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>14</NetName></Item></Item></Item></Item>
<Item XName="N7" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_ChannelBits</PinName>
<SchObject>Part18</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>9</NetName></Item></Item></Item></Item>
<Item XName="N8" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>CQI_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>6</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>12</NetName></Item></Item></Item></Item>
<Item XName="N9" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>HARQACK_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>19</NetName></Item></Item></Item></Item></Item>
<Item XName="Equations" Type="Equation">
<Selected><T>Bool</T><D>0</D></Selected>
<Text>% FCarrier&#x000D;&#x000A;%clear SNR&#x0009;%clear is no longer recommended at the top of an equation&#x000D;&#x000A;FCarrier = 2e9;&#x000D;&#x000A;&#x000D;&#x000A;RxSubframeDelay = 0;&#x000D;&#x000A;&#x000D;&#x000A;&#x000D;&#x000A;% Rx algorithm (for EVA 5Hz)&#x000D;&#x000A;Tmax = 0.01e-6;&#x000D;&#x000A;Fmax = 0.01;&#x000D;&#x000A;TC_Iteration = 6;&#x000D;&#x000A;DemapperMaxLevel = 100.0;&#x000D;&#x000A;&#x000D;&#x000A;% Sampling Rate &#x000D;&#x000A;SamplingTable = [1.92 3.84 7.68 15.36 23.04 30.72];&#x000D;&#x000A;SamplingFreq = 1e6*SamplingTable(Bandwidth+1);&#x000D;&#x000A;SamplingRate = SamplingFreq*(2^OversamplingOption);&#x000D;&#x000A;SampsPerFrame = 10*0.001*SamplingRate;&#x000D;&#x000A;SampsPerSF = 0.001*SamplingRate;&#x000D;&#x000A;&#x000D;&#x000A;% calculate nosie density&#x000D;&#x000A;NumOfRB_BW = [6 15 25 50 75 100];&#x000D;&#x000A;NumOfRBs = NumOfRB_BW(Bandwidth+1);&#x000D;&#x000A;Bandwidth_Hz = 12 * 15000 * NumOfRBs;&#x000D;&#x000A;SignalPower = 0.01;&#x000D;&#x000A;SignalPower_dBm = 10 * log10(SignalPower*1000);&#x000D;&#x000A;NDensity_dBm = SignalPower_dBm - SNR - 10*log10(Bandwidth_Hz);&#x000D;&#x000A;NDensity = 10^(NDensity_dBm/10)/1000;</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Array_I64</T><D>1;0;</D></BPLines>
<BPStates><T>Array_I64</T><D>1;0;</D></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>110.66160125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="EquationDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show>
<Split><T>Double</T><D>0.36260623229461758</D></Split>
<Split2><T>Double</T><D>0.20100502512562815</D></Split2></Item></Item>
<Item XName="VarBlock" Type="VarBlock">
<Item XName="Bandwidth" Type="Variable">
<Data><T>Double</T><D>2</D></Data></Item>
<Item XName="Bandwidth_Hz" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>4500000</D></Data></Item>
<Item XName="DemapperMaxLevel" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>100</D></Data></Item>
<Item XName="FCarrier" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>2000000000</D></Data></Item>
<Item XName="Fmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0.01</D></Data></Item>
<Item XName="FrameMode" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="MappingType" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="NDensity" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1.7651738549428482e-09</D></Data></Item>
<Item XName="NDensity_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>-57.53212513775344</D></Data></Item>
<Item XName="NumFrames" Type="Variable">
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="NumOfRB_BW" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;O04;k04;v04;914;mI14;P14</D></Data></Item>
<Item XName="NumOfRBs" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>25</D></Data></Item>
<Item XName="OversamplingOption" Type="Variable">
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="Payload" Type="Variable">
<Data><T>Double</T><D>0.33333333333333331</D></Data></Item>
<Item XName="Payload_Config" Type="Variable">
<Data><T>Double</T><D>2</D></Data></Item>
<Item XName="RB_Alloc" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;2;1;;v04</D></Data></Item>
<Item XName="RxSubframeDelay" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="SamplingFreq" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>7680000</D></Data></Item>
<Item XName="SamplingRate" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>15360000</D></Data></Item>
<Item XName="SamplingTable" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;uwHXh75k{}3;uwHXh75kE04;uwHXh75kU04;uwHXh75kk04;ARzemrZ2t04;uwHXh75k{04</D></Data></Item>
<Item XName="SampsPerFrame" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>153600</D></Data></Item>
<Item XName="SampsPerSF" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>15360</D></Data></Item>
<Item XName="SignalPower" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0.01</D></Data></Item>
<Item XName="SignalPower_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>10</D></Data></Item>
<Item XName="SpecialSF_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="TC_Iteration" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>6</D></Data></Item>
<Item XName="TDD_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Tmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1e-08</D></Data></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="DesignDisp">
<CurTab>Schematic</CurTab>
<DVport><T>Array_Dbl64</T><D>1;4;;;mz14;uk14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;4RDmr0}lp24;Hu5XN4oVa24</D></PVPort>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;;X4;m7;39</D></Window>
<ZOrder><T>Int</T><D>4</D></ZOrder>
<Item XName="TabInfo" Type="SerItem">
<Item XName="Equations" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Parameters" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="PartList" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Schematic" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item></Item></Item></Item>
<Item XName="Parameters" Type="Parameters">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="ParmsDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;Wr0C;cPcPcPcvx0C;aj14;cPcPcPcBp14</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;10;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;Payload_Config;Payload;MappingType;RB_Alloc;NumFrames</D></ParamOrder>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_Bandwidth@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_FrameMode@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the modulation orders for UE 1 in each subframe, valid when UE1_Payload is not set to MCS index. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumFrames" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of frames for simulation</Description>
<Enum />
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>oversampling option</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>[1/3]</DataEntry>
<Description>the input payload for UE 1, the meaning of the input is defined in UE1_Config</Description>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>the configuration mode of input data for UE 1.</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_UE1_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>[0,25]</DataEntry>
<Description>the RB allocation for UE 1, in the formats of [start RB, number of RBs] or [SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_TDD_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="PartList" Type="PartList">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="A1" Type="Part">
<Category>Communications</Category>
<Description>Add Noise Density to Input</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>AddNDensity@Data Flow Models</Model>
<ModelID />
<Netlist>input,27?Connect9|output,13?Part7</Netlist>
<ParentPartName>AddNDensity@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>2</D></SimOverride>
<Symbol>SYM_AddNDensity</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>AddNDensity@Data Flow Models</ModelName>
<SymbolName>SYM_AddNDensity</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="NDensity" Type="PartParam">
<DataEntry>NDensity</DataEntry>
<Description>Noise power spectral density</Description>
<HideCondition>NDensityType ~= 0</HideCondition>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensityFreq" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification frequency values (Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityPower" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification power density values (dBm/Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise density type</Description>
<DocSymbol />
<Enum>AddNDensity__NDensityType@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="NDensity" Type="PartParam">
<DataEntry>NDensity</DataEntry>
<Description>Noise power spectral density</Description>
<HideCondition>NDensityType ~= 0</HideCondition>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensityFreq" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification frequency values (Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityPower" Type="PartParam">
<DataEntry />
<Description>Noise spectral density specification power density values (dBm/Hz)</Description>
<DocSymbol />
<HideCondition>NDensityType ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="NDensityType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise density type</Description>
<DocSymbol />
<Enum>AddNDensity__NDensityType@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item></Item></Item>
<Item XName="B1" Type="Part">
<Category>Sources</Category>
<Description>Patterned Data Source</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>DataPattern@Data Flow Models</Model>
<ModelID />
<Netlist>output,2?Connect0</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B3" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,23?Connect5</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B5" Type="Part">
<Category>Sources</Category>
<Description>Patterned Data Source</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>DataPattern@Data Flow Models</Model>
<ModelID />
<Netlist>output,18?Connect6</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>PRBS__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="LFSR_InitState" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Linear feedback shift register initial state</Description>
<DocSymbol>IS</DocSymbol>
<Range>[1:2&lt;sup&gt;L&lt;/sup&gt;-1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="LFSR_Length" Type="PartParam">
<DataEntry>12</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Linear feedback shift register length</Description>
<DocSymbol>L</DocSymbol>
<Range>[2:31]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>PRBS__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>PRBS__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B7" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,21?Connect3</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B8" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,29?Connect2</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="C2" Type="Part">
<Category>Math Scalar</Category>
<Description>Complex to Real and Imaginary Converter</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>CxToRect@Data Flow Models</Model>
<ModelID />
<Netlist>input,5?Connect17|real,22?Connect20|imag,30?Connect22</Netlist>
<ParentPartName>CxToRect@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_CxToRect</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>CxToRect@Data Flow Models</ModelName>
<SymbolName>SYM_CxToRect</SymbolName>
<Item XName="ParamSet" Type="ParamSet" /></Item></Item>
<Item XName="ParamSet" Type="ParamSet" /></Item>
<Item XName="D1" Type="Part">
<Category>Dynamic;Math Matrix;Type Converters</Category>
<Description>Unpack variable-size matrices into samples</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>DynamicUnpack_M@Data Flow Models</Model>
<Netlist>input,26?Connect1|output,32?Part9|numRows,33|numColumns,34</Netlist>
<ParentPartName>DynamicUnpack_M@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_DynamicUnpack_M</Symbol>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Format of data to be packed into matrix</Description>
<DocSymbol />
<Enum>DynamicUnpack_M__Format@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="D2" Type="Part">
<Category>Communications</Category>
<Description>Demodulator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Demodulator@Data Flow Models</Model>
<ModelID />
<Netlist>input,13?Part6|output1,28?Part14|output2,24?Part14</Netlist>
<ParentPartName>Demodulator@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Demodulator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Demodulator@Data Flow Models</ModelName>
<SymbolName>SYM_Demodulator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>1.0e-4</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Volts/Hz</Description>
<HideCondition>OutputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<DocSymbol>G</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<DocSymbol>R</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<DocSymbol>I&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<DocSymbol />
<Enum>Demodulator__MirrorSignal@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output type</Description>
<Enum>Demodulator__OutputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<DocSymbol>phi.gif</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>1.0/90.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in Volts/degree</Description>
<HideCondition>OutputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<DocSymbol>Q&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<DocSymbol />
<Enum>Demodulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>1.0e-4</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Volts/Hz</Description>
<HideCondition>OutputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<DocSymbol>G</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<DocSymbol>R</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<DocSymbol>I&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<DocSymbol />
<Enum>Demodulator__MirrorSignal@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output type</Description>
<Enum>Demodulator__OutputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<DocSymbol>phi.gif</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>1.0/90.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in Volts/degree</Description>
<HideCondition>OutputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<DocSymbol>Q&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<DocSymbol />
<Enum>Demodulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="L1" Type="Part">
<Category>Measurement</Category>
<Description>Bit Error Rate and Frame Error Rate estimation in LTE library</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_BER_FER@LTE Advanced Models</Model>
<ModelID />
<Netlist>ref,2?Connect0|test,RxBits?Connect8</Netlist>
<ParentPartName>LTE_A_BER_FER@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_LTE_A_BER_FER@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_BER_FER@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_BER_FER@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Bandwidth@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<DocSymbol />
<Range>[2,15]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CRC_Length" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Number of parity bits</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRC_Length@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CRS_NumAntPorts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of CRS antenna ports</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRS_NumAntPorts@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:167]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:2]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChBit_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the configuration mode of channel bit size.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ChBit_Config@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ControlSimulation" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Let sink control how long the simulation will run?</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ControlSimulation@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CyclicPrefix@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DMRS_NumAntPorts" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of DMRS antenna ports.</Description>
<DocSymbol />
<Range>[1:8]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DisplayPortRates" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether the port rates and other useful information are displayed in Simulation Log window</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__DisplayPortRates@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Enable64QAM@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EstRelVariance" Type="PartParam">
<DataEntry>0.0001</DataEntry>
<Description>BER estimation relative variance</Description>
<DocSymbol />
<Range>[0:1)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameDelay" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Delay frame numbers for ref input pin</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__FrameMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameStart" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Data collection start frame index</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameStop" Type="PartParam">
<DataEntry>NumFrames</DataEntry>
<Description>Data collection stop frame index when EstRelVariance is not met</Description>
<DocSymbol />
<Range>[FrameStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="LinkDir" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>link direction</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__LinkDir@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MIMO_Mode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>MIMO mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__MIMO_Mode@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the UE in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NIR" Type="PartParam">
<DataEntry>9600</DataEntry>
<Description>IR buffer size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[1, +inf]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumChBits" Type="PartParam">
<DataEntry>[5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640]</DataEntry>
<Description>the number of channel bits</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers for one codeword can be up to 2 for DL (for transmit diversity, it should be set to 1), and be up to 1 for UL.</Description>
<DocSymbol />
<Range>[1:4]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputBER" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>BER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputBER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputFER" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>FER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputFER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PDCCH_SymsPerSF" Type="PartParam">
<DataEntry>[2, 2, 2, 2, 2, 2, 2, 2, 2, 2]</DataEntry>
<Description>number of OFDM symbols of PDCCH for each subframe</Description>
<DocSymbol />
<Range>[0:3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUCCH_PUSCH@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUSCH_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload, the meaning of the input is defined in Payload_Config</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data for payload.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Payload_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Plot" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Plot data when set to &apos;Rectangular&apos; and Simulation Setup set to &apos;Open Data Display when simulation completes&apos;</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Plot@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for the UE, in the formats of [start RB, number of RBs] or [[SF0 start RB, SF0 number of RBs]; . . .; [SF9 start RB, SF9 number of RBs]]</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__RB_AllocType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<DocSymbol />
<Range>[0,12]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Idx" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Redundancy Version Index</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Sequence for HARQ closed-loop transmission</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SRS_Enable@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>SRS subframe configuration</Description>
<DocSymbol />
<Range>[0:14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SourceType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>The source is including channel coding or not</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SourceType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SpecialSF_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StatusUpdatePeriod" Type="PartParam">
<DataEntry>1000</DataEntry>
<Description>Status update period in number of bits</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__TDD_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_Category" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>defines UE capability, used to get the total number of soft channel bits for rate-matching in downlink.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_Category@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Transmission Mode of the UE</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:65535]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="q" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Code word number</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 1]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Bandwidth@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<DocSymbol />
<Range>[2,15]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CRC_Length" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Number of parity bits</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRC_Length@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CRS_NumAntPorts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of CRS antenna ports</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRS_NumAntPorts@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:167]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:2]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChBit_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the configuration mode of channel bit size.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ChBit_Config@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ControlSimulation" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Let sink control how long the simulation will run?</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ControlSimulation@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CyclicPrefix@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DMRS_NumAntPorts" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of DMRS antenna ports.</Description>
<DocSymbol />
<Range>[1:8]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DisplayPortRates" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether the port rates and other useful information are displayed in Simulation Log window</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__DisplayPortRates@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Enable64QAM@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EstRelVariance" Type="PartParam">
<DataEntry>0.0001</DataEntry>
<Description>BER estimation relative variance</Description>
<DocSymbol />
<Range>[0:1)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameDelay" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Delay frame numbers for ref input pin</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__FrameMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameStart" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Data collection start frame index</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameStop" Type="PartParam">
<DataEntry>NumFrames</DataEntry>
<Description>Data collection stop frame index when EstRelVariance is not met</Description>
<DocSymbol />
<Range>[FrameStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="LinkDir" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>link direction</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__LinkDir@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MIMO_Mode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>MIMO mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__MIMO_Mode@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the UE in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NIR" Type="PartParam">
<DataEntry>9600</DataEntry>
<Description>IR buffer size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[1, +inf]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumChBits" Type="PartParam">
<DataEntry>[5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640]</DataEntry>
<Description>the number of channel bits</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers for one codeword can be up to 2 for DL (for transmit diversity, it should be set to 1), and be up to 1 for UL.</Description>
<DocSymbol />
<Range>[1:4]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputBER" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>BER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputBER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputFER" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>FER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputFER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PDCCH_SymsPerSF" Type="PartParam">
<DataEntry>[2, 2, 2, 2, 2, 2, 2, 2, 2, 2]</DataEntry>
<Description>number of OFDM symbols of PDCCH for each subframe</Description>
<DocSymbol />
<Range>[0:3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUCCH_PUSCH@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUSCH_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload, the meaning of the input is defined in Payload_Config</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data for payload.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Payload_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Plot" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Plot data when set to &apos;Rectangular&apos; and Simulation Setup set to &apos;Open Data Display when simulation completes&apos;</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Plot@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for the UE, in the formats of [start RB, number of RBs] or [[SF0 start RB, SF0 number of RBs]; . . .; [SF9 start RB, SF9 number of RBs]]</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__RB_AllocType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<DocSymbol />
<Range>[0,12]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Idx" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Redundancy Version Index</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Sequence for HARQ closed-loop transmission</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SRS_Enable@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>SRS subframe configuration</Description>
<DocSymbol />
<Range>[0:14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SourceType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>The source is including channel coding or not</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SourceType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SpecialSF_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StatusUpdatePeriod" Type="PartParam">
<DataEntry>1000</DataEntry>
<Description>Status update period in number of bits</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__TDD_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_Category" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>defines UE capability, used to get the total number of soft channel bits for rate-matching in downlink.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_Category@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Transmission Mode of the UE</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:65535]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="q" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Code word number</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 1]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="LTE_A_UL_Rcv_1" Type="Part">
<Category>Receiver</Category>
<Description>Uplink Baseband Receiver</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_UL_Rcv@LTE Advanced Models</Model>
<ModelID />
<Netlist>Frame,4?Part14|UE_RawBits,RxBits?Connect4|PUSCH_ChannelBits,9|RI_Out,11|HARQACK_Out,19|CQI_Out,12|PUSCH_ModSymbols,26?Connect1|PUSCH_FD,14|PUCCH_Sym,15|FRM_FD,16|HARQ_Bits,8|TBS,25|CQI_Bits,36</Netlist>
<ParentPartName>LTE_A_UL_Rcv@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShareParamValues><T>Int</T><D>1</D></ShareParamValues>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Rcv@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;21861;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC</D></ParamOrder>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Receiver_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChEstimatorMode" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>mode of interpolation algorithm in channel estimator</Description>
<Enum>LTE_UL_Receiver_ChEstimatorMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Receiver_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Receiver_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Receiver_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DemapperMaxLevel" Type="PartParam">
<DataEntry>DemapperMaxLevel</DataEntry>
<Description>the maximum level for soft demapping output when DemapperType is Soft or CSI ((0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==DemapperType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DemapperType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>symbol demodulation type</Description>
<Enum>LTE_UL_Receiver_DemapperType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Receiver_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Fmax" Type="PartParam">
<DataEntry>Fmax</DataEntry>
<Description>the maximum doppler frequency. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Receiver_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Receiver_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Receiver_GroupHop_Enable@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Receiver_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Receiver_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IQ_Offset_Correct" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to correct IQ offset</Description>
<Enum>LTE_UL_Receiver_IQ_Offset_Correct@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of code words</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumRxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Rx antennas</Description>
<Enum>LTE_A_UL_Rcv_NumRxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Receiver_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Receiver_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Receiver_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Receiver_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<Enum />
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in Extended CP mode</Description>
<Enum>LTE_UL_Receiver_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Receiver_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Receiver_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Receiver_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PreDownsampling" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>pre-downsampling to 1X symbol rate</Description>
<Enum>LTE_UL_Receiver_PreDownsampling@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Receiver_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>number of RI infomation bits ([0,2])</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="ReceiverDelay" Type="PartParam">
<DataEntry>RxSubframeDelay</DataEntry>
<Description>receiver delay ( One frame delay is for non-HARQ; One subframe delay is for closed-loop HARQ.</Description>
<Enum>LTE_UL_DemuxFrame__ReceiverDelay@LTE 8.9 Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>SNR</DataEntry>
<Description>SNR in dB. (used by MMSE channel estimator in PUSCH) ((-inf:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Receiver_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Receiver_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Receiver_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowRxAlgorithmParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for LTE uplink receiver algorithm</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Receiver_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Sym_StartPos" Type="PartParam">
<DataEntry>[-10,-10]</DataEntry>
<Description>the start position of the negative offset value to the CP length(without oversampling) to get the OFDM symbol for FFT operation</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="TC_Iteration" Type="PartParam">
<DataEntry>TC_Iteration</DataEntry>
<Description>Turbo decoder iteration number ([1:20])</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Receiver_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Tmax" Type="PartParam">
<DataEntry>Tmax</DataEntry>
<Description>the maximum delay of multi-path channel. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;21861;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC</D></ParamOrder>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Receiver_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChEstimatorMode" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>mode of interpolation algorithm in channel estimator</Description>
<Enum>LTE_UL_Receiver_ChEstimatorMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Receiver_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Receiver_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Receiver_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DemapperMaxLevel" Type="PartParam">
<DataEntry>DemapperMaxLevel</DataEntry>
<Description>the maximum level for soft demapping output when DemapperType is Soft or CSI ((0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==DemapperType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DemapperType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>symbol demodulation type</Description>
<Enum>LTE_UL_Receiver_DemapperType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Receiver_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Fmax" Type="PartParam">
<DataEntry>Fmax</DataEntry>
<Description>the maximum doppler frequency. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Receiver_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Receiver_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Receiver_GroupHop_Enable@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Receiver_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Receiver_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IQ_Offset_Correct" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to correct IQ offset</Description>
<Enum>LTE_UL_Receiver_IQ_Offset_Correct@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of code words</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumRxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Rx antennas</Description>
<Enum>LTE_A_UL_Rcv_NumRxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Receiver_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Receiver_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Receiver_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Receiver_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<Enum />
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in Extended CP mode</Description>
<Enum>LTE_UL_Receiver_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Receiver_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Receiver_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Receiver_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PreDownsampling" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>pre-downsampling to 1X symbol rate</Description>
<Enum>LTE_UL_Receiver_PreDownsampling@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Receiver_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>number of RI infomation bits ([0,2])</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="ReceiverDelay" Type="PartParam">
<DataEntry>RxSubframeDelay</DataEntry>
<Description>receiver delay ( One frame delay is for non-HARQ; One subframe delay is for closed-loop HARQ.</Description>
<Enum>LTE_UL_DemuxFrame__ReceiverDelay@LTE 8.9 Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>SNR</DataEntry>
<Description>SNR in dB. (used by MMSE channel estimator in PUSCH) ((-inf:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Receiver_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Receiver_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Receiver_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowRxAlgorithmParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for LTE uplink receiver algorithm</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Receiver_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Sym_StartPos" Type="PartParam">
<DataEntry>[-10,-10]</DataEntry>
<Description>the start position of the negative offset value to the CP length(without oversampling) to get the OFDM symbol for FFT operation</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="TC_Iteration" Type="PartParam">
<DataEntry>TC_Iteration</DataEntry>
<Description>Turbo decoder iteration number ([1:20])</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Receiver_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Tmax" Type="PartParam">
<DataEntry>Tmax</DataEntry>
<Description>the maximum delay of multi-path channel. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="LTE_A_UL_Src_1" Type="Part">
<Category>Source</Category>
<Description>Uplink Source</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_UL_Src@LTE Advanced Models</Model>
<ModelID />
<Netlist>DataIn,18?Connect6|RI_In,23?Connect5|HARQACK_In,29?Connect2|CQI_In,21?Connect3|Frame,5?Connect17|FRM_FD,17|Data_FD,3|PUSCH_ModSymbols,6|PUSCH_ChannelBits,10|SC_Status,7|HARQ_Bits,1|CQI_Bits,35</Netlist>
<ParentPartName>LTE_A_UL_Src@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_LTE_A_UL_Src@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Src@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_UL_Src@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;1765;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;SetupFile</D></ParamOrder>
<Item XName="ACK_NACK_FeedbackMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>ACK/NACK feedback modes for TDD</Description>
<Enum>LTE_UL_Src_ACK_NACK_FeedbackMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Src_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CI_StartPos" Type="PartParam">
<DataEntry>-3</DataEntry>
<Description>the start position of cyclic interval(take the start position of CP as origin), indicates the number of samples(without oversampling) of ECP added before CP ([-96, 0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI synbols ([2,15]</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicInterval" Type="PartParam">
<DataEntry>6</DataEntry>
<Description>the overlapped cyclic interval between two adjacent SC-FDMA symbols in unit of chips (without oversampleing) ([0, 96])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Src_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Src_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Src_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Src_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_FilterType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter type</Description>
<Enum>LTE_UL_Src_FIR_FilterType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_Taps" Type="PartParam">
<DataEntry>19</DataEntry>
<Description>number of FIR filter taps ([1, 1000])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FIR_withInterp" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter with interpolation operation</Description>
<Enum>LTE_UL_Src_FIR_withInterp@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Src_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Src_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Src_GroupHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols ([0,14])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Src_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Src_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Nbundled" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>Nbundled for TDD ACK/NACK bundling ([1, 20])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of codewords</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Src_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Src_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Src_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in extended CP mode</Description>
<Enum>LTE_UL_Src_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Src_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Src_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Src_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Printf_RB_SF_Alloc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>print the RB_SF allocation to file</Description>
<Enum>LTE_UL_Src_Printf_RB_SF_Alloc@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Src_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols ([0,12])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RRC_Alpha" Type="PartParam">
<DataEntry>0.22</DataEntry>
<Description>roll-off factor for root raised-cosine filter ([0, 1.0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Src_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Src_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Src_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetupFile" Type="PartParam">
<DataEntry>C:/default.setx</DataEntry>
<Description>VSA 89600B setup file path</Description>
<Enum />
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSpectrumShapingParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for transmit spectrum shaping</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumShapingType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping type</Description>
<Enum>LTE_UL_Src_SpectrumShapingType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Src_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of time transition windowing between two consecutive symbols</Description>
<Enum>LTE_UL_Src_WindowType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;1765;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;SetupFile</D></ParamOrder>
<Item XName="ACK_NACK_FeedbackMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>ACK/NACK feedback modes for TDD</Description>
<Enum>LTE_UL_Src_ACK_NACK_FeedbackMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Src_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CI_StartPos" Type="PartParam">
<DataEntry>-3</DataEntry>
<Description>the start position of cyclic interval(take the start position of CP as origin), indicates the number of samples(without oversampling) of ECP added before CP ([-96, 0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI synbols ([2,15]</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicInterval" Type="PartParam">
<DataEntry>6</DataEntry>
<Description>the overlapped cyclic interval between two adjacent SC-FDMA symbols in unit of chips (without oversampleing) ([0, 96])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Src_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Src_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Src_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Src_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_FilterType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter type</Description>
<Enum>LTE_UL_Src_FIR_FilterType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_Taps" Type="PartParam">
<DataEntry>19</DataEntry>
<Description>number of FIR filter taps ([1, 1000])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FIR_withInterp" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter with interpolation operation</Description>
<Enum>LTE_UL_Src_FIR_withInterp@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Src_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Src_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Src_GroupHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols ([0,14])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Src_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Src_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Nbundled" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>Nbundled for TDD ACK/NACK bundling ([1, 20])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of codewords</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Src_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Src_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Src_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in extended CP mode</Description>
<Enum>LTE_UL_Src_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Src_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Src_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Src_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Printf_RB_SF_Alloc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>print the RB_SF allocation to file</Description>
<Enum>LTE_UL_Src_Printf_RB_SF_Alloc@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Src_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols ([0,12])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RRC_Alpha" Type="PartParam">
<DataEntry>0.22</DataEntry>
<Description>roll-off factor for root raised-cosine filter ([0, 1.0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Src_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Src_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Src_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetupFile" Type="PartParam">
<DataEntry>C:/default.setx</DataEntry>
<Description>VSA 89600B setup file path</Description>
<Enum />
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSpectrumShapingParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for transmit spectrum shaping</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumShapingType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping type</Description>
<Enum>LTE_UL_Src_SpectrumShapingType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Src_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of time transition windowing between two consecutive symbols</Description>
<Enum>LTE_UL_Src_WindowType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="M1" Type="Part">
<Category>Communications</Category>
<Description>Modulator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Modulator@Data Flow Models</Model>
<ModelID />
<Netlist>input1,22?Connect20|input2,30?Connect22|LO,20?Connect13|output,27?Connect9|quad_output,31</Netlist>
<ParentPartName>Modulator@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Modulator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Modulator@Data Flow Models</ModelName>
<SymbolName>SYM_Modulator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ConjugatedQuadrature" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Negate quadrature output</Description>
<Enum>Modulator__ConjugatedQuadrature@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency (used if optional LO input not used)</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>10000</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Hz/Volt</Description>
<HideCondition>InputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Input type</Description>
<Enum>Modulator__InputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<Enum>Modulator__MirrorSignal@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>90</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in degrees/Volt</Description>
<HideCondition>InputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<Enum>Modulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ConjugatedQuadrature" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Negate quadrature output</Description>
<Enum>Modulator__ConjugatedQuadrature@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency (used if optional LO input not used)</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>10000</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Hz/Volt</Description>
<HideCondition>InputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Input type</Description>
<Enum>Modulator__InputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<Enum>Modulator__MirrorSignal@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>90</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in degrees/Volt</Description>
<HideCondition>InputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<Enum>Modulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="O1" Type="Part">
<Category>Source:RF</Category>
<Description>Oscillator with Carrier Frequency</Description>
<Footprint />
<LayoutUse><T>Int</T><D>0</D></LayoutUse>
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Oscillator@Data Flow Models</Model>
<ModelID />
<Netlist>output,20?Connect13</Netlist>
<ParentPartName>Oscillator@Data Flow Parts</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Oscillator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Oscillator@Data Flow Models</ModelName>
<SymbolName>SYM_Oscillator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Frequency" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>RF tone frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial output time delay</Description>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensity" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise spectral density added</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PN_Type" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Phase noise model type with random or fixed offset freq spacing and amplitude</Description>
<Enum>Oscillator__PN_Type@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Phase" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Description>RF tone carrier phase</Description>
<HideCondition>RandomPhase == 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseNoiseData" Type="PartParam">
<DataEntry />
<Description>Phase noise specification - pairs of offset freq (Hz) and SSB phase noise level (dBc/Hz)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Power" Type="PartParam">
<DataEntry>SignalPower</DataEntry>
<Description>RF tone carrier power</Description>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RandomPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Set phase of RF tone to random value between -PI and +PI</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>SamplingRate</DataEntry>
<Description>Explicit sample rate</Description>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample rate option</Description>
<Enum>Const__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Frequency" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>RF tone frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial output time delay</Description>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensity" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise spectral density added</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PN_Type" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Phase noise model type with random or fixed offset freq spacing and amplitude</Description>
<Enum>Oscillator__PN_Type@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Phase" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Description>RF tone carrier phase</Description>
<HideCondition>RandomPhase == 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseNoiseData" Type="PartParam">
<DataEntry />
<Description>Phase noise specification - pairs of offset freq (Hz) and SSB phase noise level (dBc/Hz)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Power" Type="PartParam">
<DataEntry>SignalPower</DataEntry>
<Description>RF tone carrier power</Description>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RandomPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Set phase of RF tone to random value between -PI and +PI</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>SamplingRate</DataEntry>
<Description>Explicit sample rate</Description>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample rate option</Description>
<Enum>Const__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="PartListDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="R2" Type="Part">
<Category>Math Scalar</Category>
<Description>Real and Imaginary to Complex Converter</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RectToCx@Data Flow Models</Model>
<Netlist>real,28?Part7|imag,24?Part7|output,4?Part18</Netlist>
<ParentPartName>RectToCx@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_RectToCx</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>RectToCx@Data Flow Models</ModelName>
<SymbolName>SYM_RectToCx</SymbolName>
<Item XName="ParamSet" Type="ParamSet" /></Item></Item>
<Item XName="ParamSet" Type="ParamSet" /></Item>
<Item XName="S1" Type="Part">
<Category>Sinks</Category>
<Description>Data Sink</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Sink@Data Flow Models</Model>
<ModelID />
<Netlist>input,32?Part3</Netlist>
<ParentPartName>Sink@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Sink</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Sink@Data Flow Models</ModelName>
<SymbolName>SYM_Sink</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ClippingLevel" Type="PartParam">
<DataEntry>1.0</DataEntry>
<Description>Clipping voltage level</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || NormalizeWaveform == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range>(0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ContinuousMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Run simulation in continuous mode</Description>
<DocSymbol />
<Enum>Sink__ContinuousMode@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DataFileName" Type="PartParam">
<DataEntry>SinkData</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file name</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="DataFileType" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file format</Description>
<DocSymbol />
<Enum>Sink__DataFileType@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DisableDataCollect" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Disable the collection of data</Description>
<DocSymbol />
<Enum>Sink__DisableDataCollect@Data Flow Enums</Enum>
<HideCondition>ContinuousMode == 0</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EquationBP" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoints</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationBPStates" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoint States</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationText" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Equation Text to Parse, edited in the equation set</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="Graph" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Graph to display the data in (if empty no graph is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="NormalizeWaveform" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize input signal magnitude to [-1,1] range before writing to file</Description>
<DocSymbol />
<Enum>Sink__NormalizeWaveform@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Keep sink data in dataset when workspace is saved</Description>
<DocSymbol />
<Enum>Sink__Persistence@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleStart" Type="PartParam">
<DataEntry>36000</DataEntry>
<Description>Sample number to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleStop" Type="PartParam">
<DataEntry>40000 - 1</DataEntry>
<Description>Sample number to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[SampleStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SinkTarget" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Location where simulation data is written</Description>
<DocSymbol />
<Enum>Sink__SinkTarget@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SkipFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Do not write characterization frequency (for complex envelope data) to file</Description>
<DocSymbol />
<Enum>Sink__SkipFrequency@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType == 2 || DataFileType == 3 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StartStopOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sink collection mode</Description>
<DocSymbol />
<Enum>Sink__StartStopOption@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Table" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Table to display the data in (if empty no table is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>Start_Time</DataEntry>
<Description>Time to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>Stop_Time</DataEntry>
<Description>Time to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[TimeStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ToSingleFile" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Write data from all inputs to the same file</Description>
<DocSymbol />
<Enum>Sink__ToSingleFile@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowSize" Type="PartParam">
<DataEntry>500</DataEntry>
<Description>Number of samples to collect and display in dynamically updated graph</Description>
<DocSymbol />
<HideCondition>ContinuousMode == 0</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ClippingLevel" Type="PartParam">
<DataEntry>1.0</DataEntry>
<Description>Clipping voltage level</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || NormalizeWaveform == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range>(0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ContinuousMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Run simulation in continuous mode</Description>
<DocSymbol />
<Enum>Sink__ContinuousMode@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DataFileName" Type="PartParam">
<DataEntry>SinkData</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file name</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="DataFileType" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file format</Description>
<DocSymbol />
<Enum>Sink__DataFileType@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DisableDataCollect" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Disable the collection of data</Description>
<DocSymbol />
<Enum>Sink__DisableDataCollect@Data Flow Enums</Enum>
<HideCondition>ContinuousMode == 0</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EquationBP" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoints</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationBPStates" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoint States</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationText" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Equation Text to Parse, edited in the equation set</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="Graph" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Graph to display the data in (if empty no graph is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="NormalizeWaveform" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize input signal magnitude to [-1,1] range before writing to file</Description>
<DocSymbol />
<Enum>Sink__NormalizeWaveform@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Keep sink data in dataset when workspace is saved</Description>
<DocSymbol />
<Enum>Sink__Persistence@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleStart" Type="PartParam">
<DataEntry>36000</DataEntry>
<Description>Sample number to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleStop" Type="PartParam">
<DataEntry>40000 - 1</DataEntry>
<Description>Sample number to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[SampleStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SinkTarget" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Location where simulation data is written</Description>
<DocSymbol />
<Enum>Sink__SinkTarget@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SkipFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Do not write characterization frequency (for complex envelope data) to file</Description>
<DocSymbol />
<Enum>Sink__SkipFrequency@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType == 2 || DataFileType == 3 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StartStopOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sink collection mode</Description>
<DocSymbol />
<Enum>Sink__StartStopOption@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Table" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Table to display the data in (if empty no table is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>Start_Time</DataEntry>
<Description>Time to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>Stop_Time</DataEntry>
<Description>Time to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[TimeStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ToSingleFile" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Write data from all inputs to the same file</Description>
<DocSymbol />
<Enum>Sink__ToSingleFile@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowSize" Type="PartParam">
<DataEntry>500</DataEntry>
<Description>Number of samples to collect and display in dynamically updated graph</Description>
<DocSymbol />
<HideCondition>ContinuousMode == 0</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="Schematic" Type="CSchematic">
<SchVer><T>Int</T><D>1</D></SchVer>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPage><T>Int</T><D>1</D></ShowPage>
<Shown><T>Int</T><D>15354</D></Shown>
<SymRotate><T>Double</T><D>0</D></SymRotate>
<SymScale><T>Double</T><D>1</D></SymScale>
<Units><T>Int</T><D>6003</D></Units>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.909090909090907</D></Size></Item>
<Item XName="Height" Type="Param">
<DataEntry>12</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Annotate0" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>750.00000000000364</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>10000.000122070329</D></PosX>
<PosY><T>Double</T><D>9375.0000000000182</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>3750.0000000000291</D></Width>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.11111111111109</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BER/BLER&#x000D;&#x000A;</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate1" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>1500</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>6625.0001220703361</D></PosX>
<PosY><T>Double</T><D>125.00000000005093</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>10379.875</D></Width>
<ZOrder><T>Int</T><D>36</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>500</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>LTE_A_UL_SISO_BER</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate2" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>1500</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>2875.0001220703398</D></PosX>
<PosY><T>Double</T><D>1125.0000000000509</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>19375.000000000004</D></Width>
<ZOrder><T>Int</T><D>37</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>500</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>LTE Advanced: FDD Uplink SISO BER Measurements</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate3" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>625</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>1875.0000000000005</D></PosX>
<PosY><T>Double</T><D>4625</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>2125</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.11111111111109</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BB Tx</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate4" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>625</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>16373.001953124993</D></PosX>
<PosY><T>Double</T><D>4500</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>2125</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.11111111111109</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BB Rx</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="B0" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>2500</D></Height>
<PosX><T>Double</T><D>9999.9999999999964</D></PosX>
<PosY><T>Double</T><D>9250.0000000000018</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>4000</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="B1" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>5125</D></Height>
<PosX><T>Double</T><D>375</D></PosX>
<PosY><T>Double</T><D>4500</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>5499.9999999999991</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="B2" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>4999.9999999999991</D></Height>
<PosX><T>Double</T><D>16373.001953124993</D></PosX>
<PosY><T>Double</T><D>4375</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>2250</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="Connect0" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;WQ834;m}434;8j634;m}434;8j634;ek534</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect1" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;4jH34;mpy24;G4I34;mpy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect13" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W}VZ234;}Fuv24;W}VZ234;WTs24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect17" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;Y{q24;Jz24;mvu24;Jz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect2" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;GV24;Pv24;GV24;WNw24;4Ii24;WNw24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect20" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;8s034;Goz24;Gl}24;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect22" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W}7s034;mpy24;}Fl}24;mpy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect3" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;W00GV24;W0m}q24;WKi24;m}q24;4Ii24;Pv24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect4" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W0qiH34;8s034;W084I34;8s034</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">RxBits</NetLabel>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>0</D></eRight></Item>
<Item XName="Connect5" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;GV24;Goz24;GV24;Mx24;4Ii24;Mx24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect6" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;GV24;m5134;WKi24;m5134;4Ii24;WKy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect8" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;WQ834;WW434;eh734;WW434</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">RxBits</NetLabel>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>0</D></eRight></Item>
<Item XName="Connect9" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;1ek534;Goz24;uG434;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Display0" Type="SchematicDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;Cy14;Of14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;GV14;fZjYWuNAH2C;M{L34;bFU2iGiX134</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.909090909090907</D></Size></Item>
<Item XName="PageBox" Type="PageBox">
<Alpha><T>Int</T><D>32</D></Alpha>
<Color><T>Int</T><D>128</D></Color>
<Height><T>Double</T><D>11999</D></Height>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<Width><T>Double</T><D>22999</D></Width></Item>
<Item XName="Part0" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>L1</Designator>
<PosX><T>Double</T><D>12499.999999999995</D></PosX>
<PosY><T>Double</T><D>10750.000000000045</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_BER_FER@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>589.6669921875</D></PosX>
<PosY><T>Double</T><D>300.6376953125</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pL1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>L1 {LTE_A_BER_FER@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Enable256QAM=NO</Text></Item>
<Item XName="_pEstRelVariance" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>564.1</D></PosY>
<Text>EstRelVariance=0.0001</Text></Item>
<Item XName="_pFrameStart" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>FrameStart=1</Text></Item>
<Item XName="_pFrameStop" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>451.28</D></PosY>
<Text>FrameStop=1 [NumFrames]</Text></Item>
<Item XName="_pUE_TransMode" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>UE_TransMode=Mode 1</Text></Item></Item></Item>
<Item XName="Part1" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B1</Designator>
<PosX><T>Double</T><D>11625.001382623386</D></PosX>
<PosY><T>Double</T><D>11124.999800261547</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B1 {DataPattern@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pDataPattern" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>DataPattern=PN9</Text></Item></Item></Item>
<Item XName="Part11" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>M1</Designator>
<PosX><T>Double</T><D>8625.0001220703216</D></PosX>
<PosY><T>Double</T><D>7625.0000000000982</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Modulator</Symbol>
<ZOrder><T>Int</T><D>31</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>295</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pM1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>M1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFCarrier" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>FCarrier=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pInputType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>InputType=I/Q</Text></Item></Item></Item>
<Item XName="Part12" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>C2</Designator>
<PosX><T>Double</T><D>6375.0001220703325</D></PosX>
<PosY><T>Double</T><D>7500.0000000001201</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_CxToRect</Symbol>
<ZOrder><T>Int</T><D>32</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pC2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>C2</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part14" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>R2</Designator>
<PosX><T>Double</T><D>14625.002075195334</D></PosX>
<PosY><T>Double</T><D>7750.0000000000837</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_RectToCx</Symbol>
<ZOrder><T>Int</T><D>30</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>295</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pR2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>R2 {RectToCx@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part15" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B7</Designator>
<PosX><T>Double</T><D>2000.0002410868565</D></PosX>
<PosY><T>Double</T><D>5375.0003628225622</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB7" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B7 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part16" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B8</Designator>
<PosX><T>Double</T><D>2000.0000825792345</D></PosX>
<PosY><T>Double</T><D>6499.9998937893151</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596.0001220703125</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB8" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B8 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part18" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>LTE_A_UL_Rcv_1</Designator>
<PosX><T>Double</T><D>16375.002859996785</D></PosX>
<PosY><T>Double</T><D>7625.0001581631741</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>889.6865234375</D></PosX>
<PosY><T>Double</T><D>1170</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pLTE_A_UL_Rcv_1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>LTE_A_UL_Rcv_1 {LTE_A_UL_Rcv@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pAMC_Enable" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>AMC_Enable=NO</Text></Item>
<Item XName="_pActivateDMRSwithOOC" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>ActivateDMRSwithOOC=YES</Text></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>Enable256QAM=NO</Text></Item></Item></Item>
<Item XName="Part2" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B5</Designator>
<PosX><T>Double</T><D>2000.0001093672636</D></PosX>
<PosY><T>Double</T><D>8750.0003628225895</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596.0001220703125</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB5" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B5 {DataPattern@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pDataPattern" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>DataPattern=PN9</Text></Item></Item></Item>
<Item XName="Part3" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>D1</Designator>
<PosX><T>Double</T><D>18498.999999999993</D></PosX>
<PosY><T>Double</T><D>7375.0000000000009</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_DynamicUnpack_M</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>862.75</D></PosX>
<PosY><T>Double</T><D>310.625</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pD1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>D1 {DynamicUnpack_M@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFormat" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Format=ColumnMajor</Text></Item></Item></Item>
<Item XName="Part4" Type="SchPart">
<Designator>LTE_A_UL_Src_1</Designator>
<PosX><T>Double</T><D>3620.1251088314366</D></PosX>
<PosY><T>Double</T><D>7250.0000993405247</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_UL_Src@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>889.6875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pLTE_A_UL_Src_1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>LTE_A_UL_Src_1 {LTE_A_UL_Src@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pAMC_Enable" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>AMC_Enable=NO</Text></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>Enable256QAM=NO</Text></Item></Item></Item>
<Item XName="Part5" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>O1</Designator>
<PosX><T>Double</T><D>9500.0015869136787</D></PosX>
<PosY><T>Double</T><D>5750.000000000111</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Oscillator</Symbol>
<TextOrigin><T>Array_Dbl64</T><D>1;2;FoA2C;Gw14</D></TextOrigin>
<ZOrder><T>Int</T><D>27</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-857.1171875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pO1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>O1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFrequency" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Frequency=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pPower" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>Power=0.01 W [SignalPower]</Text></Item>
<Item XName="_pSampleRate" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>SampleRate=15.36e+6 Hz [SamplingRate]</Text></Item></Item></Item>
<Item XName="Part6" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>A1</Designator>
<PosX><T>Double</T><D>11124.002075195291</D></PosX>
<PosY><T>Double</T><D>7625.0000000001164</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_AddNDensity</Symbol>
<ZOrder><T>Int</T><D>34</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="Override" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>8388736</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Disabled: SHORT</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="__pA1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>A1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pNDensity" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11184810</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>NDensity=1.765e-9 W [NDensity]</Text></Item>
<Item XName="_pNDensityType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11184810</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>NDensityType=Constant noise density</Text></Item></Item></Item>
<Item XName="Part7" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>D2</Designator>
<PosX><T>Double</T><D>12875.002075195322</D></PosX>
<PosY><T>Double</T><D>7625.0000000000837</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Demodulator</Symbol>
<ZOrder><T>Int</T><D>28</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pD2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>D2</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFCarrier" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>FCarrier=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pOutputType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>OutputType=I/Q</Text></Item></Item></Item>
<Item XName="Part8" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B3</Designator>
<PosX><T>Double</T><D>2000.0000884989645</D></PosX>
<PosY><T>Double</T><D>7624.9997812859328</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596.0001220703125</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB3" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B3 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part9" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>S1</Designator>
<PosX><T>Double</T><D>20248</D></PosX>
<PosY><T>Double</T><D>7375</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Sink</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>596</D></PosX>
<PosY><T>Double</T><D>232.5</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pS1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>S1 {Sink@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pStartStopOption" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>StartStopOption=Samples</Text></Item></Item></Item></Item>
<Item XName="PartLength" Type="Param">
<DataEntry>1.0</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="SnapGrid" Type="Param">
<Data><T>Double</T><D>125</D></Data>
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="Width" Type="Param">
<DataEntry>23</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item></Item></Item>
<Item XName="LTE_A_UL_SISO_BER_Analysis" UserName="LTE_A_UL_SISO_BER_Analysis" Type="Data Flow Analysis">
<AutoRecalc><T>Bool</T><D>0</D></AutoRecalc>
<AutoSave><T>Int</T><D>0</D></AutoSave>
<CollectFixedPtData><T>Int</T><D>0</D></CollectFixedPtData>
<DataFlowInformation><T>Int</T><D>0</D></DataFlowInformation>
<DeadlockResolution><T>Int</T><D>0</D></DeadlockResolution>
<NeedRun><T>Bool</T><D>1</D></NeedRun>
<OutList><T>Array_BString</T><D>1;0;</D></OutList>
<RepeatableRandomSequences><T>Int</T><D>1</D></RepeatableRandomSequences>
<RunTimeTuning><T>Bool</T><D>0</D></RunTimeTuning>
<SchedulerType><T>Int</T><D>0</D></SchedulerType>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPtolemyErrors><T>Bool</T><D>1</D></ShowPtolemyErrors>
<Item XName="ConfigurationName" Type="Param">
<DataEntry />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="CustomSinks" Type="SerItem" />
<Item XName="Cycle_Accurate" Type="Param">
<Data><T>Int</T><D>1</D></Data></Item>
<Item XName="DCAnalysis" Type="Param">
<Data /></Item>
<Item XName="DataName" Type="Param">
<DataEntry>LTE_A_UL_SISO_BER_Analysis_Data</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="Data_Persistence" Type="Param">
<Data><T>Int</T><D>0</D></Data></Item>
<Item XName="DefaultNumericStart" Type="Param">
<DataEntry>0</DataEntry></Item>
<Item XName="DefaultNumericStop" Type="Param">
<DataEntry>100</DataEntry></Item>
<Item XName="DefaultSeed" Type="Param">
<Data>1234567</Data></Item>
<Item XName="DefaultTimeStart" Type="Param">
<DataEntry>0</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DefaultTimeStop" Type="Param">
<DataEntry>100</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DesignName" Type="Param">
<DataEntry>LTE_A_UL_SISO_BER</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="FreqRes" Type="Param">
<Data><T>Double</T><D>9.9999999999999995e-07</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Freq_Resolution" Type="Param">
<Data><T>Double</T><D>50</D></Data>
<Unit><T>Int</T><D>1001</D></Unit></Item>
<Item XName="HBAnalysis" Type="Param">
<Data /></Item>
<Item XName="NumSamples" Type="Param">
<Data><T>Int</T><D>1024</D></Data></Item>
<Item XName="Num_Samples" Type="Param">
<DataEntry>20000</DataEntry></Item>
<Item XName="ProfileTimesFile" Type="Param">
<Data /></Item>
<Item XName="SampleRate" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Sample_Rate" Type="Param">
<DataEntry>1</DataEntry>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="ScheduleLogFile" Type="Param">
<Data /></Item>
<Item XName="Start_Time" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Stop_Time" Type="Param">
<Data><T>Double</T><D>0.019999</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Temperature" UserName="RoomTemp" Help="8228" Type="Param">
<DataEntry>27.0</DataEntry>
<Unit><T>Int</T><D>12001</D></Unit></Item>
<Item XName="TimeSpacing" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStart" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStop" Type="Param">
<Data><T>Double</T><D>1</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Time_Spacing" Type="Param">
<Data><T>Double</T><D>9.9999999999999995e-07</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item></Item>
<Item XName="LTE_A_UL_SISO_BER_Analysis_Data" UserName="LTE_A_UL_SISO_BER_Analysis_Data" Type="DataSet">
<FullPath>Designs\LTE_A_UL_SISO_BER_Analysis_Data</FullPath>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Eqns" Type="Equation">
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock">
<Item XName="L1_BER" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_Dbl64</T><D>1;1;</D></Data>
<IndepValue>Designs\LTE_A_UL_SISO_BER_Analysis_Data\Eqns\VarBlock\L1_BER_Index</IndepValue></Item>
<Item XName="L1_BER_Index" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_I64</T><D>1;1;</D></Data></Item>
<Item XName="L1_FER" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_Dbl64</T><D>1;1;</D></Data>
<IndepValue>Designs\LTE_A_UL_SISO_BER_Analysis_Data\Eqns\VarBlock\L1_FER_Index</IndepValue></Item>
<Item XName="L1_FER_Index" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data><T>Array_I64</T><D>1;1;</D></Data></Item>
<Item XName="LogOutput" Type="Variable">
<ByAnalysis><T>Bool</T><D>1</D></ByAnalysis>
<Data>Data Flow Analysis : LTE_A_UL_SISO_BER_Analysis&#x000D;&#x000A;9/4/2013..10:46 AM&#x000D;&#x000A;LTE_A_UL_Src_RangeCheck &apos;LTE_A_UL_SISO_BER__LTE_A_UL_Src_1.RangeCheck&apos;: &#x000D;&#x000A;&#x000D;&#x000A;&#x000D;&#x000A;System Configurations:&#x000D;&#x000A;1. Frame structure is FDD.&#x000D;&#x000A;&#x000D;&#x000A;2. Channel bandwidth is 5 MHz; Total RB number is 25.&#x000D;&#x000A;&#x000D;&#x000A;3. Cell ID is 0.&#x000D;&#x000A;&#x000D;&#x000A;4. Normal cyclic prefix is employed in Uplink.&#x000D;&#x000A;Normal cyclic prefix is employed in Downlink.&#x000D;&#x000A;&#x000D;&#x000A;PUSCH and DMRS information&#x000D;&#x000A;5. RB allocation for PUSCH in each slot is &#x000D;&#x000A; Slot 0: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 1: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 2: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 3: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 4: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 5: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 6: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 7: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 8: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 9: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 10: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 11: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 12: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 13: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 14: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 15: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 16: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 17: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 18: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A; Slot 19: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 &#x000D;&#x000A;&#x000D;&#x000A;6. The sequence-group number u, base sequence number v and  cyclic shifts n_cs for PUSCH DMRS are&#x000D;&#x000A;slot             0       1       2       3       4       5       6       7       8       9     10     11     12     13     14     15     16     17     18     19&#x000D;&#x000A;u                 0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0&#x000D;&#x000A;v                 0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0&#x000D;&#x000A;n_cs    &#x000D;&#x000A;Layer 0:       4      10       2       0      10       2       9       8       0       2       2       2       2       2       4      10       8       2       2       2&#x000D;&#x000A;&#x000D;&#x000A;Channel Coding information&#x000D;&#x000A;7.HARQ closed-loop transmission is not enabled.&#x000D;&#x000A;&#x000D;&#x000A;8. Number of symbols (resource elements (REs)) available for PUSCH in each layer of the 10 subframes are:&#x000D;&#x000A;{3600, 3600, 3600, 3600, 3600, 3600, 3600, 3600, 3600, 3600}.&#x000D;&#x000A;&#x000D;&#x000A;9. The modulation types of the 10 subframes are:&#x000D;&#x000A;Codeword 0: QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK, QPSK.&#x000D;&#x000A;&#x000D;&#x000A;10. Number of Raw Bits (uncoded bits) for PUSCH of the 10 subframes are:&#x000D;&#x000A;Codeword 0: 2216, 2216, 2216, 2216, 2216, 2216, 2216, 2216, 2216, 2216.&#x000D;&#x000A;&#x000D;&#x000A;11. Number of Channel Bits for PUSCH of the 10 subframes are:&#x000D;&#x000A;Codeword 0: 7200, 7200, 7200, 7200, 7200, 7200, 7200, 7200, 7200, 7200.&#x000D;&#x000A;&#x000D;&#x000A;12. Channel coding rate for PUSCH of the 10 subframes are:&#x000D;&#x000A;Codeword 0: 0.3078, 0.3078, 0.3078, 0.3078, 0.3078, 0.3078, 0.3078, 0.3078, 0.3078, 0.3078.&#x000D;&#x000A;&#x000D;&#x000A;PUCCH information&#x000D;&#x000A;13. PUCCH is not transmitted.&#x000D;&#x000A;&#x000D;&#x000A;SRS information&#x000D;&#x000A;14. SRS is not transmitted.&#x000D;&#x000A;&#x000D;&#x000A;PRACH information&#x000D;&#x000A;15. PRACH is not transmitted.&#x000D;&#x000A;LTE_A_BER_FER &apos;LTE_A_UL_SISO_BER.L1&apos;: FrameStop reached without meeting the estimation relative variance specified. Total number of bits processed = 22160; estimation relative variance = 1.0e+001&#x000D;&#x000A;LTE_A_BER_FER &apos;LTE_A_UL_SISO_BER.L1&apos;: BER = 0.0&#x000D;&#x000A;LTE_A_BER_FER &apos;LTE_A_UL_SISO_BER.L1&apos;: FER = 0.0&#x000D;&#x000A;Execution time: 2.26222605 sec&#x000D;&#x000A;</Data></Item></Item></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>125</D></Size></Item></Item>
<Item XName="LTE_A_UL_SISO_SRC" UserName="LTE_A_UL_SISO_SRC" Type="Design">
<Intent><T>Int</T><D>1</D></Intent>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Connectivity" Type="DesignTopology">
<Item XName="N1" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>M1</PartID>
<PinName>quad_output</PinName>
<SchObject>Part11</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N10" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>9</ResolvedNetName>
<SchObject>Connect0</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>M1</PartID>
<PinName>output</PinName>
<SchObject>Part11</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect0</MappedSchObject>
<NetName>9</NetName></Item></Item></Item></Item>
<Item XName="N11" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect10</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>input2</PinName>
<SchObject>Part11</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect10</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N12" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>4</ResolvedNetName>
<SchObject>Connect13</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>LO</PinName>
<SchObject>Part11</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect13</MappedSchObject>
<NetName>4</NetName></Item></Item></Item></Item>
<Item XName="N13" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>11</ResolvedNetName>
<SchObject>Connect8</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>M1</PartID>
<PinName>input1</PinName>
<SchObject>Part11</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect8</MappedSchObject>
<NetName>11</NetName></Item></Item></Item></Item>
<Item XName="N14" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect10</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>C2</PartID>
<PinName>imag</PinName>
<SchObject>Part12</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect10</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N15" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>8</ResolvedNetName>
<SchObject>Connect4</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>C2</PartID>
<PinName>input</PinName>
<SchObject>Part12</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect4</MappedSchObject>
<NetName>8</NetName></Item></Item></Item></Item>
<Item XName="N16" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>11</ResolvedNetName>
<SchObject>Connect8</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>C2</PartID>
<PinName>real</PinName>
<SchObject>Part12</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect8</MappedSchObject>
<NetName>11</NetName></Item></Item></Item></Item>
<Item XName="N17" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>21</ResolvedNetName>
<SchObject>Connect3</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B7</PartID>
<PinName>output</PinName>
<SchObject>Part15</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect3</MappedSchObject>
<NetName>21</NetName></Item></Item></Item></Item>
<Item XName="N18" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>29</ResolvedNetName>
<SchObject>Connect2</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B8</PartID>
<PinName>output</PinName>
<SchObject>Part16</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect2</MappedSchObject>
<NetName>29</NetName></Item></Item></Item></Item>
<Item XName="N19" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>18</ResolvedNetName>
<SchObject>Connect6</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B5</PartID>
<PinName>output</PinName>
<SchObject>Part2</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect6</MappedSchObject>
<NetName>18</NetName></Item></Item></Item></Item>
<Item XName="N2" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>FRM_FD</PinName>
<SchObject>Part4</SchObject>
<TermNum>6</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>17</NetName></Item></Item></Item></Item>
<Item XName="N20" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>29</ResolvedNetName>
<SchObject>Connect2</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>HARQACK_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect2</MappedSchObject>
<NetName>29</NetName></Item></Item></Item></Item>
<Item XName="N21" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>21</ResolvedNetName>
<SchObject>Connect3</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>CQI_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect3</MappedSchObject>
<NetName>21</NetName></Item></Item></Item></Item>
<Item XName="N22" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>8</ResolvedNetName>
<SchObject>Connect4</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>Frame</PinName>
<SchObject>Part4</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect4</MappedSchObject>
<NetName>8</NetName></Item></Item></Item></Item>
<Item XName="N23" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>23</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>RI_In</PinName>
<SchObject>Part4</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>23</NetName></Item></Item></Item></Item>
<Item XName="N24" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>18</ResolvedNetName>
<SchObject>Connect6</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>DataIn</PinName>
<SchObject>Part4</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect6</MappedSchObject>
<NetName>18</NetName></Item></Item></Item></Item>
<Item XName="N25" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>4</ResolvedNetName>
<SchObject>Connect13</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>O1</PartID>
<PinName>output</PinName>
<SchObject>Part5</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect13</MappedSchObject>
<NetName>4</NetName></Item></Item></Item></Item>
<Item XName="N26" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>23</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B3</PartID>
<PinName>output</PinName>
<SchObject>Part8</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>23</NetName></Item></Item></Item></Item>
<Item XName="N3" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>Data_FD</PinName>
<SchObject>Part4</SchObject>
<TermNum>7</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>3</NetName></Item></Item></Item></Item>
<Item XName="N4" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>PUSCH_ModSymbols</PinName>
<SchObject>Part4</SchObject>
<TermNum>8</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>6</NetName></Item></Item></Item></Item>
<Item XName="N5" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>PUSCH_ChannelBits</PinName>
<SchObject>Part4</SchObject>
<TermNum>9</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>10</NetName></Item></Item></Item></Item>
<Item XName="N6" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>SC_Status</PinName>
<SchObject>Part4</SchObject>
<TermNum>10</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>7</NetName></Item></Item></Item></Item>
<Item XName="N7" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>HARQ_Bits</PinName>
<SchObject>Part4</SchObject>
<TermNum>11</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>1</NetName></Item></Item></Item></Item>
<Item XName="N8" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Src_1</PartID>
<PinName>CQI_Bits</PinName>
<SchObject>Part4</SchObject>
<TermNum>12</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>12</NetName></Item></Item></Item></Item>
<Item XName="N9" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>9</ResolvedNetName>
<SchObject>Connect0</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>S11</PartID>
<PinName>EnvelopIn</PinName>
<SchObject>Part0</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect0</MappedSchObject>
<NetName>9</NetName></Item></Item></Item></Item></Item>
<Item XName="Equations" Type="Equation">
<Selected><T>Bool</T><D>0</D></Selected>
<Text>% FCarrier&#x000D;&#x000A;FCarrier = 2e9;&#x000D;&#x000A;&#x000D;&#x000A;RxSubframeDelay = 0;&#x000D;&#x000A;&#x000D;&#x000A;&#x000D;&#x000A;% Rx algorithm (for EVA 5Hz)&#x000D;&#x000A;Tmax = 0.01e-6;&#x000D;&#x000A;Fmax = 0.01;&#x000D;&#x000A;TC_Iteration = 6;&#x000D;&#x000A;DemapperMaxLevel = 100.0;&#x000D;&#x000A;&#x000D;&#x000A;% Sampling Rate &#x000D;&#x000A;SamplingTable = [1.92 3.84 7.68 15.36 23.04 30.72];&#x000D;&#x000A;SamplingFreq = 1e6*SamplingTable(Bandwidth+1);&#x000D;&#x000A;SamplingRate = SamplingFreq*(2^OversamplingOption);&#x000D;&#x000A;SampsPerFrame = 10*0.001*SamplingRate;&#x000D;&#x000A;SampsPerSF = 0.001*SamplingRate;&#x000D;&#x000A;&#x000D;&#x000A;% calculate nosie density&#x000D;&#x000A;NumOfRB_BW = [6 15 25 50 75 100];&#x000D;&#x000A;NumOfRBs = NumOfRB_BW(Bandwidth+1);&#x000D;&#x000A;Bandwidth_Hz = 12 * 15000 * NumOfRBs;&#x000D;&#x000A;SignalPower = 0.01;&#x000D;&#x000A;SignalPower_dBm = 10 * log10(SignalPower*1000);&#x000D;&#x000A;NDensity_dBm = SignalPower_dBm - SNR - 10*log10(Bandwidth_Hz);&#x000D;&#x000A;NDensity = 10^(NDensity_dBm/10)/1000;&#x000D;&#x000A;&#x000D;&#x000A;StartTime=0;&#x000D;&#x000A;StopTime=10e-3*NumFrames-1/SamplingRate;</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Array_I64</T><D>1;0;</D></BPLines>
<BPStates><T>Array_I64</T><D>1;0;</D></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>110.66160125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="EquationDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show>
<Split><T>Double</T><D>0.26470588235294118</D></Split>
<Split2><T>Double</T><D>0.19480519480519481</D></Split2></Item></Item>
<Item XName="VarBlock" Type="VarBlock">
<Item XName="Bandwidth" Type="Variable">
<Data><T>Double</T><D>5</D></Data></Item>
<Item XName="Bandwidth_Hz" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>18000000</D></Data></Item>
<Item XName="DemapperMaxLevel" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>100</D></Data></Item>
<Item XName="FCarrier" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>2000000000</D></Data></Item>
<Item XName="Fmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0.01</D></Data></Item>
<Item XName="FrameMode" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="MappingType" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="NDensity" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1.3954924619497667e-11</D></Data></Item>
<Item XName="NDensity_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>-78.552725051033065</D></Data></Item>
<Item XName="NumFrames" Type="Variable">
<Data><T>Double</T><D>3</D></Data></Item>
<Item XName="NumOfRB_BW" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;O04;k04;v04;914;mI14;P14</D></Data></Item>
<Item XName="NumOfRBs" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>100</D></Data></Item>
<Item XName="OversamplingOption" Type="Variable">
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="Payload" Type="Variable">
<Data><T>Double</T><D>0.33333333333333331</D></Data></Item>
<Item XName="Payload_Config" Type="Variable">
<Data><T>Double</T><D>2</D></Data></Item>
<Item XName="RB_Alloc" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;2;1;;P14</D></Data></Item>
<Item XName="RxSubframeDelay" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="SNR" Type="Variable">
<Data><T>Double</T><D>16</D></Data></Item>
<Item XName="SamplingFreq" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>30720000</D></Data></Item>
<Item XName="SamplingRate" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>61440000</D></Data></Item>
<Item XName="SamplingTable" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;uwHXh75k{}3;uwHXh75kE04;uwHXh75kU04;uwHXh75kk04;ARzemrZ2t04;uwHXh75k{04</D></Data></Item>
<Item XName="SampsPerFrame" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>614400</D></Data></Item>
<Item XName="SampsPerSF" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>61440</D></Data></Item>
<Item XName="SignalPower" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0.01</D></Data></Item>
<Item XName="SignalPower_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>10</D></Data></Item>
<Item XName="SpecialSF_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="StartTime" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="StopTime" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0.029999983723958332</D></Data></Item>
<Item XName="TC_Iteration" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>6</D></Data></Item>
<Item XName="TDD_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Tmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1e-08</D></Data></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="DesignDisp">
<CurTab>Schematic</CurTab>
<DVport><T>Array_Dbl64</T><D>1;4;;;uz14;mY14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;exXk7wIrp24;248GWGvO24</D></PVPort>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;m7;13;YF;26</D></Window>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Item XName="TabInfo" Type="SerItem">
<Item XName="Equations" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Parameters" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="PartList" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Schematic" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item></Item></Item></Item>
<Item XName="Parameters" Type="Parameters">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="ParmsDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;Wr0C;cPcPcPcvx0C;aj14;cPcPcPcBp14</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;11;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;Payload_Config;Payload;MappingType;RB_Alloc;SNR;NumFrames</D></ParamOrder>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_Bandwidth@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_FrameMode@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>the modulation orders for UE 1 in each subframe, valid when UE1_Payload is not set to MCS index. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumFrames" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>number of frames for simulation</Description>
<Enum />
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>oversampling option</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>[1/3]</DataEntry>
<Description>the input payload for UE 1, the meaning of the input is defined in UE1_Config</Description>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>the configuration mode of input data for UE 1.</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_UE1_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>[0,100]</DataEntry>
<Description>the RB allocation for UE 1, in the formats of [start RB, number of RBs] or [SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<Data><T>Double</T><D>16</D></Data>
<Description>SNR in dB</Description>
<Tunable><T>Bool</T><D>1</D></Tunable>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_TDD_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="PartList" Type="PartList">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="B3" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,23?Connect5</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B5" Type="Part">
<Category>Sources</Category>
<Description>Patterned Data Source</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>DataPattern@Data Flow Models</Model>
<ModelID />
<Netlist>output,18?Connect6</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>PRBS__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="LFSR_InitState" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Linear feedback shift register initial state</Description>
<DocSymbol>IS</DocSymbol>
<Range>[1:2&lt;sup&gt;L&lt;/sup&gt;-1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="LFSR_Length" Type="PartParam">
<DataEntry>12</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Linear feedback shift register length</Description>
<DocSymbol>L</DocSymbol>
<Range>[2:31]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>PRBS__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>PRBS__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B7" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,21?Connect3</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="B8" Type="Part">
<Category>Sources</Category>
<Description>Random Bit Generator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RandomBits@Data Flow Models</Model>
<ModelID />
<Netlist>output,29?Connect2</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="C2" Type="Part">
<Category>Math Scalar</Category>
<Description>Complex to Real and Imaginary Converter</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>CxToRect@Data Flow Models</Model>
<ModelID />
<Netlist>input,8?Connect4|real,11?Connect8|imag,2?Connect10</Netlist>
<ParentPartName>CxToRect@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_CxToRect</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>CxToRect@Data Flow Models</ModelName>
<SymbolName>SYM_CxToRect</SymbolName>
<Item XName="ParamSet" Type="ParamSet" /></Item></Item>
<Item XName="ParamSet" Type="ParamSet" /></Item>
<Item XName="LTE_A_UL_Src_1" Type="Part">
<Category>Source</Category>
<Description>Uplink Source</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_UL_Src@LTE Advanced Models</Model>
<ModelID />
<Netlist>DataIn,18?Connect6|RI_In,23?Connect5|HARQACK_In,29?Connect2|CQI_In,21?Connect3|Frame,8?Connect4|FRM_FD,17|Data_FD,3|PUSCH_ModSymbols,6|PUSCH_ChannelBits,10|SC_Status,7|HARQ_Bits,1|CQI_Bits,12</Netlist>
<ParentPartName>LTE_A_UL_Src@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_LTE_A_UL_Src@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Src@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_UL_Src@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;1765;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;SetupFile</D></ParamOrder>
<Item XName="ACK_NACK_FeedbackMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>ACK/NACK feedback modes for TDD</Description>
<Enum>LTE_UL_Src_ACK_NACK_FeedbackMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Src_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CI_StartPos" Type="PartParam">
<DataEntry>-3</DataEntry>
<Description>the start position of cyclic interval(take the start position of CP as origin), indicates the number of samples(without oversampling) of ECP added before CP ([-96, 0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI synbols ([2,15]</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicInterval" Type="PartParam">
<DataEntry>6</DataEntry>
<Description>the overlapped cyclic interval between two adjacent SC-FDMA symbols in unit of chips (without oversampleing) ([0, 96])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Src_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Src_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Src_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Src_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_FilterType" Type="PartParam">
<Data><T>Int</T><D>1</D></Data>
<Description>spectrum-shaping FIR filter type</Description>
<Enum>LTE_UL_Src_FIR_FilterType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_Taps" Type="PartParam">
<DataEntry>95</DataEntry>
<Description>number of FIR filter taps ([1, 1000])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FIR_withInterp" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter with interpolation operation</Description>
<Enum>LTE_UL_Src_FIR_withInterp@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Src_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Src_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Src_GroupHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols ([0,14])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Src_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Src_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Nbundled" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>Nbundled for TDD ACK/NACK bundling ([1, 20])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of codewords</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Src_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Src_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Src_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in extended CP mode</Description>
<Enum>LTE_UL_Src_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Src_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Src_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Src_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Printf_RB_SF_Alloc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>print the RB_SF allocation to file</Description>
<Enum>LTE_UL_Src_Printf_RB_SF_Alloc@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Src_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols ([0,12])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RRC_Alpha" Type="PartParam">
<DataEntry>0.22</DataEntry>
<Description>roll-off factor for root raised-cosine filter ([0, 1.0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Src_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Src_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Src_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetupFile" Type="PartParam">
<DataEntry>C:/default.setx</DataEntry>
<Description>VSA 89600B setup file path</Description>
<Enum />
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSpectrumShapingParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for transmit spectrum shaping</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumShapingType" Type="PartParam">
<Data><T>Int</T><D>1</D></Data>
<Description>spectrum-shaping type</Description>
<Enum>LTE_UL_Src_SpectrumShapingType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Src_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of time transition windowing between two consecutive symbols</Description>
<Enum>LTE_UL_Src_WindowType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;1765;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;NumTxAnts;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;Printf_RB_SF_Alloc;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;NumOfLayers;NumOfCWs;CdBlk_Index;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ActivateDMRSwithOOC;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowSpectrumShapingParameters;SpectrumShapingType;WindowType;CyclicInterval;CI_StartPos;FIR_Taps;FIR_withInterp;FIR_FilterType;RRC_Alpha;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ACK_NACK_FeedbackMode;Nbundled;SetupFile</D></ParamOrder>
<Item XName="ACK_NACK_FeedbackMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>ACK/NACK feedback modes for TDD</Description>
<Enum>LTE_UL_Src_ACK_NACK_FeedbackMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Src_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CI_StartPos" Type="PartParam">
<DataEntry>-3</DataEntry>
<Description>the start position of cyclic interval(take the start position of CP as origin), indicates the number of samples(without oversampling) of ECP added before CP ([-96, 0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI synbols ([2,15]</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicInterval" Type="PartParam">
<DataEntry>6</DataEntry>
<Description>the overlapped cyclic interval between two adjacent SC-FDMA symbols in unit of chips (without oversampleing) ([0, 96])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Src_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Src_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Src_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Src_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_FilterType" Type="PartParam">
<Data><T>Int</T><D>1</D></Data>
<Description>spectrum-shaping FIR filter type</Description>
<Enum>LTE_UL_Src_FIR_FilterType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FIR_Taps" Type="PartParam">
<DataEntry>95</DataEntry>
<Description>number of FIR filter taps ([1, 1000])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FIR_withInterp" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>spectrum-shaping FIR filter with interpolation operation</Description>
<Enum>LTE_UL_Src_FIR_withInterp@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Src_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Src_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Src_GroupHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols ([0,14])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Src_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Src_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Nbundled" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>Nbundled for TDD ACK/NACK bundling ([1, 20])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of codewords</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Src_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Src_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Src_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in extended CP mode</Description>
<Enum>LTE_UL_Src_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Src_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Src_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 0==PUSCH_HoppingEnable || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Src_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Src_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Printf_RB_SF_Alloc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>print the RB_SF allocation to file</Description>
<Enum>LTE_UL_Src_Printf_RB_SF_Alloc@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Src_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols ([0,12])</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size ([0, inf))</Description>
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RRC_Alpha" Type="PartParam">
<DataEntry>0.22</DataEntry>
<Description>roll-off factor for root raised-cosine filter ([0, 1.0])</Description>
<HideCondition>0==ShowSpectrumShapingParameters || 0==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Src_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Src_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Src_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetupFile" Type="PartParam">
<DataEntry>C:/default.setx</DataEntry>
<Description>VSA 89600B setup file path</Description>
<Enum />
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSpectrumShapingParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for transmit spectrum shaping</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Src_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumShapingType" Type="PartParam">
<Data><T>Int</T><D>1</D></Data>
<Description>spectrum-shaping type</Description>
<Enum>LTE_UL_Src_SpectrumShapingType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Src_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of time transition windowing between two consecutive symbols</Description>
<Enum>LTE_UL_Src_WindowType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSpectrumShapingParameters || 1==SpectrumShapingType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="M1" Type="Part">
<Category>Communications</Category>
<Description>Modulator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Modulator@Data Flow Models</Model>
<ModelID />
<Netlist>input1,11?Connect8|input2,2?Connect10|LO,4?Connect13|output,9?Connect0|quad_output,5</Netlist>
<ParentPartName>Modulator@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Modulator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Modulator@Data Flow Models</ModelName>
<SymbolName>SYM_Modulator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ConjugatedQuadrature" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Negate quadrature output</Description>
<Enum>Modulator__ConjugatedQuadrature@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency (used if optional LO input not used)</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>10000</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Hz/Volt</Description>
<HideCondition>InputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Input type</Description>
<Enum>Modulator__InputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<Enum>Modulator__MirrorSignal@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>90</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in degrees/Volt</Description>
<HideCondition>InputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<Enum>Modulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ConjugatedQuadrature" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Negate quadrature output</Description>
<Enum>Modulator__ConjugatedQuadrature@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency (used if optional LO input not used)</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>10000</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Hz/Volt</Description>
<HideCondition>InputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Input type</Description>
<Enum>Modulator__InputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<Enum>Modulator__MirrorSignal@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>90</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in degrees/Volt</Description>
<HideCondition>InputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<Enum>Modulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="O1" Type="Part">
<Category>Source:RF</Category>
<Description>Oscillator with Carrier Frequency</Description>
<Footprint />
<LayoutUse><T>Int</T><D>0</D></LayoutUse>
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Oscillator@Data Flow Models</Model>
<ModelID />
<Netlist>output,4?Connect13</Netlist>
<ParentPartName>Oscillator@Data Flow Parts</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Oscillator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Oscillator@Data Flow Models</ModelName>
<SymbolName>SYM_Oscillator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Frequency" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>RF tone frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial output time delay</Description>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensity" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise spectral density added</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PN_Type" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Phase noise model type with random or fixed offset freq spacing and amplitude</Description>
<Enum>Oscillator__PN_Type@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Phase" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Description>RF tone carrier phase</Description>
<HideCondition>RandomPhase == 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseNoiseData" Type="PartParam">
<DataEntry />
<Description>Phase noise specification - pairs of offset freq (Hz) and SSB phase noise level (dBc/Hz)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Power" Type="PartParam">
<DataEntry>SignalPower</DataEntry>
<Description>RF tone carrier power</Description>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RandomPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Set phase of RF tone to random value between -PI and +PI</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>SamplingRate</DataEntry>
<Description>Explicit sample rate</Description>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample rate option</Description>
<Enum>Const__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Frequency" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>RF tone frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial output time delay</Description>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="NDensity" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Noise spectral density added</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PN_Type" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Phase noise model type with random or fixed offset freq spacing and amplitude</Description>
<Enum>Oscillator__PN_Type@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Phase" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Description>RF tone carrier phase</Description>
<HideCondition>RandomPhase == 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseNoiseData" Type="PartParam">
<DataEntry />
<Description>Phase noise specification - pairs of offset freq (Hz) and SSB phase noise level (dBc/Hz)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Power" Type="PartParam">
<DataEntry>SignalPower</DataEntry>
<Description>RF tone carrier power</Description>
<Unit><T>Int</T><D>11001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RandomPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Set phase of RF tone to random value between -PI and +PI</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Reference resistance</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>SamplingRate</DataEntry>
<Description>Explicit sample rate</Description>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample rate option</Description>
<Enum>Const__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<Enum>AtoD__EnableJitter@Data Flow Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="PartListDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="S11" Type="Part">
<Category>Instrumentation</Category>
<Description>Signal Downloader for Keysight ESG E4438C and MXG N5182A RF Signal Synthesizers.</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>SignalDownloader_E4438C@Instruments Subnetwork Models</Model>
<ModelID />
<Netlist>EnvelopIn,9?Connect0</Netlist>
<ParentPartName>SignalDownloader_E4438C@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol>SYM_SignalDownloader_E4438C@Data Flow Symbols</ShortSymbol>
<Symbol>SYM_SignalDownloader_E4438C@Data Flow Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>SignalDownloader_E4438C@Instruments Subnetwork Models</ModelName>
<SymbolName>SYM_SignalDownloader_E4438C@Data Flow Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;600;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs</D></ParamOrder>
<Item XName="ARBRefFreq" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>ARB reference frequency (Active only when chosen EXTERNAL ARB reference)</Description>
<HideCondition>(~ShowAdvancedParams) || (~ARBRefSrc)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1003</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ARBRefSrc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Source for ARB reference frequency, either provided internally by the instrument (INTERNAL) or provided by an external instrument (EXTERNAL).</Description>
<Enum>ESGFreqeuencyRef@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ArbOn" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Turn ON/OFF ARB and mpdulation.</Description>
<Enum>OFF_ON@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="AutoScale" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize waveform into [-1, 1] Volt range before downloading.  YES: auto scale;  NO: no auto scale.</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ConfigMIMO" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Establish the Master-Slaves relationship among multiple E4438C or MXG signal generators</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EventMarkers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Enable event marker pulse outputs:  no output; Event1 output only; Event2 output only; or both Event1 and Event2 outputs</Description>
<Enum>ESGEventMarker@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FileName" Type="PartParam">
<DataEntry>lte_ul_1.bin</DataEntry>
<Description>File name for the downloaded binary waveform</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="HWAvailable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>YES: HW available.  NO: HW not exist, communication to HW supressed.</Description>
<Enum>NO_YES@Eagleware</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IOBoardID" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>For GPIB IO type only.  Identify the IO board index.  Typically 0 from default PC IO setup.</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="IOType" Type="PartParam">
<DataEntry>LAN</DataEntry>
<Description>Instrument Communication type: &apos;LAN&apos;, &apos;TCPIP&apos;, or &apos;GPIB&apos;</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="IQModFilter" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Filter applied to played out IQ (ARB) waves: THROUGH (no filter applied); 2.1MHz Low Lass Filter; 40MHz Low pass Filter</Description>
<Enum>ESGFilters@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InstructionTimeout" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Instrument instruction timeout limit</Description>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MarkerLength" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Duration of event marker pulse measured in number of waveform samples</Description>
<HideCondition>~EventMarkers</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="MarkerStart" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample index to start event marker pulse (Note that sample index starts at 1)</Description>
<HideCondition>~EventMarkers</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="MasterIP" Type="PartParam">
<DataEntry>11.22.33.44</DataEntry>
<Description>Master MXG IP Address</Description>
<Enum />
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO || UseE4438Cs || MasterSrc)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="MasterSrc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Mark this signal source as the master that will generate the synchronization trigger from EVENT1 (MXG) or  EVENT2 (E4438C)</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PrimAddress" Type="PartParam">
<DataEntry>192.168.1.11</DataEntry>
<Description>Primary address: IP address (LAN) or instrument GPIB address (GPIB)</Description>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="RFPower" Type="PartParam">
<DataEntry>-5</DataEntry>
<Description>RF output power level in dBm</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11002</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RFPowerOn" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Turn ON/OFF RF output.</Description>
<Enum>OFF_ON@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Reset" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Reset the instrument before everything else</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SCPICommands" Type="PartParam">
<DataEntry>:POW:ALC OFF;</DataEntry>
<Description>Additonal SCPI commands before turning ARB and RF output ON or OFF</Description>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="SecAddress" Type="PartParam">
<DataEntry>5025</DataEntry>
<Description>Secondary address: Port number (LAN) or secondary address (GPIB)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>To display parameters for advanced instrument setups</Description>
<Enum>NO_YES@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SlaveIPs" Type="PartParam">
<DataEntry>111.222.333.444</DataEntry>
<Description>All slave MXG IP&apos;s seperated by semicolon &quot; ;&quot;,</Description>
<Enum />
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO || UseE4438Cs)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="SlavePosition" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Current Slave&apos;s position (Range: 1 to 15)</Description>
<Enum />
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO ||  UseE4438Cs || MasterSrc )</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>3</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>StartTime</DataEntry>
<Description>Time to start waveform recording</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>StopTime</DataEntry>
<Description>Time to stop waveform recording</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="UseE4438Cs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>YES = E4438C&apos;s are used; NO = MXG&apos;s are used</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;600;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;NumMXGSlaves;SlavePosition;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs;HWAvailable;IOType;IOBoardID;PrimAddress;SecAddress;TimeStart;TimeStop;FileName;RFPower;ArbOn;RFPowerOn;EventMarkers;MarkerStart;MarkerLength;ShowAdvancedParams;Reset;IQModFilter;SCPICommands;AutoScale;InstructionTimeout;ARBRefSrc;ARBRefFreq;ConfigMIMO;MasterSrc;UseE4438Cs;SlavePosition;MasterIP;SlaveIPs</D></ParamOrder>
<Item XName="ARBRefFreq" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>ARB reference frequency (Active only when chosen EXTERNAL ARB reference)</Description>
<HideCondition>(~ShowAdvancedParams) || (~ARBRefSrc)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1003</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ARBRefSrc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Source for ARB reference frequency, either provided internally by the instrument (INTERNAL) or provided by an external instrument (EXTERNAL).</Description>
<Enum>ESGFreqeuencyRef@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ArbOn" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Turn ON/OFF ARB and mpdulation.</Description>
<Enum>OFF_ON@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="AutoScale" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize waveform into [-1, 1] Volt range before downloading.  YES: auto scale;  NO: no auto scale.</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ConfigMIMO" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Establish the Master-Slaves relationship among multiple E4438C or MXG signal generators</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EventMarkers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Enable event marker pulse outputs:  no output; Event1 output only; Event2 output only; or both Event1 and Event2 outputs</Description>
<Enum>ESGEventMarker@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FileName" Type="PartParam">
<DataEntry>lte_ul_1.bin</DataEntry>
<Description>File name for the downloaded binary waveform</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="HWAvailable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>YES: HW available.  NO: HW not exist, communication to HW supressed.</Description>
<Enum>NO_YES@Eagleware</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IOBoardID" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>For GPIB IO type only.  Identify the IO board index.  Typically 0 from default PC IO setup.</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="IOType" Type="PartParam">
<DataEntry>LAN</DataEntry>
<Description>Instrument Communication type: &apos;LAN&apos;, &apos;TCPIP&apos;, or &apos;GPIB&apos;</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="IQModFilter" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Filter applied to played out IQ (ARB) waves: THROUGH (no filter applied); 2.1MHz Low Lass Filter; 40MHz Low pass Filter</Description>
<Enum>ESGFilters@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InstructionTimeout" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Instrument instruction timeout limit</Description>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MarkerLength" Type="PartParam">
<DataEntry>10</DataEntry>
<Description>Duration of event marker pulse measured in number of waveform samples</Description>
<HideCondition>~EventMarkers</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="MarkerStart" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sample index to start event marker pulse (Note that sample index starts at 1)</Description>
<HideCondition>~EventMarkers</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="MasterIP" Type="PartParam">
<DataEntry>11.22.33.44</DataEntry>
<Description>Master MXG IP Address</Description>
<Enum />
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO || UseE4438Cs || MasterSrc)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="MasterSrc" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Mark this signal source as the master that will generate the synchronization trigger from EVENT1 (MXG) or  EVENT2 (E4438C)</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PrimAddress" Type="PartParam">
<DataEntry>192.168.1.11</DataEntry>
<Description>Primary address: IP address (LAN) or instrument GPIB address (GPIB)</Description>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="RFPower" Type="PartParam">
<DataEntry>-5</DataEntry>
<Description>RF output power level in dBm</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>11002</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RFPowerOn" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Turn ON/OFF RF output.</Description>
<Enum>OFF_ON@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Reset" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Reset the instrument before everything else</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SCPICommands" Type="PartParam">
<DataEntry>:POW:ALC OFF;</DataEntry>
<Description>Additonal SCPI commands before turning ARB and RF output ON or OFF</Description>
<HideCondition>~ShowAdvancedParams</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="SecAddress" Type="PartParam">
<DataEntry>5025</DataEntry>
<Description>Secondary address: Port number (LAN) or secondary address (GPIB)</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>To display parameters for advanced instrument setups</Description>
<Enum>NO_YES@Eagleware</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SlaveIPs" Type="PartParam">
<DataEntry>111.222.333.444</DataEntry>
<Description>All slave MXG IP&apos;s seperated by semicolon &quot; ;&quot;,</Description>
<Enum />
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO || UseE4438Cs)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="SlavePosition" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Current Slave&apos;s position (Range: 1 to 15)</Description>
<Enum />
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO ||  UseE4438Cs || MasterSrc )</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>3</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>StartTime</DataEntry>
<Description>Time to start waveform recording</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>StopTime</DataEntry>
<Description>Time to stop waveform recording</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="UseE4438Cs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>YES = E4438C&apos;s are used; NO = MXG&apos;s are used</Description>
<Enum>NO_YES@Eagleware</Enum>
<HideCondition>(~ShowAdvancedParams || ~ConfigMIMO)</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="Schematic" Type="CSchematic">
<SchVer><T>Int</T><D>1</D></SchVer>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPage><T>Int</T><D>1</D></ShowPage>
<Shown><T>Int</T><D>15354</D></Shown>
<SymRotate><T>Double</T><D>0</D></SymRotate>
<SymScale><T>Double</T><D>1</D></SymScale>
<Units><T>Int</T><D>6003</D></Units>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.909090909090907</D></Size></Item>
<Item XName="Height" Type="Param">
<DataEntry>12</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Annotate1" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>1500</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>2250</D></PosX>
<PosY><T>Double</T><D>2875.0000000000005</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>10379.875</D></Width>
<ZOrder><T>Int</T><D>36</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>500</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>LTE_A_UL_SISO_SRC&#x000D;&#x000A;</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate3" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>625</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>4500.0000000000073</D></PosX>
<PosY><T>Double</T><D>5000</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>2125</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.11111111111109</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BB Tx</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="B1" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>5125</D></Height>
<PosX><T>Double</T><D>3000.0000000000068</D></PosX>
<PosY><T>Double</T><D>4875</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>5499.9999999999991</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="Connect0" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;uG434;Goz24;G{534;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect10" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W}7s034;mpy24;}Fl}24;mpy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect13" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W}VZ234;}Fuv24;W}VZ234;WTs24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect2" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;GV24;Pv24;GV24;WNw24;4Ii24;WNw24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect3" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;W00GV24;W0m}q24;WKi24;m}q24;4Ii24;Pv24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect4" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;Y{q24;Jz24;mvu24;Jz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect5" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;GV24;Goz24;GV24;Mx24;4Ii24;Mx24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect6" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;GV24;m5134;WKi24;m5134;4Ii24;WKy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect8" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;8s034;Goz24;Gl}24;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>2625.0000000000068</D></PosX>
<PosY><T>Double</T><D>375.00000000000091</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Display0" Type="SchematicDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;Ky14;WQ14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;kKtMmeTB24;Vi24;aMHIVBorG34;k}OHx7uCz24</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.909090909090907</D></Size></Item>
<Item XName="PageBox" Type="PageBox">
<Alpha><T>Int</T><D>32</D></Alpha>
<Color><T>Int</T><D>128</D></Color>
<Height><T>Double</T><D>11999</D></Height>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<Width><T>Double</T><D>22999</D></Width></Item>
<Item XName="Part0" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>S11</Designator>
<PosX><T>Double</T><D>13874.000000000016</D></PosX>
<PosY><T>Double</T><D>8000.0000000000018</D></PosY>
<Selected><T>Bool</T><D>1</D></Selected>
<Symbol>SYM_SignalDownloader_E4438C@Data Flow Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>596</D></PosX>
<PosY><T>Double</T><D>232.5</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pS11" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>S11 {SignalDownloader_E4438C@Instruments Subnetwork Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pAutoScale" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>AutoScale=YES</Text></Item>
<Item XName="_pHWAvailable" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>HWAvailable=YES</Text></Item>
<Item XName="_pPrimAddress" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>PrimAddress=192.168.1.11</Text></Item></Item></Item>
<Item XName="Part11" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>M1</Designator>
<PosX><T>Double</T><D>11250.000122070329</D></PosX>
<PosY><T>Double</T><D>8000.0000000000982</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Modulator</Symbol>
<ZOrder><T>Int</T><D>31</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>295</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pM1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>M1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFCarrier" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>FCarrier=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pInputType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>InputType=I/Q</Text></Item></Item></Item>
<Item XName="Part12" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>C2</Designator>
<PosX><T>Double</T><D>9000.0001220703398</D></PosX>
<PosY><T>Double</T><D>7875.0000000001201</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_CxToRect</Symbol>
<ZOrder><T>Int</T><D>32</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pC2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>C2</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part15" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B7</Designator>
<PosX><T>Double</T><D>4625.0002410868638</D></PosX>
<PosY><T>Double</T><D>5750.0003628225641</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB7" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B7 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part16" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B8</Designator>
<PosX><T>Double</T><D>4625.0000825792413</D></PosX>
<PosY><T>Double</T><D>6874.999893789316</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB8" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B8 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part2" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B5</Designator>
<PosX><T>Double</T><D>4625.0001093672709</D></PosX>
<PosY><T>Double</T><D>9125.0003628225895</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB5" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B5 {DataPattern@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pDataPattern" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>DataPattern=PN9</Text></Item></Item></Item>
<Item XName="Part4" Type="SchPart">
<Designator>LTE_A_UL_Src_1</Designator>
<PosX><T>Double</T><D>6245.1251088314439</D></PosX>
<PosY><T>Double</T><D>7625.0000993405265</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_UL_Src@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>889.6875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pLTE_A_UL_Src_1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>LTE_A_UL_Src_1 {LTE_A_UL_Src@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pAMC_Enable" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>AMC_Enable=NO</Text></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>Enable256QAM=NO</Text></Item></Item></Item>
<Item XName="Part5" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>O1</Designator>
<PosX><T>Double</T><D>12125.001586913686</D></PosX>
<PosY><T>Double</T><D>6125.0000000001128</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Oscillator</Symbol>
<TextOrigin><T>Array_Dbl64</T><D>1;2;FoA2C;Gw14</D></TextOrigin>
<ZOrder><T>Int</T><D>27</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-857.1171875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pO1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>O1</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFrequency" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Frequency=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pPower" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>Power=0.01 W [SignalPower]</Text></Item>
<Item XName="_pSampleRate" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>SampleRate=61.44e+6 Hz [SamplingRate]</Text></Item></Item></Item>
<Item XName="Part8" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B3</Designator>
<PosX><T>Double</T><D>4625.0000884989713</D></PosX>
<PosY><T>Double</T><D>7999.9997812859328</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB3" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B3 {RandomBits@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item></Item>
<Item XName="PartLength" Type="Param">
<DataEntry>1.0</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="SnapGrid" Type="Param">
<Data><T>Double</T><D>125</D></Data>
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="Width" Type="Param">
<DataEntry>23</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item></Item></Item>
<Item XName="LTE_A_UL_SISO_SRC_Analysis" UserName="LTE_A_UL_SISO_SRC_Analysis" Type="Data Flow Analysis">
<AutoRecalc><T>Bool</T><D>0</D></AutoRecalc>
<AutoSave><T>Int</T><D>0</D></AutoSave>
<CollectFixedPtData><T>Int</T><D>0</D></CollectFixedPtData>
<DataFlowInformation><T>Int</T><D>0</D></DataFlowInformation>
<DeadlockResolution><T>Int</T><D>0</D></DeadlockResolution>
<NeedRun><T>Bool</T><D>1</D></NeedRun>
<OutList><T>Array_BString</T><D>1;0;</D></OutList>
<RepeatableRandomSequences><T>Int</T><D>1</D></RepeatableRandomSequences>
<RunTimeTuning><T>Bool</T><D>0</D></RunTimeTuning>
<SchedulerType><T>Int</T><D>0</D></SchedulerType>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPtolemyErrors><T>Bool</T><D>1</D></ShowPtolemyErrors>
<Item XName="ConfigurationName" Type="Param">
<DataEntry />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="CustomSinks" Type="SerItem" />
<Item XName="Cycle_Accurate" Type="Param">
<Data><T>Int</T><D>1</D></Data></Item>
<Item XName="DCAnalysis" Type="Param">
<Data /></Item>
<Item XName="DataName" Type="Param">
<DataEntry>LTE_A_UL_SISO_SRC_Data</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="Data_Persistence" Type="Param">
<Data><T>Int</T><D>0</D></Data></Item>
<Item XName="DefaultNumericStart" Type="Param">
<DataEntry>0</DataEntry></Item>
<Item XName="DefaultNumericStop" Type="Param">
<DataEntry>100</DataEntry></Item>
<Item XName="DefaultSeed" Type="Param">
<Data>1234567</Data></Item>
<Item XName="DefaultTimeStart" Type="Param">
<DataEntry>0</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DefaultTimeStop" Type="Param">
<DataEntry>100</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DesignName" Type="Param">
<DataEntry>LTE_A_UL_SISO_SRC</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="FreqRes" Type="Param">
<Data><T>Double</T><D>9.9999999999999995e-07</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Freq_Resolution" Type="Param">
<Data><T>Double</T><D>50</D></Data>
<Unit><T>Int</T><D>1001</D></Unit></Item>
<Item XName="HBAnalysis" Type="Param">
<Data /></Item>
<Item XName="NumSamples" Type="Param">
<Data><T>Int</T><D>1024</D></Data></Item>
<Item XName="Num_Samples" Type="Param">
<DataEntry>20000</DataEntry></Item>
<Item XName="ProfileTimesFile" Type="Param">
<Data /></Item>
<Item XName="SampleRate" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Sample_Rate" Type="Param">
<DataEntry>1</DataEntry>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="ScheduleLogFile" Type="Param">
<Data /></Item>
<Item XName="Start_Time" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Stop_Time" Type="Param">
<Data><T>Double</T><D>0.019999</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Temperature" UserName="RoomTemp" Help="8228" Type="Param">
<DataEntry>27.0</DataEntry>
<Unit><T>Int</T><D>12001</D></Unit></Item>
<Item XName="TimeSpacing" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStart" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStop" Type="Param">
<Data><T>Double</T><D>1</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Time_Spacing" Type="Param">
<Data><T>Double</T><D>9.9999999999999995e-07</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item></Item>
<Item XName="LTE_A_UL_SISO_VSA" UserName="LTE_A_UL_SISO_VSA" Type="Design">
<Intent><T>Int</T><D>1</D></Intent>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Connectivity" Type="DesignTopology">
<Item XName="N1" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect1</SchObject></Item></Item>
<Item XName="N10" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>HARQ_Bits</PinName>
<SchObject>Part18</SchObject>
<TermNum>11</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>8</NetName></Item></Item></Item></Item>
<Item XName="N11" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>TBS</PinName>
<SchObject>Part18</SchObject>
<TermNum>12</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>25</NetName></Item></Item></Item></Item>
<Item XName="N12" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>CQI_Bits</PinName>
<SchObject>Part18</SchObject>
<TermNum>13</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>17</NetName></Item></Item></Item></Item>
<Item XName="N13" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>V1</PartID>
<PinName>gap</PinName>
<SchObject>Part4</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>3</NetName></Item></Item></Item></Item>
<Item XName="N14" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D1</PartID>
<PinName>numRows</PinName>
<SchObject>Part5</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>10</NetName></Item></Item></Item></Item>
<Item XName="N15" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D1</PartID>
<PinName>numColumns</PinName>
<SchObject>Part5</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>7</NetName></Item></Item></Item></Item>
<Item XName="N16" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>22</ResolvedNetName>
<SchObject>Connect0</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>B1</PartID>
<PinName>output</PinName>
<SchObject>Part0</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect0</MappedSchObject>
<NetName>22</NetName></Item></Item></Item></Item>
<Item XName="N17" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>22</ResolvedNetName>
<SchObject>Connect0</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>L1</PartID>
<PinName>ref</PinName>
<SchObject>Part1</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect0</MappedSchObject>
<NetName>22</NetName></Item></Item></Item></Item>
<Item XName="N18" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect1</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>L1</PartID>
<PinName>test</PinName>
<SchObject>Part1</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect1</MappedSchObject>
<NetName>RxBits</NetName></Item></Item></Item></Item>
<Item XName="N19" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>R2</PartID>
<PinName>output</PinName>
<SchObject>Part14</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part18</MappedSchObject>
<NetName>4</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>Frame</PinName>
<SchObject>Part18</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>4</NetName></Item></Item></Item></Item>
<Item XName="N2" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect4</SchObject></Item></Item>
<Item XName="N20" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<NetLabel>RxBits</NetLabel>
<SchObject>Connect4</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>UE_RawBits</PinName>
<SchObject>Part18</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect4</MappedSchObject>
<NetName>RxBits</NetName></Item></Item></Item></Item>
<Item XName="N21" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>13</ResolvedNetName>
<SchObject>Connect6</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_ModSymbols</PinName>
<SchObject>Part18</SchObject>
<TermNum>7</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect6</MappedSchObject>
<NetName>13</NetName></Item></Item></Item></Item>
<Item XName="N22" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect3</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>R1</PartID>
<PinName>output</PinName>
<SchObject>Part2</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect3</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N23" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>1</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>R3</PartID>
<PinName>output</PinName>
<SchObject>Part3</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>1</NetName></Item></Item></Item></Item>
<Item XName="N24" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect10</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>V1</PartID>
<PinName>out</PinName>
<SchObject>Part4</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect10</MappedSchObject>
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N25" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>13</ResolvedNetName>
<SchObject>Connect6</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>D1</PartID>
<PinName>input</PinName>
<SchObject>Part5</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect6</MappedSchObject>
<NetName>13</NetName></Item></Item></Item></Item>
<Item XName="N26" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>6</ResolvedNetName>
<SchObject>Connect7</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D1</PartID>
<PinName>output</PinName>
<SchObject>Part5</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect7</MappedSchObject>
<NetName>6</NetName></Item></Item></Item></Item>
<Item XName="N27" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>6</ResolvedNetName>
<SchObject>Connect7</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>S1</PartID>
<PinName>input</PinName>
<SchObject>Part6</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect7</MappedSchObject>
<NetName>6</NetName></Item></Item></Item></Item>
<Item XName="N28" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect9</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>LTEA_CA_40MHz_Spectrum</PartID>
<PinName>input</PinName>
<SchObject>Part8</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect9</MappedSchObject>
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N29" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>2</ResolvedNetName>
<SchObject>Connect3</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>R2</PartID>
<PinName>imag</PinName>
<SchObject>Part14</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect3</MappedSchObject>
<NetName>2</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D2</PartID>
<PinName>output2</PinName>
<SchObject>Part7</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>2</NetName></Item></Item></Item></Item>
<Item XName="N3" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_ChannelBits</PinName>
<SchObject>Part18</SchObject>
<TermNum>3</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>9</NetName></Item></Item></Item></Item>
<Item XName="N30" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>1</ResolvedNetName>
<SchObject>Connect5</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>R2</PartID>
<PinName>real</PinName>
<SchObject>Part14</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect5</MappedSchObject>
<NetName>1</NetName></Item></Item></Item>
<Item XName="P2" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<PartID>D2</PartID>
<PinName>output1</PinName>
<SchObject>Part7</SchObject>
<TermNum>2</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Part14</MappedSchObject>
<NetName>1</NetName></Item></Item></Item></Item>
<Item XName="N31" Type="Nexus">
<Item XName="C1" Type="ConnEndpoint">
<Direction><T>Int</T><D>0</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect9</SchObject></Item>
<Item XName="C2" Type="ConnEndpoint">
<Direction><T>Int</T><D>1</D></Direction>
<ResolvedNetName>5</ResolvedNetName>
<SchObject>Connect10</SchObject></Item>
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>0</D></Direction>
<PartID>D2</PartID>
<PinName>input</PinName>
<SchObject>Part7</SchObject>
<TermNum>1</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<MappedSchObject>Connect10</MappedSchObject>
<NetName>5</NetName></Item></Item></Item></Item>
<Item XName="N4" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>RI_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>4</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>11</NetName></Item></Item></Item></Item>
<Item XName="N5" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>HARQACK_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>5</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>19</NetName></Item></Item></Item></Item>
<Item XName="N6" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>CQI_Out</PinName>
<SchObject>Part18</SchObject>
<TermNum>6</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>12</NetName></Item></Item></Item></Item>
<Item XName="N7" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUSCH_FD</PinName>
<SchObject>Part18</SchObject>
<TermNum>8</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>14</NetName></Item></Item></Item></Item>
<Item XName="N8" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>PUCCH_Sym</PinName>
<SchObject>Part18</SchObject>
<TermNum>9</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>15</NetName></Item></Item></Item></Item>
<Item XName="N9" Type="Nexus">
<Item XName="P1" Type="PartPin">
<Direction><T>Int</T><D>1</D></Direction>
<IsMultiport><T>Bool</T><D>1</D></IsMultiport>
<PartID>LTE_A_UL_Rcv_1</PartID>
<PinName>FRM_FD</PinName>
<SchObject>Part18</SchObject>
<TermNum>10</TermNum>
<Item XName="Subterminals" Type="SerItem">
<Item XName="T1" Type="SubTerm">
<NetName>16</NetName></Item></Item></Item></Item></Item>
<Item XName="Equations" Type="Equation">
<Selected><T>Bool</T><D>0</D></Selected>
<Text>% FCarrier&#x000D;&#x000A;FCarrier = 2e9;&#x000D;&#x000A;&#x000D;&#x000A;RxSubframeDelay = 0;&#x000D;&#x000A;&#x000D;&#x000A;&#x000D;&#x000A;% Rx algorithm (for EVA 5Hz)&#x000D;&#x000A;Tmax = 0.1e-6;&#x000D;&#x000A;Fmax = 1;&#x000D;&#x000A;TC_Iteration = 6;&#x000D;&#x000A;DemapperMaxLevel = 100.0;&#x000D;&#x000A;&#x000D;&#x000A;% Sampling Rate &#x000D;&#x000A;SamplingTable = [1.92 3.84 7.68 15.36 23.04 30.72];&#x000D;&#x000A;SamplingFreq = 1e6*SamplingTable(Bandwidth+1);&#x000D;&#x000A;SamplingRate = SamplingFreq*(2^OversamplingOption);&#x000D;&#x000A;SampsPerFrame = 10*0.001*SamplingRate;&#x000D;&#x000A;SampsPerSF = 0.001*SamplingRate;&#x000D;&#x000A;&#x000D;&#x000A;% calculate nosie density&#x000D;&#x000A;NumOfRB_BW = [6 15 25 50 75 100];&#x000D;&#x000A;NumOfRBs = NumOfRB_BW(Bandwidth+1);&#x000D;&#x000A;Bandwidth_Hz = 12 * 15000 * NumOfRBs;&#x000D;&#x000A;SignalPower = 0.01;&#x000D;&#x000A;SignalPower_dBm = 10 * log10(SignalPower*1000);&#x000D;&#x000A;NDensity_dBm = SignalPower_dBm - SNR - 10*log10(Bandwidth_Hz);&#x000D;&#x000A;NDensity = 10^(NDensity_dBm/10)/1000;</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Array_I64</T><D>1;0;</D></BPLines>
<BPStates><T>Array_I64</T><D>1;0;</D></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>110.66160125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="EquationDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show>
<Split><T>Double</T><D>0.26470588235294118</D></Split>
<Split2><T>Double</T><D>0.19480519480519481</D></Split2></Item></Item>
<Item XName="VarBlock" Type="VarBlock">
<Item XName="Bandwidth" Type="Variable">
<Data><T>Double</T><D>5</D></Data></Item>
<Item XName="Bandwidth_Hz" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>18000000</D></Data></Item>
<Item XName="DemapperMaxLevel" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>100</D></Data></Item>
<Item XName="FCarrier" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>2000000000</D></Data></Item>
<Item XName="Fmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="FrameMode" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="MappingType" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="NDensity" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>5.5555555555555498e-12</D></Data></Item>
<Item XName="NDensity_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>-82.552725051033065</D></Data></Item>
<Item XName="NumFrames" Type="Variable">
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="NumOfRB_BW" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;O04;k04;v04;914;mI14;P14</D></Data></Item>
<Item XName="NumOfRBs" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>100</D></Data></Item>
<Item XName="OversamplingOption" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Payload" Type="Variable">
<Data><T>Double</T><D>0.33333333333333331</D></Data></Item>
<Item XName="Payload_Config" Type="Variable">
<Data><T>Double</T><D>2</D></Data></Item>
<Item XName="RB_Alloc" Type="Variable">
<Data><T>Array_Dbl64</T><D>2;2;1;;P14</D></Data></Item>
<Item XName="RxSubframeDelay" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="SNR" Type="Variable">
<Data><T>Double</T><D>20</D></Data></Item>
<Item XName="SamplingFreq" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>30720000</D></Data></Item>
<Item XName="SamplingRate" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>30720000</D></Data></Item>
<Item XName="SamplingTable" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Array_Dbl64</T><D>2;6;1;uwHXh75k{}3;uwHXh75kE04;uwHXh75kU04;uwHXh75kk04;ARzemrZ2t04;uwHXh75k{04</D></Data></Item>
<Item XName="SampsPerFrame" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>307200</D></Data></Item>
<Item XName="SampsPerSF" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>30720</D></Data></Item>
<Item XName="SignalPower" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>0.01</D></Data></Item>
<Item XName="SignalPower_dBm" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>10</D></Data></Item>
<Item XName="SpecialSF_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="TC_Iteration" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>6</D></Data></Item>
<Item XName="TDD_Config" Type="Variable">
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Tmax" Type="Variable">
<Creator>Equations</Creator>
<Data><T>Double</T><D>9.9999999999999995e-08</D></Data></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="DesignDisp">
<CurTab>Schematic</CurTab>
<DVport><T>Array_Dbl64</T><D>1;4;;;uz14;mY14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;exXk7wIrp24;248GWGvO24</D></PVPort>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;m7;;YF;13</D></Window>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="TabInfo" Type="SerItem">
<Item XName="Equations" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Parameters" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="PartList" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item>
<Item XName="Schematic" Type="TabInfo">
<PageNo><T>Int</T><D>0</D></PageNo></Item></Item></Item></Item>
<Item XName="Parameters" Type="Parameters">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="ParmsDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;Wr0C;cPcPcPcvx0C;aj14;cPcPcPcBp14</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;11;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;Payload_Config;Payload;MappingType;RB_Alloc;SNR;NumFrames</D></ParamOrder>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_Bandwidth@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_FrameMode@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>the modulation orders for UE 1 in each subframe, valid when UE1_Payload is not set to MCS index. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumFrames" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of frames for simulation</Description>
<Enum />
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>oversampling option</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_OversamplingOption@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>[1/3]</DataEntry>
<Description>the input payload for UE 1, the meaning of the input is defined in UE1_Config</Description>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>the configuration mode of input data for UE 1.</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_UE1_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>[0,100]</DataEntry>
<Description>the RB allocation for UE 1, in the formats of [start RB, number of RBs] or [SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>20</DataEntry>
<Description>SNR in dB</Description>
<Tunable><T>Bool</T><D>1</D></Tunable>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_SpecialSF_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_DL_MIMO_2Ant_Src_TDD_Config@LTE 8.9 Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="PartList" Type="PartList">
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="B1" Type="Part">
<Category>Sources</Category>
<Description>Patterned Data Source</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>DataPattern@Data Flow Models</Model>
<ModelID />
<Netlist>output,22?Connect0</Netlist>
<ParentPartName>Bits@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Bits</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>DataPattern@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>PRBS@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>RandomBits@Data Flow Models</ModelName>
<SymbolName>SYM_Bits</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>RandomBits__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ProbOfZero" Type="PartParam">
<DataEntry>0.5</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Probability of zero bit value</Description>
<DocSymbol>P</DocSymbol>
<Range>[0:1]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>RandomBits__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>RandomBits__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BitRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output bit rate</Description>
<DocSymbol />
<Range>[0:SampleRate]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>DataPattern__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DataPattern" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Data pattern</Description>
<DocSymbol>T</DocSymbol>
<Enum>DataPattern__DataPattern@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>DataPattern__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>DataPattern__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="D1" Type="Part">
<Category>Dynamic;Math Matrix;Type Converters</Category>
<Description>Unpack variable-size matrices into samples</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>DynamicUnpack_M@Data Flow Models</Model>
<Netlist>input,13?Connect6|output,6?Connect7|numRows,10|numColumns,7</Netlist>
<ParentPartName>DynamicUnpack_M@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_DynamicUnpack_M</Symbol>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Format of data to be packed into matrix</Description>
<DocSymbol />
<Enum>DynamicUnpack_M__Format@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="D2" Type="Part">
<Category>Communications</Category>
<Description>Demodulator</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Demodulator@Data Flow Models</Model>
<ModelID />
<Netlist>input,5?Connect10|output1,1?Part14|output2,2?Part14</Netlist>
<ParentPartName>Demodulator@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_Demodulator</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Demodulator@Data Flow Models</ModelName>
<SymbolName>SYM_Demodulator</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>1.0e-4</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Volts/Hz</Description>
<HideCondition>OutputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<DocSymbol>G</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<DocSymbol>R</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<DocSymbol>I&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<DocSymbol />
<Enum>Demodulator__MirrorSignal@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output type</Description>
<Enum>Demodulator__OutputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<DocSymbol>phi.gif</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>1.0/90.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in Volts/degree</Description>
<HideCondition>OutputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<DocSymbol>Q&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<DocSymbol />
<Enum>Demodulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AmpSensitivity" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Amplitude sensitivity</Description>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FCarrier" Type="PartParam">
<DataEntry>FCarrier</DataEntry>
<Description>Carrier frequency</Description>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FreqSensitivity" Type="PartParam">
<DataEntry>1.0e-4</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Frequency deviation sensitivity in Volts/Hz</Description>
<HideCondition>OutputType ~= 2</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="GainImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Gain imbalance in dB</Description>
<DocSymbol>G</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="IQ_Rotation" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>IQ rotation</Description>
<DocSymbol>R</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="I_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>I origin offset</Description>
<DocSymbol>I&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="InitialPhase" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Initial phase</Description>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="MirrorSignal" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Mirror signal about carrier</Description>
<DocSymbol />
<Enum>Demodulator__MirrorSignal@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output type</Description>
<Enum>Demodulator__OutputType@Data Flow Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PhaseImbalance" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase imbalance</Description>
<DocSymbol>phi.gif</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>8001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PhaseSensitivity" Type="PartParam">
<DataEntry>1.0/90.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Phase deviation sensitivity in Volts/degree</Description>
<HideCondition>OutputType ~= 1</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Q_OriginOffset" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Q origin offset</Description>
<DocSymbol>Q&lt;sub&gt;off&lt;/sub&gt;</DocSymbol>
<HideCondition>ShowIQ_Impairments ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ShowIQ_Impairments" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Show I and Q impairments</Description>
<DocSymbol />
<Enum>Demodulator__ShowIQ_Impairments@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="L1" Type="Part">
<Category>Measurement</Category>
<Description>Bit Error Rate and Frame Error Rate estimation in LTE library</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_BER_FER@LTE Advanced Models</Model>
<ModelID />
<Netlist>ref,22?Connect0|test,RxBits?Connect1</Netlist>
<ParentPartName>LTE_A_BER_FER@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_LTE_A_BER_FER@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_BER_FER@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_BER_FER@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Bandwidth@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<DocSymbol />
<Range>[2,15]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CRC_Length" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Number of parity bits</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRC_Length@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CRS_NumAntPorts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of CRS antenna ports</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRS_NumAntPorts@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:167]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:2]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChBit_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the configuration mode of channel bit size.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ChBit_Config@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ControlSimulation" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Let sink control how long the simulation will run?</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ControlSimulation@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CyclicPrefix@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DMRS_NumAntPorts" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of DMRS antenna ports.</Description>
<DocSymbol />
<Range>[1:8]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DisplayPortRates" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether the port rates and other useful information are displayed in Simulation Log window</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__DisplayPortRates@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Enable64QAM@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EstRelVariance" Type="PartParam">
<DataEntry>0.0001</DataEntry>
<Description>BER estimation relative variance</Description>
<DocSymbol />
<Range>[0:1)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameDelay" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Delay frame numbers for ref input pin</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__FrameMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameStart" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Data collection start frame index</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameStop" Type="PartParam">
<DataEntry>NumFrames</DataEntry>
<Description>Data collection stop frame index when EstRelVariance is not met</Description>
<DocSymbol />
<Range>[FrameStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="LinkDir" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>link direction</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__LinkDir@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MIMO_Mode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>MIMO mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__MIMO_Mode@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the UE in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NIR" Type="PartParam">
<DataEntry>9600</DataEntry>
<Description>IR buffer size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[1, +inf]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumChBits" Type="PartParam">
<DataEntry>[5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640]</DataEntry>
<Description>the number of channel bits</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers for one codeword can be up to 2 for DL (for transmit diversity, it should be set to 1), and be up to 1 for UL.</Description>
<DocSymbol />
<Range>[1:4]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputBER" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>BER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputBER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputFER" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>FER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputFER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PDCCH_SymsPerSF" Type="PartParam">
<DataEntry>[2, 2, 2, 2, 2, 2, 2, 2, 2, 2]</DataEntry>
<Description>number of OFDM symbols of PDCCH for each subframe</Description>
<DocSymbol />
<Range>[0:3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUCCH_PUSCH@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUSCH_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload, the meaning of the input is defined in Payload_Config</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data for payload.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Payload_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Plot" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Plot data when set to &apos;Rectangular&apos; and Simulation Setup set to &apos;Open Data Display when simulation completes&apos;</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Plot@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for the UE, in the formats of [start RB, number of RBs] or [[SF0 start RB, SF0 number of RBs]; . . .; [SF9 start RB, SF9 number of RBs]]</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__RB_AllocType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<DocSymbol />
<Range>[0,12]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Idx" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Redundancy Version Index</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Sequence for HARQ closed-loop transmission</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SRS_Enable@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>SRS subframe configuration</Description>
<DocSymbol />
<Range>[0:14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SourceType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>The source is including channel coding or not</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SourceType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SpecialSF_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StatusUpdatePeriod" Type="PartParam">
<DataEntry>1000</DataEntry>
<Description>Status update period in number of bits</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__TDD_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_Category" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>defines UE capability, used to get the total number of soft channel bits for rate-matching in downlink.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_Category@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Transmission Mode of the UE</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:65535]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="q" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Code word number</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 1]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Bandwidth@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<DocSymbol />
<Range>[2,15]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CRC_Length" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Number of parity bits</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRC_Length@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CRS_NumAntPorts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of CRS antenna ports</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CRS_NumAntPorts@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:167]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:2]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChBit_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the configuration mode of channel bit size.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ChBit_Config@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ControlSimulation" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Let sink control how long the simulation will run?</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__ControlSimulation@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__CyclicPrefix@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DMRS_NumAntPorts" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of DMRS antenna ports.</Description>
<DocSymbol />
<Range>[1:8]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="DisplayPortRates" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether the port rates and other useful information are displayed in Simulation Log window</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__DisplayPortRates@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Enable64QAM@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EstRelVariance" Type="PartParam">
<DataEntry>0.0001</DataEntry>
<Description>BER estimation relative variance</Description>
<DocSymbol />
<Range>[0:1)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameDelay" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Delay frame numbers for ref input pin</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__FrameMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameStart" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Data collection start frame index</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="FrameStop" Type="PartParam">
<DataEntry>NumFrames</DataEntry>
<Description>Data collection stop frame index when EstRelVariance is not met</Description>
<DocSymbol />
<Range>[FrameStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="LinkDir" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>link direction</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__LinkDir@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MIMO_Mode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>MIMO mode</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__MIMO_Mode@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the UE in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NIR" Type="PartParam">
<DataEntry>9600</DataEntry>
<Description>IR buffer size</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[1, +inf]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumChBits" Type="PartParam">
<DataEntry>[5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640, 5640]</DataEntry>
<Description>the number of channel bits</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers for one codeword can be up to 2 for DL (for transmit diversity, it should be set to 1), and be up to 1 for UL.</Description>
<DocSymbol />
<Range>[1:4]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="OutputBER" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>BER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputBER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OutputFER" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>FER output</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__OutputFER@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PDCCH_SymsPerSF" Type="PartParam">
<DataEntry>[2, 2, 2, 2, 2, 2, 2, 2, 2, 2]</DataEntry>
<Description>number of OFDM symbols of PDCCH for each subframe</Description>
<DocSymbol />
<Range>[0:3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUCCH_PUSCH@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__PUSCH_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload, the meaning of the input is defined in Payload_Config</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data for payload.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Payload_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Plot" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Plot data when set to &apos;Rectangular&apos; and Simulation Setup set to &apos;Open Data Display when simulation completes&apos;</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__Plot@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for the UE, in the formats of [start RB, number of RBs] or [[SF0 start RB, SF0 number of RBs]; . . .; [SF9 start RB, SF9 number of RBs]]</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__RB_AllocType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<DocSymbol />
<Range>[0,12]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI information bits size</Description>
<DocSymbol />
<Range>[0,inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Idx" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Redundancy Version Index</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Sequence for HARQ closed-loop transmission</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 3]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SRS_Enable@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>SRS subframe configuration</Description>
<DocSymbol />
<Range>[0:14]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SourceType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>The source is including channel coding or not</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SourceType@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__SpecialSF_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StatusUpdatePeriod" Type="PartParam">
<DataEntry>1000</DataEntry>
<Description>Status update period in number of bits</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__TDD_Config@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_Category" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>defines UE capability, used to get the total number of soft channel bits for rate-matching in downlink.</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_Category@LTE Advanced Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="UE_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Transmission Mode of the UE</Description>
<DocSymbol />
<Enum>LTE_A_BER_FER__UE_TransMode@LTE Advanced Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>radio network temporary identifier</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0:65535]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="q" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Code word number</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range>[0, 1]</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="LTEA_CA_40MHz_Spectrum" Type="Part">
<Category>Sinks</Category>
<Description>Spectrum Analyzer for Complex Envelope Signals</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>SpectrumAnalyzerEnv@Data Flow Models</Model>
<ModelID />
<Netlist>input,5?Connect9</Netlist>
<ParentPartName>SpectrumAnalyzer@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<ShowModel><T>Bool</T><D>0</D></ShowModel>
<Symbol>SYM_SpectrumAnalyzer</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>SpectrumAnalyzerCx@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>SpectrumAnalyzerEnv@Data Flow Models</ModelName>
<SymbolName>SYM_SpectrumAnalyzer</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="FStart" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Start frequency</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FStop" Type="PartParam">
<DataEntry>100.0e9</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Stop frequency</Description>
<DocSymbol />
<Range>(FStart:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Mode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Mode of operation</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__Mode@Data Flow Enums</Enum>
<Range />
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumSegments" Type="PartParam">
<DataEntry>20</DataEntry>
<Description>Number of segments to be processed</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Overlap" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Segment overlap in percent</Description>
<DocSymbol />
<Range>[0:100)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>Data_Persistence</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Not saving sink data in the workspace file reduces the file size</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__Persistence@Data Flow Enums</Enum>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Reference resistance</Description>
<DocSymbol />
<Range>(0:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ResBW" Type="PartParam">
<DataEntry>Freq_Resolution</DataEntry>
<Description>Resolution bandwidth</Description>
<DocSymbol />
<HideCondition>Mode ~= 1</HideCondition>
<Range>(0:inf)</Range>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SegmentTime" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Segment time</Description>
<DocSymbol />
<HideCondition>Mode ~= 0</HideCondition>
<Range>[16*TStep:inf)dagger.gif</Range>
<Unit><T>Int</T><D>7002</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SpectrumDisplay" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Spectrum display option</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__SpectrumDisplay@Data Flow Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Output spectrum type</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__SpectrumType@Data Flow Enums</Enum>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Start" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Start time for data collection</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Window" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Window applied to collected data</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__Window@Data Flow Enums</Enum>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="FStart" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Start frequency</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FStop" Type="PartParam">
<DataEntry>100.0e9</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Stop frequency</Description>
<DocSymbol />
<Range>(FStart:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Mode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Mode of operation</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__Mode@Data Flow Enums</Enum>
<Range />
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumSegments" Type="PartParam">
<DataEntry>20</DataEntry>
<Description>Number of segments to be processed</Description>
<DocSymbol />
<Range>[1:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Overlap" Type="PartParam">
<DataEntry>0.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Segment overlap in percent</Description>
<DocSymbol />
<Range>[0:100)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>Data_Persistence</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Not saving sink data in the workspace file reduces the file size</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__Persistence@Data Flow Enums</Enum>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RefR" Type="PartParam">
<DataEntry>50.0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Reference resistance</Description>
<DocSymbol />
<Range>(0:inf)</Range>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>2001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ResBW" Type="PartParam">
<DataEntry>Freq_Resolution</DataEntry>
<Description>Resolution bandwidth</Description>
<DocSymbol />
<HideCondition>Mode ~= 1</HideCondition>
<Range>(0:inf)</Range>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SegmentTime" Type="PartParam">
<DataEntry>50</DataEntry>
<Description>Segment time</Description>
<DocSymbol />
<HideCondition>Mode ~= 0</HideCondition>
<Range>[16*TStep:inf)dagger.gif</Range>
<Unit><T>Int</T><D>7002</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SpectrumDisplay" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Spectrum display option</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__SpectrumDisplay@Data Flow Enums</Enum>
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpectrumType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Output spectrum type</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__SpectrumType@Data Flow Enums</Enum>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Start" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Start time for data collection</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Window" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Window applied to collected data</Description>
<DocSymbol />
<Enum>SpectrumAnalyzerEnv__Window@Data Flow Enums</Enum>
<Range />
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="LTE_A_UL_Rcv_1" Type="Part">
<Category>Receiver</Category>
<Description>Uplink Baseband Receiver</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>LTE_A_UL_Rcv@LTE Advanced Models</Model>
<ModelID />
<Netlist>Frame,4?Part14|UE_RawBits,RxBits?Connect4|PUSCH_ChannelBits,9|RI_Out,11|HARQACK_Out,19|CQI_Out,12|PUSCH_ModSymbols,13?Connect6|PUSCH_FD,14|PUCCH_Sym,15|FRM_FD,16|HARQ_Bits,8|TBS,25|CQI_Bits,17</Netlist>
<ParentPartName>LTE_A_UL_Rcv@LTE Advanced</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<ReplaceMethod><T>Int</T><D>1</D></ReplaceMethod>
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Rcv@LTE Advanced Models</ModelName>
<SymbolName>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;23346;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC</D></ParamOrder>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Receiver_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChEstimatorMode" Type="PartParam">
<Data><T>Int</T><D>0</D></Data>
<Description>mode of interpolation algorithm in channel estimator</Description>
<Enum>LTE_UL_Receiver_ChEstimatorMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Receiver_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Receiver_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Receiver_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DemapperMaxLevel" Type="PartParam">
<DataEntry>DemapperMaxLevel</DataEntry>
<Description>the maximum level for soft demapping output when DemapperType is Soft or CSI ((0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==DemapperType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DemapperType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>symbol demodulation type</Description>
<Enum>LTE_UL_Receiver_DemapperType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Receiver_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Fmax" Type="PartParam">
<DataEntry>Fmax</DataEntry>
<Description>the maximum doppler frequency. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Receiver_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Receiver_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Receiver_GroupHop_Enable@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Receiver_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Receiver_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IQ_Offset_Correct" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to correct IQ offset</Description>
<Enum>LTE_UL_Receiver_IQ_Offset_Correct@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of code words</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumRxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Rx antennas</Description>
<Enum>LTE_A_UL_Rcv_NumRxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Receiver_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Receiver_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Receiver_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Receiver_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<Enum />
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in Extended CP mode</Description>
<Enum>LTE_UL_Receiver_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Receiver_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Receiver_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Receiver_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PreDownsampling" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>pre-downsampling to 1X symbol rate</Description>
<Enum>LTE_UL_Receiver_PreDownsampling@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Receiver_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>number of RI infomation bits ([0,2])</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="ReceiverDelay" Type="PartParam">
<DataEntry>RxSubframeDelay</DataEntry>
<Description>receiver delay ( One frame delay is for non-HARQ; One subframe delay is for closed-loop HARQ.</Description>
<Enum>LTE_UL_DemuxFrame__ReceiverDelay@LTE 8.9 Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>SNR</DataEntry>
<Description>SNR in dB. (used by MMSE channel estimator in PUSCH) ((-inf:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Receiver_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Receiver_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Receiver_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowRxAlgorithmParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for LTE uplink receiver algorithm</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Receiver_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Sym_StartPos" Type="PartParam">
<DataEntry>[-10,-10]</DataEntry>
<Description>the start position of the negative offset value to the CP length(without oversampling) to get the OFDM symbol for FFT operation</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="TC_Iteration" Type="PartParam">
<DataEntry>TC_Iteration</DataEntry>
<Description>Turbo decoder iteration number ([1:20])</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Receiver_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Tmax" Type="PartParam">
<DataEntry>Tmax</DataEntry>
<Description>the maximum delay of multi-path channel. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Rcv</ModelName>
<SymbolName>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Receiver_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChEstimatorMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>mode of interpolation algorithm in channel estimator</Description>
<Enum>LTE_UL_Receiver_ChEstimatorMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Receiver_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Receiver_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Receiver_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DemapperMaxLevel" Type="PartParam">
<DataEntry>DemapperMaxLevel</DataEntry>
<Description>the maximum level for soft demapping output when DemapperType is Soft or CSI ((0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==DemapperType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DemapperType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>symbol demodulation type</Description>
<Enum>LTE_UL_Receiver_DemapperType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Receiver_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Fmax" Type="PartParam">
<DataEntry>Fmax</DataEntry>
<Description>the maximum doppler frequency. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Receiver_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Receiver_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Receiver_GroupHop_Enable@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Receiver_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Receiver_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IQ_Offset_Correct" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to correct IQ offset</Description>
<Enum>LTE_UL_Receiver_IQ_Offset_Correct@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of code words</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumRxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Rx antennas</Description>
<Enum>LTE_A_UL_Rcv_NumRxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Receiver_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Receiver_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Receiver_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Receiver_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<Enum />
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in Extended CP mode</Description>
<Enum>LTE_UL_Receiver_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Receiver_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Receiver_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Receiver_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PreDownsampling" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>pre-downsampling to 1X symbol rate</Description>
<Enum>LTE_UL_Receiver_PreDownsampling@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Receiver_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>number of RI infomation bits ([0,2])</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="ReceiverDelay" Type="PartParam">
<DataEntry>RxSubframeDelay</DataEntry>
<Description>receiver delay ( One frame delay is for non-HARQ; One subframe delay is for closed-loop HARQ.</Description>
<Enum>LTE_UL_DemuxFrame__ReceiverDelay@LTE 8.9 Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>SNR</DataEntry>
<Description>SNR in dB. (used by MMSE channel estimator in PUSCH) ((-inf:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Receiver_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Receiver_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Receiver_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowRxAlgorithmParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for LTE uplink receiver algorithm</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Receiver_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Sym_StartPos" Type="PartParam">
<DataEntry>[-10,-10]</DataEntry>
<Description>the start position of the negative offset value to the CP length(without oversampling) to get the OFDM symbol for FFT operation</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="TC_Iteration" Type="PartParam">
<DataEntry>TC_Iteration</DataEntry>
<Description>Turbo decoder iteration number ([1:20])</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Receiver_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Tmax" Type="PartParam">
<DataEntry>Tmax</DataEntry>
<Description>the maximum delay of multi-path channel. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>LTE_A_UL_Rcv</ModelName></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<ParamOrder><T>Array_BString</T><D>1;23346;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC;ShowSystemParameters;FrameMode;TDD_Config;SpecialSF_Config;Bandwidth;OversamplingOption;CyclicPrefix;CellID_Sector;CellID_Group;n_RNTI;HalfCarrierShift_Enable;FrameNum;FrameIncreased;DL_CyclicPrefix;ShowPUSCH_Parameters;PUCCH_PUSCH;HARQ_Enable;NumHARQ;MaxHARQTrans;Payload_Config;Payload;Enable64QAM;MappingType;RV_Sequence;DFTSwap_Enable;PUSCH_HoppingEnable;PUSCH_HoppingMode;PUSCH_HoppingOffset;PUSCH_Hopping_Nsb;PUSCH_HoppingBits;PUSCH_TransMode;RB_AllocType;RB_Alloc;GroupHop_Enable;SeqHop_Enable;PUSCH_Delta_ss;PUSCH_n_DMRS1;PUSCH_n_DMRS2;ShowPUCCH_Parameters;PUCCH_Format;PUCCH_NumCQIBits;PUCCH_NumHARQACKBits;PUCCH_Delta_shift;PUCCH_SF_Alloc;PUCCH_NRB2;PUCCH_n1;PUCCH_n2;ShowPRACH_Parameters;PRACH_Enable;PRACH_Config;PRACH_ResourceIndex;PRACH_PrmbleIndex;PRACH_RBOffset;PRACH_LogicalIndex;PRACH_Ncs;PRACH_HS_flag;ShowSRS_Parameters;SRS_Enable;SRS_BandwidthConfig;SRS_SF_Config;SRS_MaxUpPts;SRS_Bandwidth;SRS_HoppingBandwidth;SRS_FreqPosition;SRS_ConfigIndex;SRS_TransmissionComb;SRS_CyclicShift;ShowPowerParameters;PUSCH_PwrOffset;PUSCH_RS_PwrOffset;PUCCH_PwrOffset;PUCCH_RS_PwrOffset;PRACH_PwrOffset;SRS_PwrOffset;ShowControlInfoParameters;RI_NumInfoBits;RI_BetaOffsetIndex;CQI_NumInfoBits;CQI_BetaOffsetIndex;HARQACK_NumInfoBits;HARQACK_BetaOffsetIndex;ShowRxAlgorithmParameters;IQ_Offset_Correct;PreDownsampling;ReceiverDelay;Sym_StartPos;ChEstimatorMode;SNR;Tmax;Fmax;DemapperType;DemapperMaxLevel;TC_Iteration;NumRxAnts;NumTxAnts;NumOfLayers;CdBlk_Index;NumOfCWs;ActivateDMRSwithOOC</D></ParamOrder>
<Item XName="ActivateDMRSwithOOC" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether to activate DMRS with OOC</Description>
<Enum>LTE_A_UL_CAZAC__ActivateDMRSwithOOC@LTE Advanced Enums</Enum>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Bandwidth" Type="PartParam">
<DataEntry>Bandwidth</DataEntry>
<Description>bandwidth</Description>
<Enum>LTE_UL_Receiver_Bandwidth@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CQI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>CQI offset values, used in calculating the number of coded CQI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CQI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>CQI information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="CdBlk_Index" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>codebook index for precoding, valid when MIMO_Mode is Spatial_Mux</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Group" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity group ([0, 167])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="CellID_Sector" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the index of cell identity within the physical-layer cell-identity group ([0, 2])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="ChEstimatorMode" Type="PartParam">
<Data><T>Int</T><D>0</D></Data>
<Description>mode of interpolation algorithm in channel estimator</Description>
<Enum>LTE_UL_Receiver_ChEstimatorMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix</Description>
<Enum>LTE_UL_Receiver_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DFTSwap_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH DFT swap is enable</Description>
<Enum>LTE_UL_Receiver_DFTSwap_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DL_CyclicPrefix" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>type of cyclic prefix in downlink</Description>
<Enum>LTE_UL_Receiver_DL_CyclicPrefix@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DemapperMaxLevel" Type="PartParam">
<DataEntry>DemapperMaxLevel</DataEntry>
<Description>the maximum level for soft demapping output when DemapperType is Soft or CSI ((0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==DemapperType</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DemapperType" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>symbol demodulation type</Description>
<Enum>LTE_UL_Receiver_DemapperType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Enable64QAM" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>indicates whether 64QAM is allowed in uplink</Description>
<Enum>LTE_UL_Receiver_Enable64QAM@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Fmax" Type="PartParam">
<DataEntry>Fmax</DataEntry>
<Description>the maximum doppler frequency. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="FrameIncreased" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number increasing or not</Description>
<Enum>LTE_UL_Receiver_FrameIncreased@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameMode" Type="PartParam">
<DataEntry>FrameMode</DataEntry>
<Description>frame mode</Description>
<Enum>LTE_UL_Receiver_FrameMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrameNum" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>frame number ([0, inf))</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="GroupHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable group hopping for DMRS on PUCCH and PUSCH or not</Description>
<Enum>LTE_UL_Receiver_GroupHop_Enable@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HARQACK_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK offset values, used in calculating the number of coded HARQ-ACK symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQACK_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>HARQ-ACK information bits size</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="HARQ_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable HARQ or not</Description>
<Enum>LTE_UL_Receiver_HARQ_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="HalfCarrierShift_Enable" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>whether or not to enable 1/2 subcarrier shifting</Description>
<Enum>LTE_UL_Receiver_HalfCarrierShift_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="IQ_Offset_Correct" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to correct IQ offset</Description>
<Enum>LTE_UL_Receiver_IQ_Offset_Correct@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="MappingType" Type="PartParam">
<DataEntry>MappingType</DataEntry>
<Description>the modulation orders for the PUSCH in each subframe. (0:QPSK, 1:16QAM, 2:64QAM)</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="MaxHARQTrans" Type="PartParam">
<DataEntry>4</DataEntry>
<Description>Maximum number of HARQ transmission per each HARQ process</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumHARQ" Type="PartParam">
<DataEntry>8</DataEntry>
<Description>Number of HARQ processes</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==HARQ_Enable</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfCWs" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of code words</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumOfLayers" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of layers</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="NumRxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Rx antennas</Description>
<Enum>LTE_A_UL_Rcv_NumRxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="NumTxAnts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of Tx antennas</Description>
<Enum>LTE_A_UL_Src_NumTxAnts@LTE Advanced Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="OversamplingOption" Type="PartParam">
<DataEntry>OversamplingOption</DataEntry>
<Description>oversampling ratio option</Description>
<Enum>LTE_UL_Receiver_OversamplingOption@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH configuration index ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether or not to enable PRACH</Description>
<Enum>LTE_UL_Receiver_PRACH_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_HS_flag" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>high speed flag</Description>
<Enum>LTE_UL_Receiver_PRACH_HS_flag@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PRACH_LogicalIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>logical index of root ZC sequence ([0, 837])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_Ncs" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>cyclic shifts of ZC sequence ([0, 15])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_PrmbleIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>preamble indexes, used to select preamble sequences from 64 preambles available in this cell ([0, 63])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PRACH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PRACH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PRACH_RBOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PRACH frequency offset, the first RB available for PRACH ([0, 94])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PRACH_ResourceIndex" Type="PartParam">
<DataEntry>[1]</DataEntry>
<Description>the PRACH Resource Index. In FDD, it indicates the subframe number where the preamble starts; in TDD, it indicates the preamble mapping in time and frequency ([0, 9])</Description>
<HideCondition>0==ShowPRACH_Parameters || 0==PRACH_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_Delta_shift" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>used to calculate PUCCH cyclic shift Alfa ([1, 3])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_Format" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH format</Description>
<Enum>LTE_UL_Receiver_PUCCH_Format@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_NRB2" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of RBs used for transmisstion PUCCH format 2/2a/2b ([0, 99])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumCQIBits" Type="PartParam">
<DataEntry>5</DataEntry>
<Description>number of CQI bits for PUCCH format 2/2a/2b</Description>
<Enum />
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 6&gt;PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_NumHARQACKBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>number of HARQ-ACK bits for PUCCH format 2 in Extended CP mode</Description>
<Enum>LTE_UL_Receiver_PUCCH_NumHARQACKBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH || 0==CyclicPrefix || 6~=PUCCH_Format</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PUSCH" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUCCH and PUSCH selection</Description>
<Enum>LTE_UL_Receiver_PUCCH_PUSCH@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUCCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUCCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUCCH_SF_Alloc" Type="PartParam">
<DataEntry>[2]</DataEntry>
<Description>which sub frames contain the PUCCH, valid when PUCCH_PUSCH is other than PUSCH ([0, 9])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUCCH_n1" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmisstion PUCCH format 1/1a/1b ([0, 12*100-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUCCH_n2" Type="PartParam">
<DataEntry>11</DataEntry>
<Description>resources used for transmission PUCCH format 2/2a/2b ([0, 12*PUCCH_NB2-1])</Description>
<HideCondition>0==ShowPUCCH_Parameters || 0==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Delta_ss" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in determining the sequence-shift pattern for PUSCH ([0, 29])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_HoppingBits" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>information in PUSCH hopping bits</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingBits@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingEnable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether PUSCH frequency-hopping is enabled or not</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingEnable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>PUSCH frequency hopping mode</Description>
<Enum>LTE_UL_Receiver_PUSCH_HoppingMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_HoppingOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the offset used for PUSCH frequency hopping ([0, 63])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_Hopping_Nsb" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>number of sub-bands for PUSCH frequency hopping ([1, 4])</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH || 0==PUSCH_HoppingEnable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="PUSCH_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_RS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for PUSCH RS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="PUSCH_TransMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether control and data are sent via PUSCH</Description>
<Enum>LTE_UL_Receiver_PUSCH_TransMode@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PUSCH_n_DMRS1" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="PUSCH_n_DMRS2" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>used in computing the cyclic shift for PUSCH DMRS</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="Payload" Type="PartParam">
<DataEntry>Payload</DataEntry>
<Description>the input payload for PUSCH, the meaning of the input is defined in Payload_Config</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>14</D></Validate></Item>
<Item XName="Payload_Config" Type="PartParam">
<DataEntry>Payload_Config</DataEntry>
<Description>the configuration mode of input data of PUSCH.</Description>
<Enum>LTE_UL_Receiver_Payload_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="PreDownsampling" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>pre-downsampling to 1X symbol rate</Description>
<Enum>LTE_UL_Receiver_PreDownsampling@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RB_Alloc" Type="PartParam">
<DataEntry>RB_Alloc</DataEntry>
<Description>the RB allocation for PUSCH, in the fomats of [start RB, number of RBs] or[SF0 start RB, SF0 number of RBs; ...; SF9 start RB, SF9 number of RBs]</Description>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RB_AllocType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>RB allocation type</Description>
<Enum>LTE_UL_Receiver_RB_AllocType@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="RI_BetaOffsetIndex" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>RI offset values, used in calculating the number of coded RI symbols</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RI_NumInfoBits" Type="PartParam">
<DataEntry>[0]</DataEntry>
<Description>number of RI infomation bits ([0,2])</Description>
<Enum />
<HideCondition>0==ShowControlInfoParameters || 1==PUCCH_PUSCH || 1==PUSCH_TransMode</HideCondition>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="RV_Sequence" Type="PartParam">
<DataEntry>[0,1,2,3]</DataEntry>
<Description>Redundancy Version Index ([0, 3])</Description>
<Enum />
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="ReceiverDelay" Type="PartParam">
<DataEntry>RxSubframeDelay</DataEntry>
<Description>receiver delay ( One frame delay is for non-HARQ; One subframe delay is for closed-loop HARQ.</Description>
<Enum>LTE_UL_DemuxFrame__ReceiverDelay@LTE 8.9 Enums</Enum>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SNR" Type="PartParam">
<DataEntry>SNR</DataEntry>
<Description>SNR in dB. (used by MMSE channel estimator in PUSCH) ((-inf:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_Bandwidth" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_BandwidthConfig" Type="PartParam">
<DataEntry>7</DataEntry>
<Description>the cell-specific SRS bandwidth configuration ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_ConfigIndex" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the UE-specific SRS configuration ([0, 1023])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_CyclicShift" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>used in computing the cyclic shift of SRS ([0, 7])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>sounding reference symbol is enable</Description>
<Enum>LTE_UL_Receiver_SRS_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_FreqPosition" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the SRS frequency domain position ([0, 23])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_HoppingBandwidth" Type="PartParam">
<DataEntry>3</DataEntry>
<Description>the SRS hopping bandwidth ([0, 3])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_MaxUpPts" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable the reconfiguration of maximum m_SRS_0 or not ([0, 15])</Description>
<Enum>LTE_UL_Receiver_SRS_MaxUpPts@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SRS_PwrOffset" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the power offset in dB for SRS ((-inf, +inf))</Description>
<HideCondition>0==ShowPowerParameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SRS_SF_Config" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>the cell-specific SRS subframe configuration ([0, 14])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SRS_TransmissionComb" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>transmission comb ([0, 1])</Description>
<HideCondition>0==ShowSRS_Parameters || 0==SRS_Enable</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SeqHop_Enable" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>whether enable sequence hopping for DMRS on PUSCH  or not</Description>
<Enum>LTE_UL_Receiver_SeqHop_Enable@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowPUSCH_Parameters || 1==PUCCH_PUSCH</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowControlInfoParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show control information parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPRACH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PRACH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUCCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUCCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPUSCH_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show PUSCH parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowPowerParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show power-related parameters</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowRxAlgorithmParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show parameters for LTE uplink receiver algorithm</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSRS_Parameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show SRS parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowSystemParameters" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>show system parameters for LTE uplink signals</Description>
<Enum>LTE_UL_Receiver_ShowParameters@LTE 8.9 Enums</Enum>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SpecialSF_Config" Type="PartParam">
<DataEntry>SpecialSF_Config</DataEntry>
<Description>special subframe configuration for TDD</Description>
<Enum>LTE_UL_Receiver_SpecialSF_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Sym_StartPos" Type="PartParam">
<DataEntry>[-10,-10]</DataEntry>
<Description>the start position of the negative offset value to the CP length(without oversampling) to get the OFDM symbol for FFT operation</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>13</D></Validate></Item>
<Item XName="TC_Iteration" Type="PartParam">
<DataEntry>TC_Iteration</DataEntry>
<Description>Turbo decoder iteration number ([1:20])</Description>
<HideCondition>0==ShowRxAlgorithmParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="TDD_Config" Type="PartParam">
<DataEntry>TDD_Config</DataEntry>
<Description>downlink and uplink allocations for TDD</Description>
<Enum>LTE_UL_Receiver_TDD_Config@LTE 8.9 Enums</Enum>
<HideCondition>0==ShowSystemParameters || 0==FrameMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Tmax" Type="PartParam">
<DataEntry>Tmax</DataEntry>
<Description>the maximum delay of multi-path channel. (used by MMSE channel estimator in PUSCH) ([0:inf))</Description>
<HideCondition>0==ShowRxAlgorithmParameters || 0==ChEstimatorMode</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="n_RNTI" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>radio network temporary identifier ([0, 65535])</Description>
<HideCondition>0==ShowSystemParameters</HideCondition>
<IsSettable><T>Bool</T><D>1</D></IsSettable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>0</D></Unit>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="PartListDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;G24;G24</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;aA2C;CH2C;mG234;We734</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item></Item>
<Item XName="R1" Type="Part">
<Category>Sources</Category>
<Description>Waveform Output from File</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>ReadFile@Data Flow Models</Model>
<ModelID />
<Netlist>output,2?Connect3</Netlist>
<ParentPartName>ReadFile@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>1</D></SimOverride>
<Symbol>SYM_ReadFile</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadN5106AFile@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadN6030File@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadSignalStudioFile@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_3" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadSDFFile@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_4" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadFile@Data Flow Models</ModelName>
<SymbolName>SYM_ReadFile</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>ReadFile__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="File" Type="PartParam">
<DataEntry>file_q.txt</DataEntry>
<Description>Input file name</Description>
<DocSymbol>F</DocSymbol>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Periodic" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Repeat file data when end of file is reached</Description>
<DocSymbol>P</DocSymbol>
<Enum>ReadFile__Periodic@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>ReadFile__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>ReadFile__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>ReadFile__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="File" Type="PartParam">
<DataEntry>file_q.txt</DataEntry>
<Description>Input file name</Description>
<DocSymbol>F</DocSymbol>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Periodic" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Repeat file data when end of file is reached</Description>
<DocSymbol>P</DocSymbol>
<Enum>ReadFile__Periodic@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>ReadFile__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>ReadFile__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="R2" Type="Part">
<Category>Math Scalar</Category>
<Description>Real and Imaginary to Complex Converter</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>RectToCx@Data Flow Models</Model>
<Netlist>real,1?Connect5|imag,2?Connect3|output,4?Part18</Netlist>
<ParentPartName>RectToCx@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>0</D></SimOverride>
<Symbol>SYM_RectToCx</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>RectToCx@Data Flow Models</ModelName>
<SymbolName>SYM_RectToCx</SymbolName>
<Item XName="ParamSet" Type="ParamSet" /></Item></Item>
<Item XName="ParamSet" Type="ParamSet" /></Item>
<Item XName="R3" Type="Part">
<Category>Sources</Category>
<Description>Waveform Output from File</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>ReadFile@Data Flow Models</Model>
<ModelID />
<Netlist>output,1?Connect5</Netlist>
<ParentPartName>ReadFile@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<SimOverride><T>Int</T><D>1</D></SimOverride>
<Symbol>SYM_ReadFile</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadN5106AFile@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadN6030File@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_2" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadSignalStudioFile@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_3" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadSDFFile@Data Flow Models</ModelName></Item>
<Item XName="ModelSet_4" Type="ModelListEntry">
<Indentifier />
<ModelName>ReadFile@Data Flow Models</ModelName>
<SymbolName>SYM_ReadFile</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>ReadFile__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="File" Type="PartParam">
<DataEntry>file_i.txt</DataEntry>
<Description>Input file name</Description>
<DocSymbol>F</DocSymbol>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Periodic" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Repeat file data when end of file is reached</Description>
<DocSymbol>P</DocSymbol>
<Enum>ReadFile__Periodic@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>ReadFile__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>ReadFile__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="BurstDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Sample delay within burst before the start of the burst length interval</Description>
<DocSymbol>DB</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[0:BurstPeriod-BurstLength]</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstLength" Type="PartParam">
<DataEntry>100</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst sample length</Description>
<DocSymbol>BL</DocSymbol>
<HideCondition>( BurstMode == 0 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="BurstMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Burst mode</Description>
<DocSymbol />
<Enum>ReadFile__BurstMode@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="BurstPeriod" Type="PartParam">
<DataEntry>200</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Samples from start of one burst to start of next</Description>
<DocSymbol>BP</DocSymbol>
<HideCondition>( BurstMode ~= 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="File" Type="PartParam">
<DataEntry>file_i.txt</DataEntry>
<Description>Input file name</Description>
<DocSymbol>F</DocSymbol>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="InitialDelay" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Output sample delay</Description>
<DocSymbol>D</DocSymbol>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range>[ 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="Periodic" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Repeat file data when end of file is reached</Description>
<DocSymbol>P</DocSymbol>
<Enum>ReadFile__Periodic@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>1</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleRate" Type="PartParam">
<DataEntry>Sample_Rate</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Explicit sample rate</Description>
<DocSymbol>S</DocSymbol>
<HideCondition>( SampleRateOption == 2 ) || ( ShowAdvancedParams ~= 1 )</HideCondition>
<Range>( 0:inf )</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="SampleRateOption" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Sample rate option</Description>
<DocSymbol>SO</DocSymbol>
<Enum>ReadFile__SampleRateOption@Data Flow Enums</Enum>
<HideCondition>ShowAdvancedParams ~= 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="ShowAdvancedParams" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Show advanced parameters</Description>
<DocSymbol />
<Enum>ReadFile__ShowAdvancedParams@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item>
<Item XName="S1" Type="Part">
<Category>Sinks</Category>
<Description>Data Sink</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>Sink@Data Flow Models</Model>
<ModelID />
<Netlist>input,6?Connect7</Netlist>
<ParentPartName>Sink@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShortSymbol />
<Symbol>SYM_Sink</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_0" Type="ModelListEntry">
<Indentifier />
<ModelName>Sink@Data Flow Models</ModelName>
<SymbolName>SYM_Sink</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ClippingLevel" Type="PartParam">
<DataEntry>1.0</DataEntry>
<Description>Clipping voltage level</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || NormalizeWaveform == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range>(0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ContinuousMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Run simulation in continuous mode</Description>
<DocSymbol />
<Enum>Sink__ContinuousMode@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DataFileName" Type="PartParam">
<DataEntry>SinkData</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file name</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="DataFileType" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file format</Description>
<DocSymbol />
<Enum>Sink__DataFileType@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DisableDataCollect" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Disable the collection of data</Description>
<DocSymbol />
<Enum>Sink__DisableDataCollect@Data Flow Enums</Enum>
<HideCondition>ContinuousMode == 0</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EquationBP" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoints</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationBPStates" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoint States</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationText" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Equation Text to Parse, edited in the equation set</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="Graph" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Graph to display the data in (if empty no graph is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="NormalizeWaveform" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize input signal magnitude to [-1,1] range before writing to file</Description>
<DocSymbol />
<Enum>Sink__NormalizeWaveform@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Keep sink data in dataset when workspace is saved</Description>
<DocSymbol />
<Enum>Sink__Persistence@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleStart" Type="PartParam">
<DataEntry>1200*140</DataEntry>
<Description>Sample number to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleStop" Type="PartParam">
<DataEntry>1200*140*2 - 1</DataEntry>
<Description>Sample number to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[SampleStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SinkTarget" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Location where simulation data is written</Description>
<DocSymbol />
<Enum>Sink__SinkTarget@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SkipFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Do not write characterization frequency (for complex envelope data) to file</Description>
<DocSymbol />
<Enum>Sink__SkipFrequency@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType == 2 || DataFileType == 3 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StartStopOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sink collection mode</Description>
<DocSymbol />
<Enum>Sink__StartStopOption@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Table" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Table to display the data in (if empty no table is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>Start_Time</DataEntry>
<Description>Time to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>Stop_Time</DataEntry>
<Description>Time to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[TimeStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ToSingleFile" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Write data from all inputs to the same file</Description>
<DocSymbol />
<Enum>Sink__ToSingleFile@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowSize" Type="PartParam">
<DataEntry>500</DataEntry>
<Description>Number of samples to collect and display in dynamically updated graph</Description>
<DocSymbol />
<HideCondition>ContinuousMode == 0</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="ClippingLevel" Type="PartParam">
<DataEntry>1.0</DataEntry>
<Description>Clipping voltage level</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || NormalizeWaveform == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range>(0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ContinuousMode" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Run simulation in continuous mode</Description>
<DocSymbol />
<Enum>Sink__ContinuousMode@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DataFileName" Type="PartParam">
<DataEntry>SinkData</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file name</Description>
<DocSymbol />
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="DataFileType" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Data file format</Description>
<DocSymbol />
<Enum>Sink__DataFileType@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="DisableDataCollect" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Disable the collection of data</Description>
<DocSymbol />
<Enum>Sink__DisableDataCollect@Data Flow Enums</Enum>
<HideCondition>ContinuousMode == 0</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="EquationBP" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoints</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationBPStates" Type="PartParam">
<DataEntry>[]</DataEntry>
<Description>Equation Breakpoint States</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>5</D></Validate></Item>
<Item XName="EquationText" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Equation Text to Parse, edited in the equation set</Description>
<DocSymbol />
<IsSettable><T>Bool</T><D>0</D></IsSettable>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="Graph" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Graph to display the data in (if empty no graph is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="NormalizeWaveform" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Normalize input signal magnitude to [-1,1] range before writing to file</Description>
<DocSymbol />
<Enum>Sink__NormalizeWaveform@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || ( DataFileType ~= 2 &amp;&amp; DataFileType ~= 3 ) || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Persistence" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Keep sink data in dataset when workspace is saved</Description>
<DocSymbol />
<Enum>Sink__Persistence@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SampleStart" Type="PartParam">
<DataEntry>1200*140</DataEntry>
<Description>Sample number to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SampleStop" Type="PartParam">
<DataEntry>1200*140*2 - 1</DataEntry>
<Description>Sample number to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 2</HideCondition>
<Range>[SampleStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item>
<Item XName="SinkTarget" Type="PartParam">
<DataEntry>0</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Location where simulation data is written</Description>
<DocSymbol />
<Enum>Sink__SinkTarget@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SkipFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Do not write characterization frequency (for complex envelope data) to file</Description>
<DocSymbol />
<Enum>Sink__SkipFrequency@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || DataFileType == 2 || DataFileType == 3 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="StartStopOption" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Sink collection mode</Description>
<DocSymbol />
<Enum>Sink__StartStopOption@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Table" Type="PartParam">
<DataEntry />
<Default><T>Bool</T><D>1</D></Default>
<Description>Table to display the data in (if empty no table is created)</Description>
<DocSymbol />
<HideCondition>SinkTarget == 1 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="TimeStart" Type="PartParam">
<DataEntry>Start_Time</DataEntry>
<Description>Time to start data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="TimeStop" Type="PartParam">
<DataEntry>Stop_Time</DataEntry>
<Description>Time to stop data collection</Description>
<DocSymbol />
<HideCondition>StartStopOption == 1</HideCondition>
<Range>[TimeStart:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="ToSingleFile" Type="PartParam">
<DataEntry>1</DataEntry>
<Default><T>Bool</T><D>1</D></Default>
<Description>Write data from all inputs to the same file</Description>
<DocSymbol />
<Enum>Sink__ToSingleFile@Data Flow Enums</Enum>
<HideCondition>SinkTarget == 0 || (ContinuousMode==1 &amp;&amp; DisableDataCollect==1)</HideCondition>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="WindowSize" Type="PartParam">
<DataEntry>500</DataEntry>
<Description>Number of samples to collect and display in dynamically updated graph</Description>
<DocSymbol />
<HideCondition>ContinuousMode == 0</HideCondition>
<Range>[1:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>11</D></Validate></Item></Item></Item>
<Item XName="V1" Type="Part">
<Category>Instrumentation</Category>
<Description>Keysight 89600B Vector Signal Analyzer</Description>
<Footprint />
<MathLang><T>Bool</T><D>1</D></MathLang>
<Model>VSA_89600B_Source@Data Flow Models</Model>
<ModelID />
<Netlist>out,5?Connect10|gap,3</Netlist>
<ParentPartName>VSA_89600B_Source@Algorithm Design</ParentPartName>
<SectionNum><T>Int</T><D>0</D></SectionNum>
<ShareParamValues><T>Int</T><D>1</D></ShareParamValues>
<ShortSymbol />
<Symbol>AutoSymDF{VSA Icon B}</Symbol>
<Item XName="ModelsParamSet" Type="ModelsParamSet">
<Item XName="ModelSet_1" Type="ModelListEntry">
<Indentifier />
<ModelName>VSA_89600B_Source@Data Flow Models</ModelName>
<SymbolName>AutoSymDF{VSA Icon B}</SymbolName>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AutoCapture" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Capture VSA input data at start-up</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__AutoCapture@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="AutoRange" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Perform a one-shot auto-range operation before acquisition.</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__AutoRange@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CenterFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Center frequency</Description>
<DocSymbol />
<HideCondition>SetCenterFrequency ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DefaultHardware" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Use VSA default hardware configuration</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__DefaultHardware@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrequencySpan" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>If non-zero, set the frequency span.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output port type</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__OutputType@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Pause" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Pause for user to manually adjust VSA settings</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__Pause@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Range" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>If non-zero and RecordingFile not set, set the range.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RecordingFile" Type="PartParam">
<DataEntry />
<Description>Name of recording file to recall into VSA to be played back</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="RecordingLength" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>If non-zero and RecordingFile not set, this parameter set the recording length.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RepeatData" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>VSA hardware measurement control</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__RepeatData@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetCenterFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Controls the CenterFrequency parameter.</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__SetCenterFrequency@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetupFile" Type="PartParam">
<DataEntry>LTEA_UL.set</DataEntry>
<Description>Name of setup file to recall into VSA</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="SetupUse" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>VSA setup file recall control</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__SetupUse@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TStep" Type="PartParam">
<DataEntry>1/SamplingRate</DataEntry>
<Description>Simulation time step</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Timeout" Type="PartParam">
<DataEntry>30</DataEntry>
<Description>Set the amount of waiting time for making measurement and acqiring measurement data. Time out if no valid data are available after the specified time span.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="VSATitle" Type="PartParam">
<DataEntry>Simulation output</DataEntry>
<Description>Text for VSA title bar</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="VSATrace" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>VSA trace that will supply data.</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__VSATrace@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="ParamSet" Type="ParamSet">
<Item XName="AutoCapture" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Capture VSA input data at start-up</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__AutoCapture@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="AutoRange" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Perform a one-shot auto-range operation before acquisition.</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__AutoRange@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="CenterFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Center frequency</Description>
<DocSymbol />
<HideCondition>SetCenterFrequency ~= 1</HideCondition>
<Range>(-inf:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="DefaultHardware" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Use VSA default hardware configuration</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__DefaultHardware@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="FrequencySpan" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>If non-zero, set the frequency span.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>1001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="OutputType" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Output port type</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__OutputType@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Pause" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>Pause for user to manually adjust VSA settings</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__Pause@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="Range" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>If non-zero and RecordingFile not set, set the range.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>9001</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RecordingFile" Type="PartParam">
<DataEntry />
<Description>Name of recording file to recall into VSA to be played back</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="RecordingLength" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>If non-zero and RecordingFile not set, this parameter set the recording length.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="RepeatData" Type="PartParam">
<DataEntry>2</DataEntry>
<Description>VSA hardware measurement control</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__RepeatData@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetCenterFrequency" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>Controls the CenterFrequency parameter.</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__SetCenterFrequency@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="SetupFile" Type="PartParam">
<DataEntry>LTEA_UL.set</DataEntry>
<Description>Name of setup file to recall into VSA</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>10</D></Validate></Item>
<Item XName="SetupUse" Type="PartParam">
<DataEntry>0</DataEntry>
<Description>VSA setup file recall control</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__SetupUse@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Validate><T>Int</T><D>16</D></Validate></Item>
<Item XName="TStep" Type="PartParam">
<DataEntry>1/SamplingRate</DataEntry>
<Description>Simulation time step</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="Timeout" Type="PartParam">
<DataEntry>30</DataEntry>
<Description>Set the amount of waiting time for making measurement and acqiring measurement data. Time out if no valid data are available after the specified time span.</Description>
<DocSymbol />
<Range>[0:inf)</Range>
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Show><T>Bool</T><D>0</D></Show>
<Unit><T>Int</T><D>7004</D></Unit>
<Validate><T>Int</T><D>0</D></Validate></Item>
<Item XName="VSATitle" Type="PartParam">
<DataEntry>Simulation output</DataEntry>
<Description>Text for VSA title bar</Description>
<DocSymbol />
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>4</D></Validate></Item>
<Item XName="VSATrace" Type="PartParam">
<DataEntry>1</DataEntry>
<Description>VSA trace that will supply data.</Description>
<DocSymbol />
<Enum>VSA_89600B_Source__VSATrace@Data Flow Enums</Enum>
<Range />
<RunTimeTunable><T>Bool</T><D>0</D></RunTimeTunable>
<Validate><T>Int</T><D>16</D></Validate></Item></Item></Item></Item>
<Item XName="Schematic" Type="CSchematic">
<SchVer><T>Int</T><D>1</D></SchVer>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPage><T>Int</T><D>1</D></ShowPage>
<Shown><T>Int</T><D>15354</D></Shown>
<SymRotate><T>Double</T><D>0</D></SymRotate>
<SymScale><T>Double</T><D>1</D></SymScale>
<Units><T>Int</T><D>6003</D></Units>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.909090909090907</D></Size></Item>
<Item XName="Height" Type="Param">
<DataEntry>12</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="Annotate0" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>750.00000000000364</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>7749.9999882195116</D></PosX>
<PosY><T>Double</T><D>8625.0004200356307</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>3750.0000000000291</D></Width>
<ZOrder><T>Int</T><D>3</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.11111111111109</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BER/BLER&#x000D;&#x000A;</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate1" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>1500</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>6749.9999999999982</D></PosX>
<PosY><T>Double</T><D>2624.9999999999995</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>10379.875</D></Width>
<ZOrder><T>Int</T><D>36</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>500</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>LTE_A_UL_SISO_VSA</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="Annotate4" Type="TextA">
<BorderColor><T>Int</T><D>255</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Filled><T>Bool</T><D>1</D></Filled>
<Height><T>Double</T><D>625</D></Height>
<HorizMargin><T>Int</T><D>50</D></HorizMargin>
<Justification><T>Int</T><D>5</D></Justification>
<PosX><T>Double</T><D>16373.001953124993</D></PosX>
<PosY><T>Double</T><D>4500</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<ToPoint><T>Bool</T><D>0</D></ToPoint>
<VertMargin><T>Int</T><D>50</D></VertMargin>
<Width><T>Double</T><D>2125</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder>
<Item XName="Font" Type="Font">
<Angle><T>Int</T><D>0</D></Angle>
<Color><T>Int</T><D>0</D></Color>
<Italic><T>Int</T><D>0</D></Italic>
<Name>Arial</Name>
<Size><T>Double</T><D>361.11111111111109</D></Size>
<Weight><T>Int</T><D>400</D></Weight></Item>
<Item XName="Text" Type="Param">
<DataEntry>BB Rx</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item></Item>
<Item XName="B0" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>2500</D></Height>
<PosX><T>Double</T><D>7749.99986614917</D></PosX>
<PosY><T>Double</T><D>8500.0004200356125</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>4000</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="B2" Type="RectA">
<BorderColor><T>Int</T><D>-16777215</D></BorderColor>
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<BorderWeight><T>Int</T><D>3</D></BorderWeight>
<Color><T>Int</T><D>-16777215</D></Color>
<Height><T>Double</T><D>4999.9999999999991</D></Height>
<PosX><T>Double</T><D>16373.001953124993</D></PosX>
<PosY><T>Double</T><D>4375</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Treat><T>Int</T><D>0</D></Treat>
<Width><T>Double</T><D>2250</D></Width>
<ZOrder><T>Int</T><D>2</D></ZOrder></Item>
<Item XName="Connect0" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;WQ834;m}434;8j634;m}434;8j634;ek534</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>-2250.0001338508227</D></PosX>
<PosY><T>Double</T><D>-749.99957996438752</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect1" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;WQ834;WW434;eh734;WW434</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">RxBits</NetLabel>
<PosX><T>Double</T><D>-2250.0001338508227</D></PosX>
<PosY><T>Double</T><D>-749.99957996438752</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>0</D></eRight></Item>
<Item XName="Connect10" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;1O9934;Goz24;V534;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>2</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect3" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;Gu934;G{r24;8aC34;G{r24;18aC34;Jz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>2</D></eRight></Item>
<Item XName="Connect4" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;W0qiH34;8s034;W084I34;8s034</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13">RxBits</NetLabel>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>0</D></eRight></Item>
<Item XName="Connect5" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;6;Gu934;uJ234;8aC34;uJ234;18aC34;WH{24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>2</D></eRight></Item>
<Item XName="Connect6" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;4jH34;mpy24;8CI34;mpy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect7" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;4;RvJ34;mpy24;WWK34;mpy24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>1</D></eRight></Item>
<Item XName="Connect9" Type="SchConnector">
<BorderColor><T>Int</T><D>0</D></BorderColor>
<BorderStyle><T>Int</T><D>0</D></BorderStyle>
<BorderWeight><T>Int</T><D>1</D></BorderWeight>
<Coords><T>Array_Dbl64</T><D>1;8;8dA34;8m434;8dA34;Gl}24;O9934;Gl}24;1O9934;Goz24</D></Coords>
<Filled><T>Bool</T><D>0</D></Filled>
<NetLabel Attrib="13" />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<eLeft><T>Int</T><D>1</D></eLeft>
<eRight><T>Int</T><D>2</D></eRight></Item>
<Item XName="Display0" Type="SchematicDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;Ky14;WQ14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;eOv24;Gev24;W{L34;lnWumkH8434</D></PVPort>
<Show><T>Bool</T><D>0</D></Show></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>90.909090909090907</D></Size></Item>
<Item XName="PageBox" Type="PageBox">
<Alpha><T>Int</T><D>32</D></Alpha>
<Color><T>Int</T><D>128</D></Color>
<Height><T>Double</T><D>11999</D></Height>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<Width><T>Double</T><D>22999</D></Width></Item>
<Item XName="Part0" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>B1</Designator>
<PosX><T>Double</T><D>9375.0012487725617</D></PosX>
<PosY><T>Double</T><D>10375.000220297159</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Bits</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pB1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>B1 {DataPattern@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pDataPattern" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>DataPattern=PN9</Text></Item></Item></Item>
<Item XName="Part1" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>L1</Designator>
<PosX><T>Double</T><D>10249.99986614917</D></PosX>
<PosY><T>Double</T><D>10000.000420035656</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_BER_FER@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>589.6669921875</D></PosX>
<PosY><T>Double</T><D>300.6376953125</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pL1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>L1 {LTE_A_BER_FER@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Enable256QAM=NO</Text></Item>
<Item XName="_pEstRelVariance" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>564.1</D></PosY>
<Text>EstRelVariance=0.0001</Text></Item>
<Item XName="_pFrameStart" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>FrameStart=1</Text></Item>
<Item XName="_pFrameStop" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>451.28</D></PosY>
<Text>FrameStop=1 [NumFrames]</Text></Item>
<Item XName="_pUE_TransMode" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>UE_TransMode=Mode 1</Text></Item></Item></Item>
<Item XName="Part14" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>R2</Designator>
<PosX><T>Double</T><D>14625.002075195334</D></PosX>
<PosY><T>Double</T><D>7750.0000000000837</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_RectToCx</Symbol>
<ZOrder><T>Int</T><D>30</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>866.9375</D></PosX>
<PosY><T>Double</T><D>295</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pR2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>R2 {RectToCx@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item></Item></Item>
<Item XName="Part18" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>LTE_A_UL_Rcv_1</Designator>
<PosX><T>Double</T><D>16375.002859996785</D></PosX>
<PosY><T>Double</T><D>7625.0001581631732</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_LTE_A_UL_Rcv@LTE Advanced Symbols</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>889.6865234375</D></PosX>
<PosY><T>Double</T><D>1170</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pLTE_A_UL_Rcv_1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>LTE_A_UL_Rcv_1 {LTE_A_UL_Rcv@LTE Advanced Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pAMC_Enable" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>AMC_Enable=NO</Text></Item>
<Item XName="_pActivateDMRSwithOOC" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>ActivateDMRSwithOOC=YES</Text></Item>
<Item XName="_pEnable256QAM" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>Enable256QAM=NO</Text></Item></Item></Item>
<Item XName="Part2" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>R1</Designator>
<PosX><T>Double</T><D>13250.000976562491</D></PosX>
<PosY><T>Double</T><D>5625.0000000000018</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_ReadFile</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="Override" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>8388736</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Disabled: OPEN</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="__pR1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>R1 {ReadFile@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFile" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11184810</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>File=file_q.txt</Text></Item>
<Item XName="_pPeriodic" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11184810</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>Periodic=YES</Text></Item></Item></Item>
<Item XName="Part3" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>R3</Designator>
<PosX><T>Double</T><D>13250.000976562489</D></PosX>
<PosY><T>Double</T><D>9375</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_ReadFile</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>-596</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="Override" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>8388736</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Disabled: OPEN</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="__pR3" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>R3 {ReadFile@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFile" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11184810</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>File=file_i.txt</Text></Item>
<Item XName="_pPeriodic" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11184810</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>Periodic=YES</Text></Item></Item></Item>
<Item XName="Part4" Type="SchPart">
<CenterX><T>Double</T><D>250</D></CenterX>
<CenterY><T>Double</T><D>250</D></CenterY>
<Description>Keysight 89600B Vector Signal Analyzer</Description>
<Designator>V1</Designator>
<PosX><T>Double</T><D>9000.0000000000455</D></PosX>
<PosY><T>Double</T><D>6874.9999999999864</D></PosY>
<Selected><T>Bool</T><D>1</D></Selected>
<Symbol>AutoSymDF{VSA Icon B}</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>1404</D></PosX>
<PosY><T>Double</T><D>1045</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pV1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>V1 {VSA_89600B_Source@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pOutputType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>OutputType=Timed (Envelope/Real Baseband)</Text></Item>
<Item XName="_pVSATitle" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>VSATitle=Simulation output</Text></Item>
<Item XName="_pVSATrace" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>VSATrace=B</Text></Item></Item></Item>
<Item XName="Part5" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>D1</Designator>
<PosX><T>Double</T><D>18624.999999999993</D></PosX>
<PosY><T>Double</T><D>7375</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_DynamicUnpack_M</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>862.75</D></PosX>
<PosY><T>Double</T><D>310.625</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pD1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>D1 {DynamicUnpack_M@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFormat" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Format=ColumnMajor</Text></Item></Item></Item>
<Item XName="Part6" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>S1</Designator>
<PosX><T>Double</T><D>20999.000000000047</D></PosX>
<PosY><T>Double</T><D>7374.9999999999982</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Sink</Symbol>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>596</D></PosX>
<PosY><T>Double</T><D>232.5</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pS1" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>S1 {Sink@Data Flow Models}</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pStartStopOption" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>StartStopOption=Samples</Text></Item></Item></Item>
<Item XName="Part7" Type="SchPart">
<CenterX><T>Double</T><D>0</D></CenterX>
<CenterY><T>Double</T><D>0</D></CenterY>
<Designator>D2</Designator>
<PosX><T>Double</T><D>12875.00207519532</D></PosX>
<PosY><T>Double</T><D>7625.0000000000837</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_Demodulator</Symbol>
<ZOrder><T>Int</T><D>28</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>875</D></PosX>
<PosY><T>Double</T><D>420</D></PosY>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pD2" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>D2</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pFCarrier" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>FCarrier=2e+9 Hz [FCarrier]</Text></Item>
<Item XName="_pOutputType" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>OutputType=I/Q</Text></Item></Item></Item>
<Item XName="Part8" Type="SchPart">
<Designator>LTEA_CA_40MHz_Spectrum</Designator>
<PosX><T>Double</T><D>13625.000004523063</D></PosX>
<PosY><T>Double</T><D>10624.999812028946</D></PosY>
<Selected><T>Bool</T><D>0</D></Selected>
<Symbol>SYM_SpectrumAnalyzer</Symbol>
<TextOrigin><T>Array_Dbl64</T><D>1;2;G4QB24;mutj14</D></TextOrigin>
<ZOrder><T>Int</T><D>61</D></ZOrder>
<Item XName="DrawParams" Type="DrawGroup">
<PosX><T>Double</T><D>877.033203125</D></PosX>
<PosY><T>Double</T><D>238.98583984375</D></PosY>
<ZOrder><T>Int</T><D>1</D></ZOrder>
<Item XName="__pLTEA_CA_40MHz_Spectrum" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>0</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<Text>LTEA_CA_40MHz_Spectrum</Text>
<Visible><T>Bool</T><D>1</D></Visible></Item>
<Item XName="_pMode" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>112.82</D></PosY>
<Text>Mode=TimeGate</Text></Item>
<Item XName="_pSegmentTime" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>338.46000000000004</D></PosY>
<Text>SegmentTime=50 &#x03BC;s</Text></Item>
<Item XName="_pStart" Type="SchParameter">
<BorderStyle><T>Int</T><D>5</D></BorderStyle>
<Filled><T>Bool</T><D>0</D></Filled>
<FontColor><T>Int</T><D>11141120</D></FontColor>
<Justification><T>Int</T><D>1</D></Justification>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>225.64</D></PosY>
<Text>Start=0 s</Text></Item></Item></Item></Item>
<Item XName="PartLength" Type="Param">
<DataEntry>1.0</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item>
<Item XName="SnapGrid" Type="Param">
<Data><T>Double</T><D>125</D></Data>
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="Width" Type="Param">
<DataEntry>23</DataEntry>
<Unit><T>Int</T><D>6003</D></Unit></Item></Item></Item>
<Item XName="LTE_A_UL_SISO_VSA_Analysis" UserName="LTE_A_UL_SISO_VSA_Analysis" Type="Data Flow Analysis">
<AutoRecalc><T>Bool</T><D>0</D></AutoRecalc>
<AutoSave><T>Int</T><D>0</D></AutoSave>
<CollectFixedPtData><T>Int</T><D>0</D></CollectFixedPtData>
<DataFlowInformation><T>Int</T><D>0</D></DataFlowInformation>
<DeadlockResolution><T>Int</T><D>0</D></DeadlockResolution>
<NeedRun><T>Bool</T><D>1</D></NeedRun>
<OutList><T>Array_BString</T><D>1;0;</D></OutList>
<RepeatableRandomSequences><T>Int</T><D>1</D></RepeatableRandomSequences>
<RunTimeTuning><T>Bool</T><D>0</D></RunTimeTuning>
<SchedulerType><T>Int</T><D>0</D></SchedulerType>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowPtolemyErrors><T>Bool</T><D>1</D></ShowPtolemyErrors>
<Item XName="ConfigurationName" Type="Param">
<DataEntry />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="CustomSinks" Type="SerItem" />
<Item XName="Cycle_Accurate" Type="Param">
<Data><T>Int</T><D>1</D></Data></Item>
<Item XName="DCAnalysis" Type="Param">
<Data /></Item>
<Item XName="DataName" Type="Param">
<DataEntry>LTE_A_UL_SISO_VSA_Analysis_Data</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="Data_Persistence" Type="Param">
<Data><T>Int</T><D>0</D></Data></Item>
<Item XName="DefaultNumericStart" Type="Param">
<DataEntry>0</DataEntry></Item>
<Item XName="DefaultNumericStop" Type="Param">
<DataEntry>100</DataEntry></Item>
<Item XName="DefaultSeed" Type="Param">
<Data>1234567</Data></Item>
<Item XName="DefaultTimeStart" Type="Param">
<DataEntry>0</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DefaultTimeStop" Type="Param">
<DataEntry>100</DataEntry>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="DesignName" Type="Param">
<DataEntry>LTE_A_UL_SISO_VSA</DataEntry>
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="FreqRes" Type="Param">
<Data><T>Double</T><D>9.9999999999999995e-07</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Freq_Resolution" Type="Param">
<Data><T>Double</T><D>50</D></Data>
<Unit><T>Int</T><D>1001</D></Unit></Item>
<Item XName="HBAnalysis" Type="Param">
<Data /></Item>
<Item XName="NumSamples" Type="Param">
<Data><T>Int</T><D>1024</D></Data></Item>
<Item XName="Num_Samples" Type="Param">
<DataEntry>20000</DataEntry></Item>
<Item XName="ProfileTimesFile" Type="Param">
<Data /></Item>
<Item XName="SampleRate" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="Sample_Rate" Type="Param">
<DataEntry>1</DataEntry>
<Unit><T>Int</T><D>1000</D></Unit></Item>
<Item XName="ScheduleLogFile" Type="Param">
<Data /></Item>
<Item XName="Start_Time" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Stop_Time" Type="Param">
<Data><T>Double</T><D>0.019999</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Temperature" UserName="RoomTemp" Help="8228" Type="Param">
<DataEntry>27.0</DataEntry>
<Unit><T>Int</T><D>12001</D></Unit></Item>
<Item XName="TimeSpacing" Type="Param">
<Data><T>Double</T><D>0.000977</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStart" Type="Param">
<Data><T>Double</T><D>0</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="TimeStop" Type="Param">
<Data><T>Double</T><D>1</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item>
<Item XName="Time_Spacing" Type="Param">
<Data><T>Double</T><D>9.9999999999999995e-07</D></Data>
<Unit><T>Int</T><D>7002</D></Unit></Item></Item>
<Item XName="LTE_A_UL_SISO_VSA_Analysis_LTEA_CA_40MHz_Spectrum_Power" UserName="LTE_A_UL_SISO_VSA_Analysis_LTEA_CA_40MHz_Spectrum_Power" Type="Rectangular Graph">
<AaBackgnd><T>Bool</T><D>0</D></AaBackgnd>
<AaTraces><T>Bool</T><D>1</D></AaTraces>
<AllowAA><T>Bool</T><D>0</D></AllowAA>
<DefContext>LTE_A_UL_SISO_VSA_Analysis_Data</DefContext>
<GoalFill><T>Int</T><D>2</D></GoalFill>
<GoalLine><T>Int</T><D>1</D></GoalLine>
<LastAxisTab>Y</LastAxisTab>
<MarkerLine><T>Int</T><D>1</D></MarkerLine>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowColumns><T>Bool</T><D>0</D></ShowColumns>
<ShowOptTargets><T>Bool</T><D>1</D></ShowOptTargets>
<ShowPoints><T>Bool</T><D>1</D></ShowPoints>
<ShowYieldTargets><T>Bool</T><D>0</D></ShowYieldTargets>
<Title>LTEA_CA_40MHz_Spectrum_Power</Title>
<Item XName="AxisQueue" Type="AxisQueue">
<Current><T>Int</T><D>0</D></Current>
<Top><T>Int</T><D>0</D></Top></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>14</D></Size></Item>
<Item XName="Height" Type="Param">
<Data><T>Double</T><D>0.10294140625</D></Data></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="AxisX" UserName="Frequency (Hz)" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>2</D></AxisType>
<InUse><T>Bool</T><D>0</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>2015360000</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>1984640000</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>0</D></TextColor>
<TitleColor><T>Int</T><D>0</D></TitleColor>
<Unit><T>Int</T><D>1001</D></Unit>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="AxisY" UserName="LTEA_CA_40MHz_Spectrum_Power (dBm)" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>0</D></AxisType>
<InUse><T>Bool</T><D>0</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>9.9999999999999994e-12</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>1.0e-17</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>14680224</D></TextColor>
<TitleColor><T>Int</T><D>14680224</D></TitleColor>
<TitleOverride />
<Unit><T>Int</T><D>43770</D></Unit>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="AxisY2" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>1</D></AxisType>
<InUse><T>Bool</T><D>0</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>10</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>0</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>0</D></TextColor>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="Display0" Type="GraphDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;t14;Go14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;59Ia8H2}p24;shNlUzPgl24</D></PVPort>
<PanX><T>Double</T><D>0</D></PanX>
<PanY><T>Double</T><D>0</D></PanY>
<Show><T>Bool</T><D>0</D></Show>
<ShowCmd><T>Int</T><D>2</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;;J2;79;W6</D></Window>
<ZOrder><T>Int</T><D>4</D></ZOrder>
<Zoom><T>Double</T><D>1</D></Zoom></Item>
<Item XName="Legend" Type="Legend">
<Color><T>Int</T><D>1073741824</D></Color>
<Height><T>Double</T><D>156.4149284362793</D></Height>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>3896.3963412487601</D></PosY>
<Width><T>Double</T><D>5116.141732283465</D></Width>
<ZOrder><T>Int</T><D>8000</D></ZOrder>
<Item XName="Font" Type="Font">
<Name>Arial</Name>
<Size><T>Double</T><D>8</D></Size></Item></Item>
<Item XName="MkrGroup" Type="MkrGroup">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<ZOrder><T>Int</T><D>7000</D></ZOrder></Item>
<Item XName="Series0" Type="GraphSeries">
<Color><T>Int</T><D>14680224</D></Color>
<Label />
<Meas>LTEA_CA_40MHz_Spectrum_Power</Meas>
<PPVar />
<PlotType />
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>7</D></SeriesType>
<SymbolShape><T>Int</T><D>2</D></SymbolShape>
<ZOrder><T>Int</T><D>9000</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>Inl_i=LTEA_CA_40MHz_Spectrum_Power</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock" /></Item></Item></Item>
<Item XName="Width" Type="Param">
<Data><T>Double</T><D>0.12995</D></Data></Item></Item>
<Item XName="LTE_A_UL_SISO_VSA_Analysis_S1" UserName="LTE_A_UL_SISO_VSA_Analysis_S1" Type="Rectangular Graph">
<AaBackgnd><T>Bool</T><D>0</D></AaBackgnd>
<AaTraces><T>Bool</T><D>1</D></AaTraces>
<AllowAA><T>Bool</T><D>0</D></AllowAA>
<DefContext>LTE_A_UL_SISO_VSA_Analysis_Data</DefContext>
<GoalFill><T>Int</T><D>2</D></GoalFill>
<GoalLine><T>Int</T><D>1</D></GoalLine>
<LastAxisTab>X</LastAxisTab>
<MarkerLine><T>Int</T><D>1</D></MarkerLine>
<Selected><T>Bool</T><D>0</D></Selected>
<ShowColumns><T>Bool</T><D>0</D></ShowColumns>
<ShowOptTargets><T>Bool</T><D>1</D></ShowOptTargets>
<ShowPoints><T>Bool</T><D>1</D></ShowPoints>
<ShowYieldTargets><T>Bool</T><D>0</D></ShowYieldTargets>
<Title>S1</Title>
<Item XName="AxisQueue" Type="AxisQueue">
<Current><T>Int</T><D>0</D></Current>
<Top><T>Int</T><D>0</D></Top></Item>
<Item XName="Font" Type="Font">
<Size><T>Double</T><D>14</D></Size></Item>
<Item XName="Height" Type="Param">
<Data><T>Double</T><D>0.20500833333333332</D></Data></Item>
<Item XName="Page" Type="PageMgr">
<Item XName="AxisX" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>2</D></AxisType>
<InUse><T>Bool</T><D>1</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>1.0033896089282757</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>-0.99705397302005849</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>0</D></TextColor>
<TitleColor><T>Int</T><D>0</D></TitleColor>
<TitleOverride />
<Unit><T>Int</T><D>0</D></Unit>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="AxisY" UserName="y" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>0</D></AxisType>
<InUse><T>Bool</T><D>1</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>2</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>-2</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>16711680</D></TextColor>
<TitleColor><T>Int</T><D>16711680</D></TitleColor>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="AxisY2" Type="GrAxis">
<AutoScale><T>Bool</T><D>1</D></AutoScale>
<AxisType><T>Int</T><D>1</D></AxisType>
<InUse><T>Bool</T><D>0</D></InUse>
<LogScale><T>Bool</T><D>0</D></LogScale>
<MajorColor><T>Int</T><D>0</D></MajorColor>
<MajorTick><T>Int</T><D>1</D></MajorTick>
<Max><T>Double</T><D>10</D></Max>
<MaxPT><T>Int</T><D>0</D></MaxPT>
<Min><T>Double</T><D>0</D></Min>
<MinPT><T>Int</T><D>0</D></MinPT>
<MinorColor><T>Int</T><D>12632256</D></MinorColor>
<MinorTick><T>Int</T><D>2</D></MinorTick>
<NumMajorDiv><T>Int</T><D>10</D></NumMajorDiv>
<NumMinorDiv><T>Int</T><D>2</D></NumMinorDiv>
<ShowMajorGrid><T>Bool</T><D>1</D></ShowMajorGrid>
<ShowMinorGrid><T>Bool</T><D>1</D></ShowMinorGrid>
<TextColor><T>Int</T><D>0</D></TextColor>
<Visible><T>Bool</T><D>1</D></Visible>
<ZOrder><T>Int</T><D>10000</D></ZOrder>
<Item XName="Font" Type="Font">
<Size><T>Int</T><D>9</D></Size></Item></Item>
<Item XName="Display0" Type="GraphDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;NS24;Y424</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;25AKeGS2L34;QCknu6pX}24</D></PVPort>
<PanX><T>Double</T><D>0</D></PanX>
<PanY><T>Double</T><D>0</D></PanY>
<Show><T>Bool</T><D>0</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;f{}}}};q1;9D;q9</D></Window>
<ZOrder><T>Int</T><D>6</D></ZOrder>
<Zoom><T>Double</T><D>1</D></Zoom></Item>
<Item XName="Legend" Type="Legend">
<Color><T>Int</T><D>1073741824</D></Color>
<Height><T>Double</T><D>156.4149284362793</D></Height>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>7914.7792972855041</D></PosY>
<Width><T>Double</T><D>21542.814960629919</D></Width>
<ZOrder><T>Int</T><D>8000</D></ZOrder>
<Item XName="Font" Type="Font">
<Name>Arial</Name>
<Size><T>Double</T><D>8</D></Size></Item></Item>
<Item XName="MkrGroup" Type="MkrGroup">
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<ZOrder><T>Int</T><D>7000</D></ZOrder></Item>
<Item XName="Series0" Type="GraphSeries">
<Color><T>Int</T><D>16711680</D></Color>
<Context>&lt; Post Processed &gt;</Context>
<DataFormat><T>Int</T><D>0</D></DataFormat>
<Label />
<Meas>y</Meas>
<MeasFormat />
<MeasGroup />
<MeasSource><T>Int</T><D>2</D></MeasSource>
<OnRight><T>Bool</T><D>0</D></OnRight>
<PPVar>y</PPVar>
<PlotType>PointPlot</PlotType>
<PosX><T>Double</T><D>0</D></PosX>
<PosY><T>Double</T><D>0</D></PosY>
<SeriesType><T>Int</T><D>2</D></SeriesType>
<SymbolShape><T>Int</T><D>2</D></SymbolShape>
<UserHide><T>Bool</T><D>0</D></UserHide>
<ZOrder><T>Int</T><D>9000</D></ZOrder>
<Item XName="Eqns" Type="Equation">
<Text>% -------------------------------------------------------------------------------&#x000D;&#x000A;% SamplesPerSymbol: Sets the number of samples per symbol.&#x000D;&#x000A;%                   It MUST be a POSITIVE integer.&#x000D;&#x000A;%&#x000D;&#x000A;% StartUpDelay: Sets the number of startup samples that will be removed.&#x000D;&#x000A;%               It MUST be a NON-NEGATIVE integer.&#x000D;&#x000A;%               In addition, when SamplesPerSymbol is greater than 1, it sets&#x000D;&#x000A;%               the downsampling phase and so it must be carefully selected&#x000D;&#x000A;%               to downsample the input signal at the optimal sampling instant.&#x000D;&#x000A;% -------------------------------------------------------------------------------&#x000D;&#x000A;&#x000D;&#x000A;% -------------------------------------------------------------------------------&#x000D;&#x000A;% ENTER DESIRED GRAPH CHARACTERISTICS HERE&#x000D;&#x000A;&#x000D;&#x000A;SamplesPerSymbol = 1;&#x000D;&#x000A;StartUpDelay = 0;&#x000D;&#x000A;&#x000D;&#x000A;% END CHANGES&#x000D;&#x000A;% -------------------------------------------------------------------------------&#x000D;&#x000A;&#x000D;&#x000A;% Reset variables to default if they are out of bounds&#x000D;&#x000A;&#x000D;&#x000A;if ( SamplesPerSymbol &lt; 1 )&#x000D;&#x000A;&#x0009;SamplesPerSymbol = 1;&#x000D;&#x000A;end&#x000D;&#x000A;&#x000D;&#x000A;if ( StartUpDelay &lt; 0 )&#x000D;&#x000A;&#x0009;StartUpDelay = 0;&#x000D;&#x000A;end&#x000D;&#x000A;&#x000D;&#x000A;using(&apos;LTE_A_UL_SISO_VSA_Analysis_Data&apos;);&#x000D;&#x000A;&#x000D;&#x000A;y = S1( StartUpDelay+1:SamplesPerSymbol:end );&#x000D;&#x000A;</Text>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock" /></Item></Item></Item>
<Item XName="Width" Type="Param">
<Data><T>Double</T><D>0.54718749999999994</D></Data></Item></Item>
<Item XName="Page" Type="PageMgr" />
<Item XName="Sweep_LTE_A_UL_SISO_BER" UserName="Sweep_LTE_A_UL_SISO_BER" Type="Sweep">
<AutoRecalc><T>Bool</T><D>0</D></AutoRecalc>
<BaseAnalysis>LTE_A_UL_SISO_BER_ Analysis</BaseAnalysis>
<NeedRun><T>Bool</T><D>1</D></NeedRun>
<ParmName>Designs\LTE_A_UL_SISO_BER\Parameters\ParamSet\SNR</ParmName>
<Selected><T>Bool</T><D>0</D></Selected>
<Item XName="ConfigurationName" Type="Param">
<Data />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="CustomSinks" Type="SerItem" />
<Item XName="DCAnalysis" Type="Param">
<Data /></Item>
<Item XName="DataName" Type="Param">
<DataEntry />
<TextParam><T>Bool</T><D>1</D></TextParam></Item>
<Item XName="Delta" Type="Param">
<DataEntry>0.5</DataEntry>
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="DesignName" Type="Param">
<Data /></Item>
<Item XName="End" Type="Param">
<DataEntry>1</DataEntry>
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="HBAnalysis" Type="Param">
<Data /></Item>
<Item XName="List" Type="Param">
<DataEntry />
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="NumPoints" Type="Param">
<DataEntry>6</DataEntry></Item>
<Item XName="Start" Type="Param">
<DataEntry>-2</DataEntry>
<Unit><T>Int</T><D>0</D></Unit></Item>
<Item XName="SweepType" Type="Param">
<Data><T>Int</T><D>2</D></Data></Item>
<Item XName="Temperature" UserName="RoomTemp" Help="8228" Type="Param">
<DataEntry>16.85</DataEntry>
<Unit><T>Int</T><D>12001</D></Unit></Item></Item></Item>
<Item XName="GlobalEqns" Attrib="14" Type="Equation">
<Text>FREQ=1e6;&#x000D;&#x000A;TIME=0.0;&#x000D;&#x000A;TEMPERATURE=16.85;&#x000D;&#x000A;Start_Time=0.0000000000000000e+00;&#x000D;&#x000A;setdisplayunit(Start_Time, &apos;s&apos;);&#x000D;&#x000A;Stop_Time=1.9998999999999999e-02;&#x000D;&#x000A;setdisplayunit(Stop_Time, &apos;s&apos;);&#x000D;&#x000A;Time_Spacing=9.9999999999999995e-07;&#x000D;&#x000A;setdisplayunit(Time_Spacing, &apos;s&apos;);&#x000D;&#x000A;Num_Samples=2.0000000000000000e+04;&#x000D;&#x000A;Sample_Rate=1.0000000000000000e+06;&#x000D;&#x000A;setdisplayunit(Sample_Rate, &apos;Hz&apos;);&#x000D;&#x000A;Freq_Resolution=5.0000000000000000e+01;&#x000D;&#x000A;setdisplayunit(Freq_Resolution, &apos;Hz&apos;);&#x000D;&#x000A;Data_Persistence=0.0000000000000000e+00;&#x000D;&#x000A;Start_Time_SC=0;&#x000D;&#x000A;setdisplayunit(Start_Time_SC, &apos;s&apos;);&#x000D;&#x000A;Stop_Time_SC=1;&#x000D;&#x000A;setdisplayunit(Stop_Time_SC, &apos;s&apos;);&#x000D;&#x000A;Num_Samples_SC=1001;&#x000D;&#x000A;</Text>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock">
<Item XName="Data_Persistence" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="FREQ" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>1000000</D></Data></Item>
<Item XName="Freq_Resolution" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>50</D></Data>
<SIUnits />
<Unit><T>Int</T><D>1001</D></Unit></Item>
<Item XName="Num_Samples" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>20000</D></Data></Item>
<Item XName="Num_Samples_SC" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>1001</D></Data></Item>
<Item XName="Sample_Rate" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>1000000</D></Data>
<SIUnits />
<Unit><T>Int</T><D>1001</D></Unit></Item>
<Item XName="Start_Time" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>0</D></Data>
<SIUnits />
<Unit><T>Int</T><D>7004</D></Unit></Item>
<Item XName="Start_Time_SC" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>0</D></Data>
<SIUnits />
<Unit><T>Int</T><D>7004</D></Unit></Item>
<Item XName="Stop_Time" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>0.019999</D></Data>
<SIUnits />
<Unit><T>Int</T><D>7004</D></Unit></Item>
<Item XName="Stop_Time_SC" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>1</D></Data>
<SIUnits />
<Unit><T>Int</T><D>7004</D></Unit></Item>
<Item XName="TEMPERATURE" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>16.85</D></Data></Item>
<Item XName="TIME" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>0</D></Data></Item>
<Item XName="Time_Spacing" Type="Variable">
<Creator>GlobalEqns</Creator>
<Data><T>Double</T><D>9.9999999999999995e-07</D></Data>
<SIUnits />
<Unit><T>Int</T><D>7004</D></Unit></Item></Item></Item>
<Item XName="Notes" UserName="Notes" Type="Notes">
<Selected><T>Bool</T><D>0</D></Selected>
<Text>&lt;FONT size=2&gt;&#x000D;&#x000A;&lt;P class=MsoTitle style=&quot;BORDER-RIGHT: medium none; PADDING-RIGHT: 0in; BORDER-TOP: medium none; PADDING-LEFT: 0in; PADDING-BOTTOM: 1pt; MARGIN: 0in 0in 0pt; BORDER-LEFT: medium none; PADDING-TOP: 0in; BORDER-BOTTOM: windowtext 0.75pt solid&quot; align=center&gt;&lt;FONT face=Arial size=5&gt;&lt;SPAN style=&quot;FONT-SIZE: 18pt; FONT-FAMILY: Arial&quot;&gt;&lt;STRONG&gt;LTE_Advanced_UL_SISO_BER&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;/SPAN&gt;&#x000D;&#x000A;&lt;P class=MsoBodyText style=&quot;MARGIN: 0in 0in 0pt&quot; align=center&gt;&lt;FONT size=2&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: Arial; mso-bidi-font-size: 12.0pt&quot;&gt;Keysight Technologies SystemVue Example Workspace&lt;/SPAN&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; mso-bidi-font-size: 12.0pt&quot;&gt;&lt;?xml:namespace prefix = o /&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; TEXT-ALIGN: center&quot; align=center&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; mso-bidi-font-size: 12.0pt&quot;&gt;&lt;FONT face=&quot;Times New Roman&quot;&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&amp;nbsp;&lt;/P&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt; mso-bidi-font-size: 12.0pt&quot;&gt;&lt;FONT face=&quot;Times New Roman&quot;&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; TEXT-ALIGN: left&quot; align=left&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;This&amp;nbsp;example workspace&amp;nbsp;demonstrates&amp;nbsp;open loop&amp;nbsp;BER measurements for LTE&amp;nbsp;Advanced uplink SISO in AWGN environment. &lt;SPAN style=&quot;FONT-SIZE: 10pt; LINE-HEIGHT: 115%&quot;&gt;&lt;FONT face=Calibri&gt;Besides simulation, system test designs have been implemented for both signal generation and BER measurement using LTE-A receiver.&lt;/FONT&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/SPAN&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;/SPAN&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; TEXT-ALIGN: left&quot; align=left&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;/SPAN&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;FONT face=&#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&amp;nbsp;&lt;/P&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;FONT face=SimSun&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; TEXT-ALIGN: left&quot; align=left&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;SPAN lang=EN-US style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-bidi-font-family: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-font-kerning: 0pt&quot;&gt;&lt;FONT face=Arial&gt;MMSE channel estimation and ideal timing and frequency synchronization is employed to get the reference data set. The bandwidth is 5MHz. All 25 RBs are allocated for PUSCH. The mapping type is QPSK. The code rate is 1/3. 500 frames are simulated.&lt;/FONT&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; TEXT-ALIGN: left&quot; align=left&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;SPAN lang=EN-US style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-bidi-font-family: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-font-kerning: 0pt&quot;&gt;&lt;FONT face=Arial&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&amp;nbsp;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0cm 0cm 0pt; TEXT-ALIGN: left; mso-pagination: widow-orphan&quot; align=left&gt;&lt;SPAN lang=EN-US style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-bidi-font-family: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-font-kerning: 0pt&quot;&gt;&lt;FONT face=Arial&gt;To use ideal frequency and timing synchronization in AWGN channel, users can open the LTE_A_UL_Receiver model, find LTE_A_UL_TimeFreqSync model, set UseDesiredValue to 1:YES, then set DesiredDelay and DesiredFreq to the ideal timing index and frequency offset. For the default parameter configurations in this example, users can set DesiredDelay to 6 and DesiredFreq to 0.&lt;/FONT&gt;&lt;/SPAN&gt;&lt;SPAN lang=EN-US style=&quot;FONT-SIZE: 12pt; FONT-FAMILY: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-bidi-font-family: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-font-kerning: 0pt&quot;&gt;&lt;?xml:namespace prefix = o ns = &quot;urn:schemas-microsoft-com:office:office&quot; /&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/SPAN&gt;&lt;/P&gt;&#x000D;&#x000A;&lt;P class=MsoNormal style=&quot;MARGIN: 0in 0in 0pt; TEXT-ALIGN: left&quot; align=left&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;SPAN style=&quot;FONT-SIZE: 10pt&quot;&gt;&lt;SPAN lang=EN-US style=&quot;FONT-SIZE: 10pt; FONT-FAMILY: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-bidi-font-family: &#x00E5;&#x00AE;&#x008B;&#x00E4;&#x00BD;&#x0093;; mso-font-kerning: 0pt&quot;&gt;&lt;FONT face=Arial&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&amp;nbsp;&lt;/P&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/FONT&gt;</Text>
<Item XName="Page" Type="PageMgr">
<Item XName="Display0" Type="NotesDisp">
<DVport><T>Array_Dbl64</T><D>1;4;;;mz14;mk14</D></DVport>
<PVPort><T>Array_Dbl64</T><D>1;4;;;4RDmr0}lp24;iOnY5BUQa24</D></PVPort>
<Show><T>Bool</T><D>1</D></Show>
<ShowCmd><T>Int</T><D>1</D></ShowCmd>
<Window><T>Array_I64</T><D>1;4;;;m7;X4</D></Window>
<ZOrder><T>Int</T><D>0</D></ZOrder></Item></Item></Item>
<Item XName="Page" Type="PageMgr" />
<Item XName="TuneList" Type="TuneList">
<Item XName="Tune2" Type="TuneParam">
<Param>Designs\LTE_A_UL_SISO_SRC\Parameters\ParamSet\SNR</Param></Item>
<Item XName="Tune3" Type="TuneParam">
<Param>Designs\LTE_A_UL_SISO_VSA\Parameters\ParamSet\SNR</Param></Item></Item>
<Item XName="Variables" Type="SerItem" />
<Item XName="WorkspaceVariables" Attrib="14" Type="Equation">
<AutoCalc><T>Bool</T><D>0</D></AutoCalc>
<Selected><T>Bool</T><D>0</D></Selected>
<UnitUse><T>Int</T><D>2</D></UnitUse>
<Item XName="BPMgr" Type="BPMgr">
<BPLines><T>Empty</T></BPLines>
<BPStates><T>Empty</T></BPStates></Item>
<Item XName="EqnBlock" Type="EqnBlock">
<Lang><T>Int</T><D>1</D></Lang></Item>
<Item XName="Font" Type="Font">
<Name>Courier New</Name>
<Size><T>Double</T><D>125</D></Size></Item>
<Item XName="FunctionBlock" Type="FunctionBlock" />
<Item XName="VarBlock" Type="VarBlock">
<Item XName="BER_arr" Type="Variable">
<Creator>Equation1</Creator>
<Data><T>Array_Dbl64</T><D>2;1;7;hFbAZl3ND}3;spkJDWlR2}3;CYyIs1OuR{3;;;;</D></Data></Item>
<Item XName="SNR" Type="Variable">
<Creator>Equation1</Creator>
<Data><T>Double</T><D>1</D></Data></Item>
<Item XName="SNR_index" Type="Variable">
<Creator>Equation1</Creator>
<Data><T>Array_Dbl64</T><D>2;1;7;C;u}B;m}B;W}B;;W}3;m}3</D></Data></Item>
<Item XName="ans" Type="Variable">
<Creator>Equation1</Creator>
<Data><T>Array_Dbl64</T><D>2;1;7;IMEjaC8nF}3;IMEjaC8nF}3;IMEjaC8nF}3;IMEjaC8nF}3;IMEjaC8nF}3;IMEjaC8nF}3;IMEjaC8nF}3</D></Data></Item>
<Item XName="i" Type="Variable">
<Creator>Equation1</Creator>
<Data><T>Double</T><D>8</D></Data></Item></Item></Item></Item>
