Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 1AC7D200A8D
	for <lists+qemu-devel@lfdr.de>; Fri, 19 Jun 2020 15:45:47 +0200 (CEST)
Received: from localhost ([::1]:59338 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jmHKz-0000dJ-M2
	for lists+qemu-devel@lfdr.de; Fri, 19 Jun 2020 09:45:45 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:52520)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1jmHK0-0008Te-4s
 for qemu-devel@nongnu.org; Fri, 19 Jun 2020 09:44:44 -0400
Received: from mail-ot1-x342.google.com ([2607:f8b0:4864:20::342]:40238)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1jmHJy-0007uX-9P
 for qemu-devel@nongnu.org; Fri, 19 Jun 2020 09:44:43 -0400
Received: by mail-ot1-x342.google.com with SMTP id s13so7298095otd.7
 for <qemu-devel@nongnu.org>; Fri, 19 Jun 2020 06:44:41 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=z6kZOlyIFl5oinlTCugZZ9QN7AIAt1YvTN06vkIw2kc=;
 b=nSG/E+WhuxD9bDobapP733LDaLqPowWgxij337glEYA3NdfPxuNQ5ydd7nfKqOF/dJ
 pAlC18r6HsFnrUfKV8lCXqrZE52GmM1Wx9D8N/QN87lM02ZyDinPH9zElkDAhWnCDmon
 KP4iFHrclLhE7o8N7yBc6RudH3G7XPuaKI/Eu6eDnMtSY8e2QYshDU25sNkWM+17uRVD
 qgEefD0i7gKxYJDqQVw5QXG+TOzfimqysHdKxBMX9e2cAgRMnW5xMexIrsVrErtLtJ6p
 zqZuTDthvuqUbkaeoeKUDfuAgw1fNMxZ2HTq7ZQPRtZWx5ai8aO7MSgW/3lpVxYd7WWU
 zjvQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=z6kZOlyIFl5oinlTCugZZ9QN7AIAt1YvTN06vkIw2kc=;
 b=QpqDUF4GsfjPj9bGW/Tt/HmYlYZph9Q9oXZqM3dZq0I7RhHVtbjLnQ4lWGrqDSHx4q
 SquH1fgI3sNidSCc0Q5wTUOm8ZHdJXRcHAStqQOPeCSpeta7ZAsqdMEjuIC9rK548DA8
 zAYkliYCQg7feiphjrAbRBpYSTbEOAKJZ9R//a5mpA+/w0GLClggwwoSyaO9dS3IZr9T
 3Br3FfcyPMzp06qLcpcqmieot9UIa4bgZPng7LStJtnxPk9WQsURZlFONrhofTErllCP
 XZIk8I5dmxH1k5E1pXG7O+fH4FMNf9+A5nETC1imIhnZDWBT4KoQQOEJqnPk4jVCS2ux
 0oMQ==
X-Gm-Message-State: AOAM532FecRy8WgsVt/XMm/1wl41gCA9d39dn6b7YDONGny6EROjGE0o
 hhoyw3GBdMCFzrPd6aqG2beo/kvVKFmM+JPkvqOgpg==
X-Google-Smtp-Source: ABdhPJxmw1auKsW2pleDNd6KJhCXNP3FRwLPsAM9QKpKQwDPmrviAEGMQnLHn5JunVkZe0ATKhN+IAnNABwYyvnb25k=
X-Received: by 2002:a05:6830:18da:: with SMTP id
 v26mr3133612ote.135.1592574280521; 
 Fri, 19 Jun 2020 06:44:40 -0700 (PDT)
MIME-Version: 1.0
References: <20200603011317.473934-1-richard.henderson@linaro.org>
 <20200603011317.473934-26-richard.henderson@linaro.org>
In-Reply-To: <20200603011317.473934-26-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Fri, 19 Jun 2020 14:44:29 +0100
Message-ID: <CAFEAcA_CMWeC=ULu7G4By13KRRJb1UVwRQMksQ-kv0oy=VDZ6A@mail.gmail.com>
Subject: Re: [PATCH v7 25/42] target/arm: Implement helper_mte_check1
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::342;
 envelope-from=peter.maydell@linaro.org; helo=mail-ot1-x342.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-arm <qemu-arm@nongnu.org>, QEMU Developers <qemu-devel@nongnu.org>,
 Stephen Long <steplong@quicinc.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Wed, 3 Jun 2020 at 02:13, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Fill out the stub that was added earlier.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/arm/internals.h  |  47 +++++++++++++++
>  target/arm/mte_helper.c | 126 +++++++++++++++++++++++++++++++++++++++-
>  2 files changed, 172 insertions(+), 1 deletion(-)


> +/*
> + * For TBI, ideally, we would do nothing.  Proper behaviour on fault is
> + * for the tag to be present in the FAR_ELx register.  But for user-only
> + * mode, we do not have a TLB with which to implement this, so we must
> + * remote the top byte.

"remove"

> + */
> +static inline uint64_t useronly_clean_ptr(uint64_t ptr)
> +{
> +    /* TBI is known to be enabled. */
> +#ifdef CONFIG_USER_ONLY
> +    ptr = sextract64(ptr, 0, 56);
> +#endif
> +    return ptr;
> +}
> +

> +/* No-fault version of mte_check1, to be used by SVE for MemSingleNF. */
> +bool mte_probe1(CPUARMState *env, uint32_t desc, uint64_t ptr, uintptr_t ra)

If this is a no-fault version, why do we need to pass in the ra ?

> +{
> +    int bit55 = extract64(ptr, 55, 1);
> +
> +    /* If TBI is disabled, the access is unchecked. */
> +    if (unlikely(!tbi_check(desc, bit55))) {
> +        return true;
> +    }
> +
> +    return mte_probe1_int(env, desc, ptr, ra, bit55);
> +}

thanks
-- PMM

