#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_4__   TYPE_2__ ;
typedef  struct TYPE_3__   TYPE_1__ ;

/* Type definitions */
typedef  int u32 ;
typedef  int u16 ;
struct TYPE_4__ {scalar_t__ type; } ;
struct e1000_hw {TYPE_2__ mac; } ;
struct adapter {int dmac; TYPE_1__* shared; struct e1000_hw hw; int /*<<< orphan*/  dev; } ;
typedef  int /*<<< orphan*/  device_t ;
struct TYPE_3__ {int isc_max_frame_size; } ;

/* Variables and functions */
 int /*<<< orphan*/  E1000_DMACR ; 
 int E1000_DMACR_DMACTHR_MASK ; 
 int E1000_DMACR_DMACTHR_SHIFT ; 
 int E1000_DMACR_DMAC_EN ; 
 int E1000_DMACR_DMAC_LX_MASK ; 
 int /*<<< orphan*/  E1000_DMCRTRH ; 
 int /*<<< orphan*/  E1000_DMCTLX ; 
 int /*<<< orphan*/  E1000_DMCTXTH ; 
 int /*<<< orphan*/  E1000_FCRTC ; 
 int E1000_FCRTC_RTH_COAL_MASK ; 
 int E1000_FCRTC_RTH_COAL_SHIFT ; 
 int /*<<< orphan*/  E1000_PCIEMISC ; 
 int E1000_PCIEMISC_LX_DECISION ; 
 int FUNC0 (struct e1000_hw*,int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  E1000_STATUS ; 
 int E1000_STATUS_2P5_SKU ; 
 int E1000_STATUS_2P5_SKU_OVER ; 
 int /*<<< orphan*/  FUNC1 (struct e1000_hw*,int /*<<< orphan*/ ,int) ; 
 int IGB_DMCTLX_DCFLUSH_DIS ; 
 int IGB_TXPBSIZE ; 
 int /*<<< orphan*/  FUNC2 (int /*<<< orphan*/ ,char*) ; 
 scalar_t__ e1000_82580 ; 
 scalar_t__ e1000_i211 ; 
 scalar_t__ e1000_i350 ; 
 scalar_t__ e1000_i354 ; 

__attribute__((used)) static void
FUNC3(struct adapter *adapter, u32 pba)
{
	device_t	dev = adapter->dev;
	struct e1000_hw *hw = &adapter->hw;
	u32 		dmac, reg = ~E1000_DMACR_DMAC_EN;
	u16		hwm;
	u16		max_frame_size;

	if (hw->mac.type == e1000_i211)
		return;

	max_frame_size = adapter->shared->isc_max_frame_size;
	if (hw->mac.type > e1000_82580) {

		if (adapter->dmac == 0) { /* Disabling it */
			FUNC1(hw, E1000_DMACR, reg);
			return;
		} else
			FUNC2(dev, "DMA Coalescing enabled\n");

		/* Set starting threshold */
		FUNC1(hw, E1000_DMCTXTH, 0);

		hwm = 64 * pba - max_frame_size / 16;
		if (hwm < 64 * (pba - 6))
			hwm = 64 * (pba - 6);
		reg = FUNC0(hw, E1000_FCRTC);
		reg &= ~E1000_FCRTC_RTH_COAL_MASK;
		reg |= ((hwm << E1000_FCRTC_RTH_COAL_SHIFT)
		    & E1000_FCRTC_RTH_COAL_MASK);
		FUNC1(hw, E1000_FCRTC, reg);


		dmac = pba - max_frame_size / 512;
		if (dmac < pba - 10)
			dmac = pba - 10;
		reg = FUNC0(hw, E1000_DMACR);
		reg &= ~E1000_DMACR_DMACTHR_MASK;
		reg |= ((dmac << E1000_DMACR_DMACTHR_SHIFT)
		    & E1000_DMACR_DMACTHR_MASK);

		/* transition to L0x or L1 if available..*/
		reg |= (E1000_DMACR_DMAC_EN | E1000_DMACR_DMAC_LX_MASK);

		/* Check if status is 2.5Gb backplane connection
		* before configuration of watchdog timer, which is
		* in msec values in 12.8usec intervals
		* watchdog timer= msec values in 32usec intervals
		* for non 2.5Gb connection
		*/
		if (hw->mac.type == e1000_i354) {
			int status = FUNC0(hw, E1000_STATUS);
			if ((status & E1000_STATUS_2P5_SKU) &&
			    (!(status & E1000_STATUS_2P5_SKU_OVER)))
				reg |= ((adapter->dmac * 5) >> 6);
			else
				reg |= (adapter->dmac >> 5);
		} else {
			reg |= (adapter->dmac >> 5);
		}

		FUNC1(hw, E1000_DMACR, reg);

		FUNC1(hw, E1000_DMCRTRH, 0);

		/* Set the interval before transition */
		reg = FUNC0(hw, E1000_DMCTLX);
		if (hw->mac.type == e1000_i350)
			reg |= IGB_DMCTLX_DCFLUSH_DIS;
		/*
		** in 2.5Gb connection, TTLX unit is 0.4 usec
		** which is 0x4*2 = 0xA. But delay is still 4 usec
		*/
		if (hw->mac.type == e1000_i354) {
			int status = FUNC0(hw, E1000_STATUS);
			if ((status & E1000_STATUS_2P5_SKU) &&
			    (!(status & E1000_STATUS_2P5_SKU_OVER)))
				reg |= 0xA;
			else
				reg |= 0x4;
		} else {
			reg |= 0x4;
		}

		FUNC1(hw, E1000_DMCTLX, reg);

		/* free space in tx packet buffer to wake from DMA coal */
		FUNC1(hw, E1000_DMCTXTH, (IGB_TXPBSIZE -
		    (2 * max_frame_size)) >> 6);

		/* make low power state decision controlled by DMA coal */
		reg = FUNC0(hw, E1000_PCIEMISC);
		reg &= ~E1000_PCIEMISC_LX_DECISION;
		FUNC1(hw, E1000_PCIEMISC, reg);

	} else if (hw->mac.type == e1000_82580) {
		u32 reg = FUNC0(hw, E1000_PCIEMISC);
		FUNC1(hw, E1000_PCIEMISC,
		    reg & ~E1000_PCIEMISC_LX_DECISION);
		FUNC1(hw, E1000_DMACR, 0);
	}
}