

================================================================
== Synthesis Summary Report of 'vadd'
================================================================
+ General Information: 
    * Date:           Tue May 28 02:05:10 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vadd
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |    |            |            |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ vadd             |     -|  0.00|        -|       -|         -|        -|     -|        no|  4 (~0%)|   -|  1680 (~0%)|  1723 (~0%)|    -|
    | o VITIS_LOOP_5_1  |    II|  4.87|        -|       -|       144|        2|     -|       yes|        -|   -|           -|           -|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | in1_1    | 0x10   | 32    | W      | Data signal of in1               |                                                                                    |
| s_axi_control | in1_2    | 0x14   | 32    | W      | Data signal of in1               |                                                                                    |
| s_axi_control | in2_1    | 0x1c   | 32    | W      | Data signal of in2               |                                                                                    |
| s_axi_control | in2_2    | 0x20   | 32    | W      | Data signal of in2               |                                                                                    |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | size     | 0x34   | 32    | W      | Data signal of size              |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* Other Ports
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| event_done  | out       | 1        |
| event_start | out       | 1        |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| in1      | inout     | unsigned int* |
| in2      | inout     | unsigned int* |
| out      | inout     | unsigned int* |
| size     | in        | int           |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in1      | m_axi_gmem    | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x10 range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x14 range=32 |
| in2      | m_axi_gmem    | interface |          |                                 |
| in2      | s_axi_control | register  | offset   | name=in2_1 offset=0x1c range=32 |
| in2      | s_axi_control | register  | offset   | name=in2_2 offset=0x20 range=32 |
| out      | m_axi_gmem    | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| size     | s_axi_control | register  |          | name=size offset=0x34 range=32  |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+----------------+-----------------------------------------------------------------------------------------+
| HW Interface | Direction | Length   | Width | Loop           | Loop Location                                                                           |
+--------------+-----------+----------+-------+----------------+-----------------------------------------------------------------------------------------+
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_5_1 | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 |
+--------------+-----------+----------+-------+----------------+-----------------------------------------------------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+----------+----------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                                                                         | Direction | Burst Status | Length   | Loop           | Loop Location                                                                           | Resolution | Problem                                                                                |
+--------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+----------+----------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| m_axi_gmem   |          | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 | read      | Fail         |          |                |                                                                                         | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region. |
| m_axi_gmem   | out      | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:6:16 | write     | Widen Fail   |          | VITIS_LOOP_5_1 | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | in2      | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:6:27 | read      | Widen Fail   |          | VITIS_LOOP_5_1 | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | in1      | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:6:18 | read      | Widen Fail   |          | VITIS_LOOP_5_1 | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | out      | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:6:16 | write     | Inferred     | variable | VITIS_LOOP_5_1 | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 |            |                                                                                        |
| m_axi_gmem   | in2      | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:6:27 | read      | Inferred     | variable | VITIS_LOOP_5_1 | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 |            |                                                                                        |
| m_axi_gmem   | in1      | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:6:18 | read      | Inferred     | variable | VITIS_LOOP_5_1 | /home/tls/Dev/wonderland/AmdVitisProjects/PrintfZynq/hello_world_vadd/src/vadd.cpp:5:21 |            |                                                                                        |
+--------------+----------+-----------------------------------------------------------------------------------------+-----------+--------------+----------+----------------+-----------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+-----------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------+-----+--------+-----------+-----+--------+---------+
| + vadd                | 0   |        |           |     |        |         |
|   add_ln5_fu_257_p2   |     |        | add_ln5   | add | fabric | 0       |
|   add_ln6_fu_267_p2   |     |        | add_ln6   | add | fabric | 0       |
|   add_ln6_1_fu_283_p2 |     |        | add_ln6_1 | add | fabric | 0       |
|   add_ln6_2_fu_314_p2 |     |        | add_ln6_2 | add | fabric | 0       |
+-----------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + vadd            |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

