pr_debug	,	F_16
"going to rate %ld prate %ld p %s\n"	,	L_3
emc_set_rate	,	F_33
parent	,	V_34
ENOMEM	,	V_55
clk_register	,	F_51
"cannot change parent %s rate to %ld: %d\n"	,	L_4
clk_get_parent_by_index	,	F_52
hw	,	V_2
__clk_get_hw	,	F_30
tmp	,	V_45
CLK_SOURCE_EMC_EMC_2X_CLK_DIVISOR	,	F_25
clk_put	,	F_40
pr_warn	,	F_49
emc_parent_clk_names	,	V_47
lock	,	V_38
of_parse_phandle	,	F_50
tegra_emc_complete_timing_change	,	F_28
"cannot find backup timing\n"	,	L_7
"%s: couldn't find node for EMC driver\n"	,	L_20
val	,	V_6
"timing %s: failed to get parent clock\n"	,	L_15
ARRAY_SIZE	,	F_39
init	,	V_59
clk	,	V_7
child_count	,	V_53
"cannot enable parent clock: %d\n"	,	L_5
CLK_SOURCE_EMC_EMC_2X_CLK_SRC_MASK	,	V_23
load_one_timing_from_dt	,	F_34
"using %ld as backup rate when going to %ld\n"	,	L_8
__clk_get_name	,	F_17
node	,	V_44
changing_timing	,	V_37
full_name	,	V_46
"nvidia,parent-clock-frequency"	,	L_12
__func__	,	V_29
pr_err	,	F_12
emc_node	,	V_28
GFP_KERNEL	,	V_54
emc_get_parent	,	F_9
CLK_SOURCE_EMC_EMC_2X_CLK_DIVISOR_MASK	,	V_10
of_clk_get_by_name	,	F_36
flags	,	V_32
CLK_SOURCE_EMC	,	V_9
device_node	,	V_43
"timing %s: failed to read parent rate\n"	,	L_13
of_property_read_u32	,	F_35
min	,	F_8
BUG	,	F_19
tegra	,	V_5
for_each_child_of_node	,	F_45
car_value	,	V_31
clk_prepare_enable	,	F_21
clk_hw	,	V_1
get_backup_timing	,	F_32
"timing %s: failed to read rate\n"	,	L_11
a	,	V_50
b	,	V_51
u8	,	T_2
clk_hw_reparent	,	F_29
tegra_read_ram_code	,	F_7
err	,	V_30
clk_regs	,	V_8
i	,	V_19
kcalloc	,	F_44
ENOENT	,	V_33
num_parents	,	V_65
EINVAL	,	V_36
"cannot set backup timing: %d\n"	,	L_9
of_get_child_count	,	F_43
"timing %s: %s is not a valid parent\n"	,	L_16
tegra_emc_prepare_timing_change	,	F_22
platform_device	,	V_25
of_node_put	,	F_13
ERR_PTR	,	F_48
timing_index	,	V_40
emc_recalc_rate	,	F_1
ram_code	,	V_16
__clk_get_rate	,	F_3
best_parent_hw	,	V_15
__iomem	,	T_3
max_rate	,	V_13
num_timings	,	V_20
CLK_SOURCE_EMC_EMC_2X_CLK_SRC_SHIFT	,	V_22
clk_init_data	,	V_58
pdev	,	V_26
tegra_clk_register_emc	,	F_47
u32	,	T_1
clk_register_clkdev	,	F_53
cmp_timings	,	F_41
"emc-parent"	,	L_14
prev_parent	,	V_39
emc_parent_clk_sources	,	V_41
backup_timing	,	V_42
timing	,	V_18
"%s: cannot find EMC driver\n"	,	L_2
sort	,	F_46
best_parent_rate	,	V_14
PTR_ERR	,	F_38
"cannot switch to rate %ld without emc table\n"	,	L_6
clk_get_rate	,	F_18
load_timings_from_dt	,	F_42
spin_unlock_irqrestore	,	F_27
ops	,	V_62
tegra_clk_emc	,	V_4
spin_lock_irqsave	,	F_23
__clk_get_parent	,	F_4
name	,	V_61
tegra_clk_emc_ops	,	V_63
emc	,	V_27
"nvidia,ram-code"	,	L_17
emc_ensure_emc_driver	,	F_10
clk_set_rate	,	F_20
child	,	V_52
emc_timing	,	V_17
of_find_device_by_node	,	F_11
parent_index	,	V_35
np	,	V_57
platform_get_drvdata	,	F_14
tegra_emc	,	V_24
parent_rate	,	V_3
"%s: no memory timings registered\n"	,	L_18
rate	,	V_11
timings	,	V_21
min_rate	,	V_12
_a	,	V_48
readl	,	F_5
_b	,	V_49
"nvidia,external-memory-controller"	,	L_19
writel	,	F_26
"emc"	,	L_21
"clock-frequency"	,	L_10
clk_disable_unprepare	,	F_31
"tegra-clk-debug"	,	L_22
spinlock_t	,	T_4
CLK_SOURCE_EMC_EMC_2X_CLK_SRC	,	F_24
container_of	,	F_2
parent_names	,	V_64
emc_set_timing	,	F_15
"%s: could not get external memory controller\n"	,	L_1
emc_determine_rate	,	F_6
IS_ERR	,	F_37
base	,	V_56
node_ram_code	,	V_60
