AArch64 ISA2.F.FF+cachesyncisb+dmb.sy+ctrlisb
"CacheSyncIsbdWW Iffe DMB.SYdRW Iffe DpCtrlIsbdR Fife"
Cycle=DMB.SYdRW Iffe DpCtrlIsbdR Fife CacheSyncIsbdWW Iffe
Relax=Iffe Fife
Safe=DMB.SYdRW CacheSyncIsbdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Fif
Orig=CacheSyncIsbdWW Iffe DMB.SYdRW Iffe DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself04; 0:X2=P1:Lself05;
1:X1=0x14000001; 1:X2=P2:Lself06;
}
 P0          | P1          | P2           ;
 STR W0,[X1] | Lself05:    | Lself06:     ;
 DC CVAU,X1  | B L00       | B L02        ;
 DSB ISH     | MOV W0,#2   | MOV W0,#2    ;
 IC IVAU,X1  | B L01       | B L03        ;
 DSB ISH     | L00:        | L02:         ;
 ISB         | MOV W0,#1   | MOV W0,#1    ;
 STR W0,[X2] | L01:        | L03:         ;
             | DMB SY      | CBNZ W0,LC04 ;
             | STR W1,[X2] | LC04:        ;
             |             | ISB          ;
             |             | Lself04:     ;
             |             | B L05        ;
             |             | MOV W1,#2    ;
             |             | B L06        ;
             |             | L05:         ;
             |             | MOV W1,#1    ;
             |             | L06:         ;
exists
(1:X0=0x2 /\ 2:X0=0x2 /\ 2:X1=0x1)
