ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/adc.c"
  20              		.section	.text.MX_ADC1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_ADC1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_ADC1_Init:
  28              	.LFB239:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** ADC_HandleTypeDef hadc3;
  29:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc1;
  30:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc3;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 2


  31:Core/Src/adc.c **** 
  32:Core/Src/adc.c **** /* ADC1 init function */
  33:Core/Src/adc.c **** void MX_ADC1_Init(void)
  34:Core/Src/adc.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  40              		.loc 1 40 3 view .LVU1
  41              		.loc 1 40 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  45 000a 0293     		str	r3, [sp, #8]
  46 000c 0393     		str	r3, [sp, #12]
  41:Core/Src/adc.c **** 
  42:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  43:Core/Src/adc.c **** 
  44:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  45:Core/Src/adc.c **** 
  46:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  47:Core/Src/adc.c ****   */
  48:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  47              		.loc 1 48 3 is_stmt 1 view .LVU3
  48              		.loc 1 48 18 is_stmt 0 view .LVU4
  49 000e 2848     		ldr	r0, .L13
  50 0010 284A     		ldr	r2, .L13+4
  51 0012 0260     		str	r2, [r0]
  49:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
  52              		.loc 1 49 3 is_stmt 1 view .LVU5
  53              		.loc 1 49 29 is_stmt 0 view .LVU6
  54 0014 4FF44032 		mov	r2, #196608
  55 0018 4260     		str	r2, [r0, #4]
  50:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  56              		.loc 1 50 3 is_stmt 1 view .LVU7
  57              		.loc 1 50 25 is_stmt 0 view .LVU8
  58 001a 8360     		str	r3, [r0, #8]
  51:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ENABLE;
  59              		.loc 1 51 3 is_stmt 1 view .LVU9
  60              		.loc 1 51 27 is_stmt 0 view .LVU10
  61 001c 0122     		movs	r2, #1
  62 001e 0261     		str	r2, [r0, #16]
  52:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  63              		.loc 1 52 3 is_stmt 1 view .LVU11
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 3


  64              		.loc 1 52 33 is_stmt 0 view .LVU12
  65 0020 0376     		strb	r3, [r0, #24]
  53:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  66              		.loc 1 53 3 is_stmt 1 view .LVU13
  67              		.loc 1 53 36 is_stmt 0 view .LVU14
  68 0022 80F82030 		strb	r3, [r0, #32]
  54:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  69              		.loc 1 54 3 is_stmt 1 view .LVU15
  70              		.loc 1 54 35 is_stmt 0 view .LVU16
  71 0026 4FF08051 		mov	r1, #268435456
  72 002a C162     		str	r1, [r0, #44]
  55:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC2;
  73              		.loc 1 55 3 is_stmt 1 view .LVU17
  74              		.loc 1 55 31 is_stmt 0 view .LVU18
  75 002c 4FF08071 		mov	r1, #16777216
  76 0030 8162     		str	r1, [r0, #40]
  56:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  77              		.loc 1 56 3 is_stmt 1 view .LVU19
  78              		.loc 1 56 24 is_stmt 0 view .LVU20
  79 0032 C360     		str	r3, [r0, #12]
  57:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 4;
  80              		.loc 1 57 3 is_stmt 1 view .LVU21
  81              		.loc 1 57 30 is_stmt 0 view .LVU22
  82 0034 0421     		movs	r1, #4
  83 0036 C161     		str	r1, [r0, #28]
  58:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  84              		.loc 1 58 3 is_stmt 1 view .LVU23
  85              		.loc 1 58 36 is_stmt 0 view .LVU24
  86 0038 80F83020 		strb	r2, [r0, #48]
  59:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  87              		.loc 1 59 3 is_stmt 1 view .LVU25
  88              		.loc 1 59 27 is_stmt 0 view .LVU26
  89 003c 4361     		str	r3, [r0, #20]
  60:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  90              		.loc 1 60 3 is_stmt 1 view .LVU27
  91              		.loc 1 60 7 is_stmt 0 view .LVU28
  92 003e FFF7FEFF 		bl	HAL_ADC_Init
  93              	.LVL0:
  94              		.loc 1 60 6 discriminator 1 view .LVU29
  95 0042 28BB     		cbnz	r0, .L8
  96              	.L2:
  61:Core/Src/adc.c ****   {
  62:Core/Src/adc.c ****     Error_Handler();
  63:Core/Src/adc.c ****   }
  64:Core/Src/adc.c **** 
  65:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  66:Core/Src/adc.c ****   */
  67:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_3;
  97              		.loc 1 67 3 is_stmt 1 view .LVU30
  98              		.loc 1 67 19 is_stmt 0 view .LVU31
  99 0044 0323     		movs	r3, #3
 100 0046 0093     		str	r3, [sp]
  68:Core/Src/adc.c ****   sConfig.Rank = 1;
 101              		.loc 1 68 3 is_stmt 1 view .LVU32
 102              		.loc 1 68 16 is_stmt 0 view .LVU33
 103 0048 0123     		movs	r3, #1
 104 004a 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 4


  69:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 105              		.loc 1 69 3 is_stmt 1 view .LVU34
 106              		.loc 1 69 24 is_stmt 0 view .LVU35
 107 004c 0293     		str	r3, [sp, #8]
  70:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 108              		.loc 1 70 3 is_stmt 1 view .LVU36
 109              		.loc 1 70 7 is_stmt 0 view .LVU37
 110 004e 6946     		mov	r1, sp
 111 0050 1748     		ldr	r0, .L13
 112 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 113              	.LVL1:
 114              		.loc 1 70 6 discriminator 1 view .LVU38
 115 0056 F0B9     		cbnz	r0, .L9
 116              	.L3:
  71:Core/Src/adc.c ****   {
  72:Core/Src/adc.c ****     Error_Handler();
  73:Core/Src/adc.c ****   }
  74:Core/Src/adc.c **** 
  75:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  76:Core/Src/adc.c ****   */
  77:Core/Src/adc.c ****   sConfig.Rank = 2;
 117              		.loc 1 77 3 is_stmt 1 view .LVU39
 118              		.loc 1 77 16 is_stmt 0 view .LVU40
 119 0058 0223     		movs	r3, #2
 120 005a 0193     		str	r3, [sp, #4]
  78:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 121              		.loc 1 78 3 is_stmt 1 view .LVU41
 122              		.loc 1 78 7 is_stmt 0 view .LVU42
 123 005c 6946     		mov	r1, sp
 124 005e 1448     		ldr	r0, .L13
 125 0060 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 126              	.LVL2:
 127              		.loc 1 78 6 discriminator 1 view .LVU43
 128 0064 D0B9     		cbnz	r0, .L10
 129              	.L4:
  79:Core/Src/adc.c ****   {
  80:Core/Src/adc.c ****     Error_Handler();
  81:Core/Src/adc.c ****   }
  82:Core/Src/adc.c **** 
  83:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  84:Core/Src/adc.c ****   */
  85:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_11;
 130              		.loc 1 85 3 is_stmt 1 view .LVU44
 131              		.loc 1 85 19 is_stmt 0 view .LVU45
 132 0066 0B23     		movs	r3, #11
 133 0068 0093     		str	r3, [sp]
  86:Core/Src/adc.c ****   sConfig.Rank = 3;
 134              		.loc 1 86 3 is_stmt 1 view .LVU46
 135              		.loc 1 86 16 is_stmt 0 view .LVU47
 136 006a 0323     		movs	r3, #3
 137 006c 0193     		str	r3, [sp, #4]
  87:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 138              		.loc 1 87 3 is_stmt 1 view .LVU48
 139              		.loc 1 87 7 is_stmt 0 view .LVU49
 140 006e 6946     		mov	r1, sp
 141 0070 0F48     		ldr	r0, .L13
 142 0072 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 5


 143              	.LVL3:
 144              		.loc 1 87 6 discriminator 1 view .LVU50
 145 0076 A0B9     		cbnz	r0, .L11
 146              	.L5:
  88:Core/Src/adc.c ****   {
  89:Core/Src/adc.c ****     Error_Handler();
  90:Core/Src/adc.c ****   }
  91:Core/Src/adc.c **** 
  92:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  93:Core/Src/adc.c ****   */
  94:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_12;
 147              		.loc 1 94 3 is_stmt 1 view .LVU51
 148              		.loc 1 94 19 is_stmt 0 view .LVU52
 149 0078 0C23     		movs	r3, #12
 150 007a 0093     		str	r3, [sp]
  95:Core/Src/adc.c ****   sConfig.Rank = 4;
 151              		.loc 1 95 3 is_stmt 1 view .LVU53
 152              		.loc 1 95 16 is_stmt 0 view .LVU54
 153 007c 0423     		movs	r3, #4
 154 007e 0193     		str	r3, [sp, #4]
  96:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 155              		.loc 1 96 3 is_stmt 1 view .LVU55
 156              		.loc 1 96 7 is_stmt 0 view .LVU56
 157 0080 6946     		mov	r1, sp
 158 0082 0B48     		ldr	r0, .L13
 159 0084 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 160              	.LVL4:
 161              		.loc 1 96 6 discriminator 1 view .LVU57
 162 0088 70B9     		cbnz	r0, .L12
 163              	.L1:
  97:Core/Src/adc.c ****   {
  98:Core/Src/adc.c ****     Error_Handler();
  99:Core/Src/adc.c ****   }
 100:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 101:Core/Src/adc.c **** 
 102:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
 103:Core/Src/adc.c **** 
 104:Core/Src/adc.c **** }
 164              		.loc 1 104 1 view .LVU58
 165 008a 05B0     		add	sp, sp, #20
 166              	.LCFI2:
 167              		.cfi_remember_state
 168              		.cfi_def_cfa_offset 4
 169              		@ sp needed
 170 008c 5DF804FB 		ldr	pc, [sp], #4
 171              	.L8:
 172              	.LCFI3:
 173              		.cfi_restore_state
  62:Core/Src/adc.c ****   }
 174              		.loc 1 62 5 is_stmt 1 view .LVU59
 175 0090 FFF7FEFF 		bl	Error_Handler
 176              	.LVL5:
 177 0094 D6E7     		b	.L2
 178              	.L9:
  72:Core/Src/adc.c ****   }
 179              		.loc 1 72 5 view .LVU60
 180 0096 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 6


 181              	.LVL6:
 182 009a DDE7     		b	.L3
 183              	.L10:
  80:Core/Src/adc.c ****   }
 184              		.loc 1 80 5 view .LVU61
 185 009c FFF7FEFF 		bl	Error_Handler
 186              	.LVL7:
 187 00a0 E1E7     		b	.L4
 188              	.L11:
  89:Core/Src/adc.c ****   }
 189              		.loc 1 89 5 view .LVU62
 190 00a2 FFF7FEFF 		bl	Error_Handler
 191              	.LVL8:
 192 00a6 E7E7     		b	.L5
 193              	.L12:
  98:Core/Src/adc.c ****   }
 194              		.loc 1 98 5 view .LVU63
 195 00a8 FFF7FEFF 		bl	Error_Handler
 196              	.LVL9:
 197              		.loc 1 104 1 is_stmt 0 view .LVU64
 198 00ac EDE7     		b	.L1
 199              	.L14:
 200 00ae 00BF     		.align	2
 201              	.L13:
 202 00b0 00000000 		.word	hadc1
 203 00b4 00200140 		.word	1073815552
 204              		.cfi_endproc
 205              	.LFE239:
 207              		.section	.text.MX_ADC3_Init,"ax",%progbits
 208              		.align	1
 209              		.global	MX_ADC3_Init
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 214              	MX_ADC3_Init:
 215              	.LFB240:
 105:Core/Src/adc.c **** /* ADC3 init function */
 106:Core/Src/adc.c **** void MX_ADC3_Init(void)
 107:Core/Src/adc.c **** {
 216              		.loc 1 107 1 is_stmt 1 view -0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 16
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220 0000 00B5     		push	{lr}
 221              	.LCFI4:
 222              		.cfi_def_cfa_offset 4
 223              		.cfi_offset 14, -4
 224 0002 85B0     		sub	sp, sp, #20
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 24
 108:Core/Src/adc.c **** 
 109:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 110:Core/Src/adc.c **** 
 111:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 0 */
 112:Core/Src/adc.c **** 
 113:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 227              		.loc 1 113 3 view .LVU66
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 7


 228              		.loc 1 113 26 is_stmt 0 view .LVU67
 229 0004 0023     		movs	r3, #0
 230 0006 0093     		str	r3, [sp]
 231 0008 0193     		str	r3, [sp, #4]
 232 000a 0293     		str	r3, [sp, #8]
 233 000c 0393     		str	r3, [sp, #12]
 114:Core/Src/adc.c **** 
 115:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 116:Core/Src/adc.c **** 
 117:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 1 */
 118:Core/Src/adc.c **** 
 119:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 120:Core/Src/adc.c ****   */
 121:Core/Src/adc.c ****   hadc3.Instance = ADC3;
 234              		.loc 1 121 3 is_stmt 1 view .LVU68
 235              		.loc 1 121 18 is_stmt 0 view .LVU69
 236 000e 2848     		ldr	r0, .L27
 237 0010 284A     		ldr	r2, .L27+4
 238 0012 0260     		str	r2, [r0]
 122:Core/Src/adc.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 239              		.loc 1 122 3 is_stmt 1 view .LVU70
 240              		.loc 1 122 29 is_stmt 0 view .LVU71
 241 0014 4FF44032 		mov	r2, #196608
 242 0018 4260     		str	r2, [r0, #4]
 123:Core/Src/adc.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 243              		.loc 1 123 3 is_stmt 1 view .LVU72
 244              		.loc 1 123 25 is_stmt 0 view .LVU73
 245 001a 8360     		str	r3, [r0, #8]
 124:Core/Src/adc.c ****   hadc3.Init.ScanConvMode = ENABLE;
 246              		.loc 1 124 3 is_stmt 1 view .LVU74
 247              		.loc 1 124 27 is_stmt 0 view .LVU75
 248 001c 0122     		movs	r2, #1
 249 001e 0261     		str	r2, [r0, #16]
 125:Core/Src/adc.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 250              		.loc 1 125 3 is_stmt 1 view .LVU76
 251              		.loc 1 125 33 is_stmt 0 view .LVU77
 252 0020 0376     		strb	r3, [r0, #24]
 126:Core/Src/adc.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 253              		.loc 1 126 3 is_stmt 1 view .LVU78
 254              		.loc 1 126 36 is_stmt 0 view .LVU79
 255 0022 80F82030 		strb	r3, [r0, #32]
 127:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 256              		.loc 1 127 3 is_stmt 1 view .LVU80
 257              		.loc 1 127 35 is_stmt 0 view .LVU81
 258 0026 4FF08051 		mov	r1, #268435456
 259 002a C162     		str	r1, [r0, #44]
 128:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC2;
 260              		.loc 1 128 3 is_stmt 1 view .LVU82
 261              		.loc 1 128 31 is_stmt 0 view .LVU83
 262 002c 4FF08071 		mov	r1, #16777216
 263 0030 8162     		str	r1, [r0, #40]
 129:Core/Src/adc.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 264              		.loc 1 129 3 is_stmt 1 view .LVU84
 265              		.loc 1 129 24 is_stmt 0 view .LVU85
 266 0032 C360     		str	r3, [r0, #12]
 130:Core/Src/adc.c ****   hadc3.Init.NbrOfConversion = 4;
 267              		.loc 1 130 3 is_stmt 1 view .LVU86
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 8


 268              		.loc 1 130 30 is_stmt 0 view .LVU87
 269 0034 0421     		movs	r1, #4
 270 0036 C161     		str	r1, [r0, #28]
 131:Core/Src/adc.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 271              		.loc 1 131 3 is_stmt 1 view .LVU88
 272              		.loc 1 131 36 is_stmt 0 view .LVU89
 273 0038 80F83020 		strb	r2, [r0, #48]
 132:Core/Src/adc.c ****   hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 274              		.loc 1 132 3 is_stmt 1 view .LVU90
 275              		.loc 1 132 27 is_stmt 0 view .LVU91
 276 003c 4361     		str	r3, [r0, #20]
 133:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 277              		.loc 1 133 3 is_stmt 1 view .LVU92
 278              		.loc 1 133 7 is_stmt 0 view .LVU93
 279 003e FFF7FEFF 		bl	HAL_ADC_Init
 280              	.LVL10:
 281              		.loc 1 133 6 discriminator 1 view .LVU94
 282 0042 28BB     		cbnz	r0, .L22
 283              	.L16:
 134:Core/Src/adc.c ****   {
 135:Core/Src/adc.c ****     Error_Handler();
 136:Core/Src/adc.c ****   }
 137:Core/Src/adc.c **** 
 138:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 139:Core/Src/adc.c ****   */
 140:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_1;
 284              		.loc 1 140 3 is_stmt 1 view .LVU95
 285              		.loc 1 140 19 is_stmt 0 view .LVU96
 286 0044 0123     		movs	r3, #1
 287 0046 0093     		str	r3, [sp]
 141:Core/Src/adc.c ****   sConfig.Rank = 1;
 288              		.loc 1 141 3 is_stmt 1 view .LVU97
 289              		.loc 1 141 16 is_stmt 0 view .LVU98
 290 0048 0193     		str	r3, [sp, #4]
 142:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 291              		.loc 1 142 3 is_stmt 1 view .LVU99
 292              		.loc 1 142 24 is_stmt 0 view .LVU100
 293 004a 0293     		str	r3, [sp, #8]
 143:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 294              		.loc 1 143 3 is_stmt 1 view .LVU101
 295              		.loc 1 143 7 is_stmt 0 view .LVU102
 296 004c 6946     		mov	r1, sp
 297 004e 1848     		ldr	r0, .L27
 298 0050 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 299              	.LVL11:
 300              		.loc 1 143 6 discriminator 1 view .LVU103
 301 0054 F8B9     		cbnz	r0, .L23
 302              	.L17:
 144:Core/Src/adc.c ****   {
 145:Core/Src/adc.c ****     Error_Handler();
 146:Core/Src/adc.c ****   }
 147:Core/Src/adc.c **** 
 148:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 149:Core/Src/adc.c ****   */
 150:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_2;
 303              		.loc 1 150 3 is_stmt 1 view .LVU104
 304              		.loc 1 150 19 is_stmt 0 view .LVU105
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 9


 305 0056 0223     		movs	r3, #2
 306 0058 0093     		str	r3, [sp]
 151:Core/Src/adc.c ****   sConfig.Rank = 2;
 307              		.loc 1 151 3 is_stmt 1 view .LVU106
 308              		.loc 1 151 16 is_stmt 0 view .LVU107
 309 005a 0193     		str	r3, [sp, #4]
 152:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 310              		.loc 1 152 3 is_stmt 1 view .LVU108
 311              		.loc 1 152 7 is_stmt 0 view .LVU109
 312 005c 6946     		mov	r1, sp
 313 005e 1448     		ldr	r0, .L27
 314 0060 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 315              	.LVL12:
 316              		.loc 1 152 6 discriminator 1 view .LVU110
 317 0064 D0B9     		cbnz	r0, .L24
 318              	.L18:
 153:Core/Src/adc.c ****   {
 154:Core/Src/adc.c ****     Error_Handler();
 155:Core/Src/adc.c ****   }
 156:Core/Src/adc.c **** 
 157:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 158:Core/Src/adc.c ****   */
 159:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_10;
 319              		.loc 1 159 3 is_stmt 1 view .LVU111
 320              		.loc 1 159 19 is_stmt 0 view .LVU112
 321 0066 0A23     		movs	r3, #10
 322 0068 0093     		str	r3, [sp]
 160:Core/Src/adc.c ****   sConfig.Rank = 3;
 323              		.loc 1 160 3 is_stmt 1 view .LVU113
 324              		.loc 1 160 16 is_stmt 0 view .LVU114
 325 006a 0323     		movs	r3, #3
 326 006c 0193     		str	r3, [sp, #4]
 161:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 327              		.loc 1 161 3 is_stmt 1 view .LVU115
 328              		.loc 1 161 7 is_stmt 0 view .LVU116
 329 006e 6946     		mov	r1, sp
 330 0070 0F48     		ldr	r0, .L27
 331 0072 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 332              	.LVL13:
 333              		.loc 1 161 6 discriminator 1 view .LVU117
 334 0076 A0B9     		cbnz	r0, .L25
 335              	.L19:
 162:Core/Src/adc.c ****   {
 163:Core/Src/adc.c ****     Error_Handler();
 164:Core/Src/adc.c ****   }
 165:Core/Src/adc.c **** 
 166:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 167:Core/Src/adc.c ****   */
 168:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_13;
 336              		.loc 1 168 3 is_stmt 1 view .LVU118
 337              		.loc 1 168 19 is_stmt 0 view .LVU119
 338 0078 0D23     		movs	r3, #13
 339 007a 0093     		str	r3, [sp]
 169:Core/Src/adc.c ****   sConfig.Rank = 4;
 340              		.loc 1 169 3 is_stmt 1 view .LVU120
 341              		.loc 1 169 16 is_stmt 0 view .LVU121
 342 007c 0423     		movs	r3, #4
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 10


 343 007e 0193     		str	r3, [sp, #4]
 170:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 344              		.loc 1 170 3 is_stmt 1 view .LVU122
 345              		.loc 1 170 7 is_stmt 0 view .LVU123
 346 0080 6946     		mov	r1, sp
 347 0082 0B48     		ldr	r0, .L27
 348 0084 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 349              	.LVL14:
 350              		.loc 1 170 6 discriminator 1 view .LVU124
 351 0088 70B9     		cbnz	r0, .L26
 352              	.L15:
 171:Core/Src/adc.c ****   {
 172:Core/Src/adc.c ****     Error_Handler();
 173:Core/Src/adc.c ****   }
 174:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 175:Core/Src/adc.c **** 
 176:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 2 */
 177:Core/Src/adc.c **** 
 178:Core/Src/adc.c **** }
 353              		.loc 1 178 1 view .LVU125
 354 008a 05B0     		add	sp, sp, #20
 355              	.LCFI6:
 356              		.cfi_remember_state
 357              		.cfi_def_cfa_offset 4
 358              		@ sp needed
 359 008c 5DF804FB 		ldr	pc, [sp], #4
 360              	.L22:
 361              	.LCFI7:
 362              		.cfi_restore_state
 135:Core/Src/adc.c ****   }
 363              		.loc 1 135 5 is_stmt 1 view .LVU126
 364 0090 FFF7FEFF 		bl	Error_Handler
 365              	.LVL15:
 366 0094 D6E7     		b	.L16
 367              	.L23:
 145:Core/Src/adc.c ****   }
 368              		.loc 1 145 5 view .LVU127
 369 0096 FFF7FEFF 		bl	Error_Handler
 370              	.LVL16:
 371 009a DCE7     		b	.L17
 372              	.L24:
 154:Core/Src/adc.c ****   }
 373              		.loc 1 154 5 view .LVU128
 374 009c FFF7FEFF 		bl	Error_Handler
 375              	.LVL17:
 376 00a0 E1E7     		b	.L18
 377              	.L25:
 163:Core/Src/adc.c ****   }
 378              		.loc 1 163 5 view .LVU129
 379 00a2 FFF7FEFF 		bl	Error_Handler
 380              	.LVL18:
 381 00a6 E7E7     		b	.L19
 382              	.L26:
 172:Core/Src/adc.c ****   }
 383              		.loc 1 172 5 view .LVU130
 384 00a8 FFF7FEFF 		bl	Error_Handler
 385              	.LVL19:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 11


 386              		.loc 1 178 1 is_stmt 0 view .LVU131
 387 00ac EDE7     		b	.L15
 388              	.L28:
 389 00ae 00BF     		.align	2
 390              	.L27:
 391 00b0 00000000 		.word	hadc3
 392 00b4 00220140 		.word	1073816064
 393              		.cfi_endproc
 394              	.LFE240:
 396              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 397              		.align	1
 398              		.global	HAL_ADC_MspInit
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 403              	HAL_ADC_MspInit:
 404              	.LVL20:
 405              	.LFB241:
 179:Core/Src/adc.c **** 
 180:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 181:Core/Src/adc.c **** {
 406              		.loc 1 181 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 48
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		.loc 1 181 1 is_stmt 0 view .LVU133
 411 0000 70B5     		push	{r4, r5, r6, lr}
 412              	.LCFI8:
 413              		.cfi_def_cfa_offset 16
 414              		.cfi_offset 4, -16
 415              		.cfi_offset 5, -12
 416              		.cfi_offset 6, -8
 417              		.cfi_offset 14, -4
 418 0002 8CB0     		sub	sp, sp, #48
 419              	.LCFI9:
 420              		.cfi_def_cfa_offset 64
 421 0004 0446     		mov	r4, r0
 182:Core/Src/adc.c **** 
 183:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 422              		.loc 1 183 3 is_stmt 1 view .LVU134
 423              		.loc 1 183 20 is_stmt 0 view .LVU135
 424 0006 0023     		movs	r3, #0
 425 0008 0793     		str	r3, [sp, #28]
 426 000a 0893     		str	r3, [sp, #32]
 427 000c 0993     		str	r3, [sp, #36]
 428 000e 0A93     		str	r3, [sp, #40]
 429 0010 0B93     		str	r3, [sp, #44]
 184:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 430              		.loc 1 184 3 is_stmt 1 view .LVU136
 431              		.loc 1 184 15 is_stmt 0 view .LVU137
 432 0012 0368     		ldr	r3, [r0]
 433              		.loc 1 184 5 view .LVU138
 434 0014 524A     		ldr	r2, .L39
 435 0016 9342     		cmp	r3, r2
 436 0018 04D0     		beq	.L35
 185:Core/Src/adc.c ****   {
 186:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 12


 187:Core/Src/adc.c **** 
 188:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 189:Core/Src/adc.c ****     /* ADC1 clock enable */
 190:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 191:Core/Src/adc.c **** 
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 193:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 194:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 195:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 196:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 197:Core/Src/adc.c ****     PA3     ------> ADC1_IN3
 198:Core/Src/adc.c ****     PA6     ------> ADC1_IN6
 199:Core/Src/adc.c ****     */
 200:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 201:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 202:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 203:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 204:Core/Src/adc.c **** 
 205:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 206:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 207:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209:Core/Src/adc.c **** 
 210:Core/Src/adc.c ****     /* ADC1 DMA Init */
 211:Core/Src/adc.c ****     /* ADC1 Init */
 212:Core/Src/adc.c ****     hdma_adc1.Instance = DMA2_Stream0;
 213:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 214:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 215:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 216:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 217:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 218:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 219:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 220:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 221:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 222:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 223:Core/Src/adc.c ****     {
 224:Core/Src/adc.c ****       Error_Handler();
 225:Core/Src/adc.c ****     }
 226:Core/Src/adc.c **** 
 227:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 228:Core/Src/adc.c **** 
 229:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 230:Core/Src/adc.c **** 
 231:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 232:Core/Src/adc.c ****   }
 233:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 437              		.loc 1 233 8 is_stmt 1 view .LVU139
 438              		.loc 1 233 10 is_stmt 0 view .LVU140
 439 001a 524A     		ldr	r2, .L39+4
 440 001c 9342     		cmp	r3, r2
 441 001e 4FD0     		beq	.L36
 442              	.LVL21:
 443              	.L29:
 234:Core/Src/adc.c ****   {
 235:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 236:Core/Src/adc.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 13


 237:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 0 */
 238:Core/Src/adc.c ****     /* ADC3 clock enable */
 239:Core/Src/adc.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 240:Core/Src/adc.c **** 
 241:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 242:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 243:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 244:Core/Src/adc.c ****     PC0     ------> ADC3_IN10
 245:Core/Src/adc.c ****     PC3     ------> ADC3_IN13
 246:Core/Src/adc.c ****     PA1     ------> ADC3_IN1
 247:Core/Src/adc.c ****     PA2     ------> ADC3_IN2
 248:Core/Src/adc.c ****     */
 249:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 250:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 251:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 253:Core/Src/adc.c **** 
 254:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 255:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 256:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 257:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 258:Core/Src/adc.c **** 
 259:Core/Src/adc.c ****     /* ADC3 DMA Init */
 260:Core/Src/adc.c ****     /* ADC3 Init */
 261:Core/Src/adc.c ****     hdma_adc3.Instance = DMA2_Stream1;
 262:Core/Src/adc.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 263:Core/Src/adc.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 264:Core/Src/adc.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 265:Core/Src/adc.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 266:Core/Src/adc.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 267:Core/Src/adc.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 268:Core/Src/adc.c ****     hdma_adc3.Init.Mode = DMA_CIRCULAR;
 269:Core/Src/adc.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 270:Core/Src/adc.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 271:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 272:Core/Src/adc.c ****     {
 273:Core/Src/adc.c ****       Error_Handler();
 274:Core/Src/adc.c ****     }
 275:Core/Src/adc.c **** 
 276:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 277:Core/Src/adc.c **** 
 278:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 279:Core/Src/adc.c **** 
 280:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 1 */
 281:Core/Src/adc.c ****   }
 282:Core/Src/adc.c **** }
 444              		.loc 1 282 1 view .LVU141
 445 0020 0CB0     		add	sp, sp, #48
 446              	.LCFI10:
 447              		.cfi_remember_state
 448              		.cfi_def_cfa_offset 16
 449              		@ sp needed
 450 0022 70BD     		pop	{r4, r5, r6, pc}
 451              	.LVL22:
 452              	.L35:
 453              	.LCFI11:
 454              		.cfi_restore_state
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 14


 190:Core/Src/adc.c **** 
 455              		.loc 1 190 5 is_stmt 1 view .LVU142
 456              	.LBB2:
 190:Core/Src/adc.c **** 
 457              		.loc 1 190 5 view .LVU143
 458 0024 0025     		movs	r5, #0
 459 0026 0195     		str	r5, [sp, #4]
 190:Core/Src/adc.c **** 
 460              		.loc 1 190 5 view .LVU144
 461 0028 4F4B     		ldr	r3, .L39+8
 462 002a 5A6C     		ldr	r2, [r3, #68]
 463 002c 42F48072 		orr	r2, r2, #256
 464 0030 5A64     		str	r2, [r3, #68]
 190:Core/Src/adc.c **** 
 465              		.loc 1 190 5 view .LVU145
 466 0032 5A6C     		ldr	r2, [r3, #68]
 467 0034 02F48072 		and	r2, r2, #256
 468 0038 0192     		str	r2, [sp, #4]
 190:Core/Src/adc.c **** 
 469              		.loc 1 190 5 view .LVU146
 470 003a 019A     		ldr	r2, [sp, #4]
 471              	.LBE2:
 190:Core/Src/adc.c **** 
 472              		.loc 1 190 5 view .LVU147
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 473              		.loc 1 192 5 view .LVU148
 474              	.LBB3:
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 475              		.loc 1 192 5 view .LVU149
 476 003c 0295     		str	r5, [sp, #8]
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 477              		.loc 1 192 5 view .LVU150
 478 003e 1A6B     		ldr	r2, [r3, #48]
 479 0040 42F00402 		orr	r2, r2, #4
 480 0044 1A63     		str	r2, [r3, #48]
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 481              		.loc 1 192 5 view .LVU151
 482 0046 1A6B     		ldr	r2, [r3, #48]
 483 0048 02F00402 		and	r2, r2, #4
 484 004c 0292     		str	r2, [sp, #8]
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 485              		.loc 1 192 5 view .LVU152
 486 004e 029A     		ldr	r2, [sp, #8]
 487              	.LBE3:
 192:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 488              		.loc 1 192 5 view .LVU153
 193:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 489              		.loc 1 193 5 view .LVU154
 490              	.LBB4:
 193:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 491              		.loc 1 193 5 view .LVU155
 492 0050 0395     		str	r5, [sp, #12]
 193:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 493              		.loc 1 193 5 view .LVU156
 494 0052 1A6B     		ldr	r2, [r3, #48]
 495 0054 42F00102 		orr	r2, r2, #1
 496 0058 1A63     		str	r2, [r3, #48]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 15


 193:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 497              		.loc 1 193 5 view .LVU157
 498 005a 1B6B     		ldr	r3, [r3, #48]
 499 005c 03F00103 		and	r3, r3, #1
 500 0060 0393     		str	r3, [sp, #12]
 193:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 501              		.loc 1 193 5 view .LVU158
 502 0062 039B     		ldr	r3, [sp, #12]
 503              	.LBE4:
 193:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 504              		.loc 1 193 5 view .LVU159
 200:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 505              		.loc 1 200 5 view .LVU160
 200:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 506              		.loc 1 200 25 is_stmt 0 view .LVU161
 507 0064 0623     		movs	r3, #6
 508 0066 0793     		str	r3, [sp, #28]
 201:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 509              		.loc 1 201 5 is_stmt 1 view .LVU162
 201:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 510              		.loc 1 201 26 is_stmt 0 view .LVU163
 511 0068 0326     		movs	r6, #3
 512 006a 0896     		str	r6, [sp, #32]
 202:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 513              		.loc 1 202 5 is_stmt 1 view .LVU164
 203:Core/Src/adc.c **** 
 514              		.loc 1 203 5 view .LVU165
 515 006c 07A9     		add	r1, sp, #28
 516 006e 3F48     		ldr	r0, .L39+12
 517              	.LVL23:
 203:Core/Src/adc.c **** 
 518              		.loc 1 203 5 is_stmt 0 view .LVU166
 519 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 520              	.LVL24:
 205:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 521              		.loc 1 205 5 is_stmt 1 view .LVU167
 205:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 522              		.loc 1 205 25 is_stmt 0 view .LVU168
 523 0074 4823     		movs	r3, #72
 524 0076 0793     		str	r3, [sp, #28]
 206:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 525              		.loc 1 206 5 is_stmt 1 view .LVU169
 206:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 526              		.loc 1 206 26 is_stmt 0 view .LVU170
 527 0078 0896     		str	r6, [sp, #32]
 207:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 528              		.loc 1 207 5 is_stmt 1 view .LVU171
 207:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 529              		.loc 1 207 26 is_stmt 0 view .LVU172
 530 007a 0995     		str	r5, [sp, #36]
 208:Core/Src/adc.c **** 
 531              		.loc 1 208 5 is_stmt 1 view .LVU173
 532 007c 07A9     		add	r1, sp, #28
 533 007e 3C48     		ldr	r0, .L39+16
 534 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 535              	.LVL25:
 212:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 16


 536              		.loc 1 212 5 view .LVU174
 212:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 537              		.loc 1 212 24 is_stmt 0 view .LVU175
 538 0084 3B48     		ldr	r0, .L39+20
 539 0086 3C4B     		ldr	r3, .L39+24
 540 0088 0360     		str	r3, [r0]
 213:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 541              		.loc 1 213 5 is_stmt 1 view .LVU176
 213:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 542              		.loc 1 213 28 is_stmt 0 view .LVU177
 543 008a 4560     		str	r5, [r0, #4]
 214:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 544              		.loc 1 214 5 is_stmt 1 view .LVU178
 214:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 545              		.loc 1 214 30 is_stmt 0 view .LVU179
 546 008c 8560     		str	r5, [r0, #8]
 215:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 547              		.loc 1 215 5 is_stmt 1 view .LVU180
 215:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 548              		.loc 1 215 30 is_stmt 0 view .LVU181
 549 008e C560     		str	r5, [r0, #12]
 216:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 550              		.loc 1 216 5 is_stmt 1 view .LVU182
 216:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 551              		.loc 1 216 27 is_stmt 0 view .LVU183
 552 0090 4FF48063 		mov	r3, #1024
 553 0094 0361     		str	r3, [r0, #16]
 217:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 554              		.loc 1 217 5 is_stmt 1 view .LVU184
 217:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 555              		.loc 1 217 40 is_stmt 0 view .LVU185
 556 0096 4FF40063 		mov	r3, #2048
 557 009a 4361     		str	r3, [r0, #20]
 218:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 558              		.loc 1 218 5 is_stmt 1 view .LVU186
 218:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 559              		.loc 1 218 37 is_stmt 0 view .LVU187
 560 009c 4FF40053 		mov	r3, #8192
 561 00a0 8361     		str	r3, [r0, #24]
 219:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 562              		.loc 1 219 5 is_stmt 1 view .LVU188
 219:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 563              		.loc 1 219 25 is_stmt 0 view .LVU189
 564 00a2 4FF48073 		mov	r3, #256
 565 00a6 C361     		str	r3, [r0, #28]
 220:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 566              		.loc 1 220 5 is_stmt 1 view .LVU190
 220:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 567              		.loc 1 220 29 is_stmt 0 view .LVU191
 568 00a8 0562     		str	r5, [r0, #32]
 221:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 569              		.loc 1 221 5 is_stmt 1 view .LVU192
 221:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 570              		.loc 1 221 29 is_stmt 0 view .LVU193
 571 00aa 4562     		str	r5, [r0, #36]
 222:Core/Src/adc.c ****     {
 572              		.loc 1 222 5 is_stmt 1 view .LVU194
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 17


 222:Core/Src/adc.c ****     {
 573              		.loc 1 222 9 is_stmt 0 view .LVU195
 574 00ac FFF7FEFF 		bl	HAL_DMA_Init
 575              	.LVL26:
 222:Core/Src/adc.c ****     {
 576              		.loc 1 222 8 discriminator 1 view .LVU196
 577 00b0 18B9     		cbnz	r0, .L37
 578              	.L31:
 227:Core/Src/adc.c **** 
 579              		.loc 1 227 5 is_stmt 1 view .LVU197
 227:Core/Src/adc.c **** 
 580              		.loc 1 227 5 view .LVU198
 581 00b2 304B     		ldr	r3, .L39+20
 582 00b4 A363     		str	r3, [r4, #56]
 227:Core/Src/adc.c **** 
 583              		.loc 1 227 5 view .LVU199
 584 00b6 9C63     		str	r4, [r3, #56]
 227:Core/Src/adc.c **** 
 585              		.loc 1 227 5 view .LVU200
 586 00b8 B2E7     		b	.L29
 587              	.L37:
 224:Core/Src/adc.c ****     }
 588              		.loc 1 224 7 view .LVU201
 589 00ba FFF7FEFF 		bl	Error_Handler
 590              	.LVL27:
 591 00be F8E7     		b	.L31
 592              	.LVL28:
 593              	.L36:
 239:Core/Src/adc.c **** 
 594              		.loc 1 239 5 view .LVU202
 595              	.LBB5:
 239:Core/Src/adc.c **** 
 596              		.loc 1 239 5 view .LVU203
 597 00c0 0025     		movs	r5, #0
 598 00c2 0495     		str	r5, [sp, #16]
 239:Core/Src/adc.c **** 
 599              		.loc 1 239 5 view .LVU204
 600 00c4 284B     		ldr	r3, .L39+8
 601 00c6 5A6C     		ldr	r2, [r3, #68]
 602 00c8 42F48062 		orr	r2, r2, #1024
 603 00cc 5A64     		str	r2, [r3, #68]
 239:Core/Src/adc.c **** 
 604              		.loc 1 239 5 view .LVU205
 605 00ce 5A6C     		ldr	r2, [r3, #68]
 606 00d0 02F48062 		and	r2, r2, #1024
 607 00d4 0492     		str	r2, [sp, #16]
 239:Core/Src/adc.c **** 
 608              		.loc 1 239 5 view .LVU206
 609 00d6 049A     		ldr	r2, [sp, #16]
 610              	.LBE5:
 239:Core/Src/adc.c **** 
 611              		.loc 1 239 5 view .LVU207
 241:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 612              		.loc 1 241 5 view .LVU208
 613              	.LBB6:
 241:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 614              		.loc 1 241 5 view .LVU209
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 18


 615 00d8 0595     		str	r5, [sp, #20]
 241:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 616              		.loc 1 241 5 view .LVU210
 617 00da 1A6B     		ldr	r2, [r3, #48]
 618 00dc 42F00402 		orr	r2, r2, #4
 619 00e0 1A63     		str	r2, [r3, #48]
 241:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 620              		.loc 1 241 5 view .LVU211
 621 00e2 1A6B     		ldr	r2, [r3, #48]
 622 00e4 02F00402 		and	r2, r2, #4
 623 00e8 0592     		str	r2, [sp, #20]
 241:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 624              		.loc 1 241 5 view .LVU212
 625 00ea 059A     		ldr	r2, [sp, #20]
 626              	.LBE6:
 241:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 627              		.loc 1 241 5 view .LVU213
 242:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 628              		.loc 1 242 5 view .LVU214
 629              	.LBB7:
 242:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 630              		.loc 1 242 5 view .LVU215
 631 00ec 0695     		str	r5, [sp, #24]
 242:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 632              		.loc 1 242 5 view .LVU216
 633 00ee 1A6B     		ldr	r2, [r3, #48]
 634 00f0 42F00102 		orr	r2, r2, #1
 635 00f4 1A63     		str	r2, [r3, #48]
 242:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 636              		.loc 1 242 5 view .LVU217
 637 00f6 1B6B     		ldr	r3, [r3, #48]
 638 00f8 03F00103 		and	r3, r3, #1
 639 00fc 0693     		str	r3, [sp, #24]
 242:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 640              		.loc 1 242 5 view .LVU218
 641 00fe 069B     		ldr	r3, [sp, #24]
 642              	.LBE7:
 242:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 643              		.loc 1 242 5 view .LVU219
 249:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 644              		.loc 1 249 5 view .LVU220
 249:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 645              		.loc 1 249 25 is_stmt 0 view .LVU221
 646 0100 0923     		movs	r3, #9
 647 0102 0793     		str	r3, [sp, #28]
 250:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 648              		.loc 1 250 5 is_stmt 1 view .LVU222
 250:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 649              		.loc 1 250 26 is_stmt 0 view .LVU223
 650 0104 0326     		movs	r6, #3
 651 0106 0896     		str	r6, [sp, #32]
 251:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 652              		.loc 1 251 5 is_stmt 1 view .LVU224
 252:Core/Src/adc.c **** 
 653              		.loc 1 252 5 view .LVU225
 654 0108 07A9     		add	r1, sp, #28
 655 010a 1848     		ldr	r0, .L39+12
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 19


 656              	.LVL29:
 252:Core/Src/adc.c **** 
 657              		.loc 1 252 5 is_stmt 0 view .LVU226
 658 010c FFF7FEFF 		bl	HAL_GPIO_Init
 659              	.LVL30:
 254:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 660              		.loc 1 254 5 is_stmt 1 view .LVU227
 254:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 661              		.loc 1 254 25 is_stmt 0 view .LVU228
 662 0110 0623     		movs	r3, #6
 663 0112 0793     		str	r3, [sp, #28]
 255:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 664              		.loc 1 255 5 is_stmt 1 view .LVU229
 255:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 665              		.loc 1 255 26 is_stmt 0 view .LVU230
 666 0114 0896     		str	r6, [sp, #32]
 256:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 667              		.loc 1 256 5 is_stmt 1 view .LVU231
 256:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 668              		.loc 1 256 26 is_stmt 0 view .LVU232
 669 0116 0995     		str	r5, [sp, #36]
 257:Core/Src/adc.c **** 
 670              		.loc 1 257 5 is_stmt 1 view .LVU233
 671 0118 07A9     		add	r1, sp, #28
 672 011a 1548     		ldr	r0, .L39+16
 673 011c FFF7FEFF 		bl	HAL_GPIO_Init
 674              	.LVL31:
 261:Core/Src/adc.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 675              		.loc 1 261 5 view .LVU234
 261:Core/Src/adc.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 676              		.loc 1 261 24 is_stmt 0 view .LVU235
 677 0120 1648     		ldr	r0, .L39+28
 678 0122 174B     		ldr	r3, .L39+32
 679 0124 0360     		str	r3, [r0]
 262:Core/Src/adc.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 680              		.loc 1 262 5 is_stmt 1 view .LVU236
 262:Core/Src/adc.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 681              		.loc 1 262 28 is_stmt 0 view .LVU237
 682 0126 4FF08063 		mov	r3, #67108864
 683 012a 4360     		str	r3, [r0, #4]
 263:Core/Src/adc.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 684              		.loc 1 263 5 is_stmt 1 view .LVU238
 263:Core/Src/adc.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 685              		.loc 1 263 30 is_stmt 0 view .LVU239
 686 012c 8560     		str	r5, [r0, #8]
 264:Core/Src/adc.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 687              		.loc 1 264 5 is_stmt 1 view .LVU240
 264:Core/Src/adc.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 688              		.loc 1 264 30 is_stmt 0 view .LVU241
 689 012e C560     		str	r5, [r0, #12]
 265:Core/Src/adc.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 690              		.loc 1 265 5 is_stmt 1 view .LVU242
 265:Core/Src/adc.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 691              		.loc 1 265 27 is_stmt 0 view .LVU243
 692 0130 4FF48063 		mov	r3, #1024
 693 0134 0361     		str	r3, [r0, #16]
 266:Core/Src/adc.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 20


 694              		.loc 1 266 5 is_stmt 1 view .LVU244
 266:Core/Src/adc.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 695              		.loc 1 266 40 is_stmt 0 view .LVU245
 696 0136 4FF40063 		mov	r3, #2048
 697 013a 4361     		str	r3, [r0, #20]
 267:Core/Src/adc.c ****     hdma_adc3.Init.Mode = DMA_CIRCULAR;
 698              		.loc 1 267 5 is_stmt 1 view .LVU246
 267:Core/Src/adc.c ****     hdma_adc3.Init.Mode = DMA_CIRCULAR;
 699              		.loc 1 267 37 is_stmt 0 view .LVU247
 700 013c 4FF40053 		mov	r3, #8192
 701 0140 8361     		str	r3, [r0, #24]
 268:Core/Src/adc.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 702              		.loc 1 268 5 is_stmt 1 view .LVU248
 268:Core/Src/adc.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 703              		.loc 1 268 25 is_stmt 0 view .LVU249
 704 0142 4FF48073 		mov	r3, #256
 705 0146 C361     		str	r3, [r0, #28]
 269:Core/Src/adc.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 706              		.loc 1 269 5 is_stmt 1 view .LVU250
 269:Core/Src/adc.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 707              		.loc 1 269 29 is_stmt 0 view .LVU251
 708 0148 0562     		str	r5, [r0, #32]
 270:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 709              		.loc 1 270 5 is_stmt 1 view .LVU252
 270:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 710              		.loc 1 270 29 is_stmt 0 view .LVU253
 711 014a 4562     		str	r5, [r0, #36]
 271:Core/Src/adc.c ****     {
 712              		.loc 1 271 5 is_stmt 1 view .LVU254
 271:Core/Src/adc.c ****     {
 713              		.loc 1 271 9 is_stmt 0 view .LVU255
 714 014c FFF7FEFF 		bl	HAL_DMA_Init
 715              	.LVL32:
 271:Core/Src/adc.c ****     {
 716              		.loc 1 271 8 discriminator 1 view .LVU256
 717 0150 18B9     		cbnz	r0, .L38
 718              	.L33:
 276:Core/Src/adc.c **** 
 719              		.loc 1 276 5 is_stmt 1 view .LVU257
 276:Core/Src/adc.c **** 
 720              		.loc 1 276 5 view .LVU258
 721 0152 0A4B     		ldr	r3, .L39+28
 722 0154 A363     		str	r3, [r4, #56]
 276:Core/Src/adc.c **** 
 723              		.loc 1 276 5 view .LVU259
 724 0156 9C63     		str	r4, [r3, #56]
 276:Core/Src/adc.c **** 
 725              		.loc 1 276 5 discriminator 1 view .LVU260
 726              		.loc 1 282 1 is_stmt 0 view .LVU261
 727 0158 62E7     		b	.L29
 728              	.L38:
 273:Core/Src/adc.c ****     }
 729              		.loc 1 273 7 is_stmt 1 view .LVU262
 730 015a FFF7FEFF 		bl	Error_Handler
 731              	.LVL33:
 732 015e F8E7     		b	.L33
 733              	.L40:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 21


 734              		.align	2
 735              	.L39:
 736 0160 00200140 		.word	1073815552
 737 0164 00220140 		.word	1073816064
 738 0168 00380240 		.word	1073887232
 739 016c 00080240 		.word	1073874944
 740 0170 00000240 		.word	1073872896
 741 0174 00000000 		.word	hdma_adc1
 742 0178 10640240 		.word	1073898512
 743 017c 00000000 		.word	hdma_adc3
 744 0180 28640240 		.word	1073898536
 745              		.cfi_endproc
 746              	.LFE241:
 748              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 749              		.align	1
 750              		.global	HAL_ADC_MspDeInit
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 755              	HAL_ADC_MspDeInit:
 756              	.LVL34:
 757              	.LFB242:
 283:Core/Src/adc.c **** 
 284:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 285:Core/Src/adc.c **** {
 758              		.loc 1 285 1 view -0
 759              		.cfi_startproc
 760              		@ args = 0, pretend = 0, frame = 0
 761              		@ frame_needed = 0, uses_anonymous_args = 0
 762              		.loc 1 285 1 is_stmt 0 view .LVU264
 763 0000 10B5     		push	{r4, lr}
 764              	.LCFI12:
 765              		.cfi_def_cfa_offset 8
 766              		.cfi_offset 4, -8
 767              		.cfi_offset 14, -4
 768 0002 0446     		mov	r4, r0
 286:Core/Src/adc.c **** 
 287:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 769              		.loc 1 287 3 is_stmt 1 view .LVU265
 770              		.loc 1 287 15 is_stmt 0 view .LVU266
 771 0004 0368     		ldr	r3, [r0]
 772              		.loc 1 287 5 view .LVU267
 773 0006 154A     		ldr	r2, .L47
 774 0008 9342     		cmp	r3, r2
 775 000a 03D0     		beq	.L45
 288:Core/Src/adc.c ****   {
 289:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 290:Core/Src/adc.c **** 
 291:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 292:Core/Src/adc.c ****     /* Peripheral clock disable */
 293:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 294:Core/Src/adc.c **** 
 295:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 296:Core/Src/adc.c ****     PC1     ------> ADC1_IN11
 297:Core/Src/adc.c ****     PC2     ------> ADC1_IN12
 298:Core/Src/adc.c ****     PA3     ------> ADC1_IN3
 299:Core/Src/adc.c ****     PA6     ------> ADC1_IN6
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 22


 300:Core/Src/adc.c ****     */
 301:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_2);
 302:Core/Src/adc.c **** 
 303:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_6);
 304:Core/Src/adc.c **** 
 305:Core/Src/adc.c ****     /* ADC1 DMA DeInit */
 306:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 307:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 308:Core/Src/adc.c **** 
 309:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 310:Core/Src/adc.c ****   }
 311:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 776              		.loc 1 311 8 is_stmt 1 view .LVU268
 777              		.loc 1 311 10 is_stmt 0 view .LVU269
 778 000c 144A     		ldr	r2, .L47+4
 779 000e 9342     		cmp	r3, r2
 780 0010 12D0     		beq	.L46
 781              	.LVL35:
 782              	.L41:
 312:Core/Src/adc.c ****   {
 313:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 314:Core/Src/adc.c **** 
 315:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 316:Core/Src/adc.c ****     /* Peripheral clock disable */
 317:Core/Src/adc.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 318:Core/Src/adc.c **** 
 319:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 320:Core/Src/adc.c ****     PC0     ------> ADC3_IN10
 321:Core/Src/adc.c ****     PC3     ------> ADC3_IN13
 322:Core/Src/adc.c ****     PA1     ------> ADC3_IN1
 323:Core/Src/adc.c ****     PA2     ------> ADC3_IN2
 324:Core/Src/adc.c ****     */
 325:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_3);
 326:Core/Src/adc.c **** 
 327:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 328:Core/Src/adc.c **** 
 329:Core/Src/adc.c ****     /* ADC3 DMA DeInit */
 330:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 331:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 332:Core/Src/adc.c **** 
 333:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 334:Core/Src/adc.c ****   }
 335:Core/Src/adc.c **** }
 783              		.loc 1 335 1 view .LVU270
 784 0012 10BD     		pop	{r4, pc}
 785              	.LVL36:
 786              	.L45:
 293:Core/Src/adc.c **** 
 787              		.loc 1 293 5 is_stmt 1 view .LVU271
 788 0014 02F58C32 		add	r2, r2, #71680
 789 0018 536C     		ldr	r3, [r2, #68]
 790 001a 23F48073 		bic	r3, r3, #256
 791 001e 5364     		str	r3, [r2, #68]
 301:Core/Src/adc.c **** 
 792              		.loc 1 301 5 view .LVU272
 793 0020 0621     		movs	r1, #6
 794 0022 1048     		ldr	r0, .L47+8
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 23


 795              	.LVL37:
 301:Core/Src/adc.c **** 
 796              		.loc 1 301 5 is_stmt 0 view .LVU273
 797 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 798              	.LVL38:
 303:Core/Src/adc.c **** 
 799              		.loc 1 303 5 is_stmt 1 view .LVU274
 800 0028 4821     		movs	r1, #72
 801 002a 0F48     		ldr	r0, .L47+12
 802 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 803              	.LVL39:
 306:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 804              		.loc 1 306 5 view .LVU275
 805 0030 A06B     		ldr	r0, [r4, #56]
 806 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 807              	.LVL40:
 808 0036 ECE7     		b	.L41
 809              	.LVL41:
 810              	.L46:
 317:Core/Src/adc.c **** 
 811              		.loc 1 317 5 view .LVU276
 812 0038 02F58B32 		add	r2, r2, #71168
 813 003c 536C     		ldr	r3, [r2, #68]
 814 003e 23F48063 		bic	r3, r3, #1024
 815 0042 5364     		str	r3, [r2, #68]
 325:Core/Src/adc.c **** 
 816              		.loc 1 325 5 view .LVU277
 817 0044 0921     		movs	r1, #9
 818 0046 0748     		ldr	r0, .L47+8
 819              	.LVL42:
 325:Core/Src/adc.c **** 
 820              		.loc 1 325 5 is_stmt 0 view .LVU278
 821 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 822              	.LVL43:
 327:Core/Src/adc.c **** 
 823              		.loc 1 327 5 is_stmt 1 view .LVU279
 824 004c 0621     		movs	r1, #6
 825 004e 0648     		ldr	r0, .L47+12
 826 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 827              	.LVL44:
 330:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 828              		.loc 1 330 5 view .LVU280
 829 0054 A06B     		ldr	r0, [r4, #56]
 830 0056 FFF7FEFF 		bl	HAL_DMA_DeInit
 831              	.LVL45:
 832              		.loc 1 335 1 is_stmt 0 view .LVU281
 833 005a DAE7     		b	.L41
 834              	.L48:
 835              		.align	2
 836              	.L47:
 837 005c 00200140 		.word	1073815552
 838 0060 00220140 		.word	1073816064
 839 0064 00080240 		.word	1073874944
 840 0068 00000240 		.word	1073872896
 841              		.cfi_endproc
 842              	.LFE242:
 844              		.global	hdma_adc3
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 24


 845              		.section	.bss.hdma_adc3,"aw",%nobits
 846              		.align	2
 849              	hdma_adc3:
 850 0000 00000000 		.space	96
 850      00000000 
 850      00000000 
 850      00000000 
 850      00000000 
 851              		.global	hdma_adc1
 852              		.section	.bss.hdma_adc1,"aw",%nobits
 853              		.align	2
 856              	hdma_adc1:
 857 0000 00000000 		.space	96
 857      00000000 
 857      00000000 
 857      00000000 
 857      00000000 
 858              		.global	hadc3
 859              		.section	.bss.hadc3,"aw",%nobits
 860              		.align	2
 863              	hadc3:
 864 0000 00000000 		.space	72
 864      00000000 
 864      00000000 
 864      00000000 
 864      00000000 
 865              		.global	hadc1
 866              		.section	.bss.hadc1,"aw",%nobits
 867              		.align	2
 870              	hadc1:
 871 0000 00000000 		.space	72
 871      00000000 
 871      00000000 
 871      00000000 
 871      00000000 
 872              		.text
 873              	.Letext0:
 874              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 875              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 876              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 877              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 878              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 879              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 880              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 881              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 882              		.file 10 "Core/Inc/adc.h"
 883              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:21     .text.MX_ADC1_Init:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:27     .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:202    .text.MX_ADC1_Init:000000b0 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:870    .bss.hadc1:00000000 hadc1
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:208    .text.MX_ADC3_Init:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:214    .text.MX_ADC3_Init:00000000 MX_ADC3_Init
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:391    .text.MX_ADC3_Init:000000b0 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:863    .bss.hadc3:00000000 hadc3
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:397    .text.HAL_ADC_MspInit:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:403    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:736    .text.HAL_ADC_MspInit:00000160 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:856    .bss.hdma_adc1:00000000 hdma_adc1
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:849    .bss.hdma_adc3:00000000 hdma_adc3
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:749    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:755    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:837    .text.HAL_ADC_MspDeInit:0000005c $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:846    .bss.hdma_adc3:00000000 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:853    .bss.hdma_adc1:00000000 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:860    .bss.hadc3:00000000 $d
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccVLr26Y.s:867    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
