{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769399012376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769399012377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 20:43:32 2026 " "Processing started: Sun Jan 25 20:43:32 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769399012377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399012377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399012377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769399012651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769399012651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "../Verilog/Register File Lab/seven_seg_decoder.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Verilog/Register File Lab/register_file.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "../Verilog/Register File Lab/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/immmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/immmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmMux " "Found entity 1: ImmMux" {  } { { "../Verilog/Register File Lab/ImmMux.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ImmMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/fibfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/fibfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FibFSM " "Found entity 1: FibFSM" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/bin16_to_bcd5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/bin16_to_bcd5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin16_to_bcd5 " "Found entity 1: bin16_to_bcd5" {  } { { "../Verilog/Register File Lab/bin16_to_bcd5.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/subtractfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/subtractfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubtractFSM " "Found entity 1: SubtractFSM" {  } { { "../Verilog/Register File Lab/SubtractFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/SubtractFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769399016844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399016844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FibFSM " "Elaborating entity \"FibFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769399016864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FibFSM.v(94) " "Verilog HDL assignment warning at FibFSM.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769399016865 "|FibFSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FibFSM.v(95) " "Verilog HDL assignment warning at FibFSM.v(95): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769399016865 "|FibFSM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[1\] GND " "Pin \"ImmData\[1\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[2\] GND " "Pin \"ImmData\[2\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[3\] GND " "Pin \"ImmData\[3\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[4\] GND " "Pin \"ImmData\[4\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[5\] GND " "Pin \"ImmData\[5\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[6\] GND " "Pin \"ImmData\[6\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[7\] GND " "Pin \"ImmData\[7\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[8\] GND " "Pin \"ImmData\[8\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[9\] GND " "Pin \"ImmData\[9\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[10\] GND " "Pin \"ImmData\[10\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[11\] GND " "Pin \"ImmData\[11\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[12\] GND " "Pin \"ImmData\[12\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[13\] GND " "Pin \"ImmData\[13\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[14\] GND " "Pin \"ImmData\[14\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmData\[15\] GND " "Pin \"ImmData\[15\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|ImmData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[1\] GND " "Pin \"op\[1\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[3\] GND " "Pin \"op\[3\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|op[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[4\] GND " "Pin \"op\[4\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|op[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[5\] GND " "Pin \"op\[5\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|op[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[6\] GND " "Pin \"op\[6\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|op[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op\[7\] GND " "Pin \"op\[7\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|op[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputState\[2\] GND " "Pin \"outputState\[2\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769399017084 "|FibFSM|outputState[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769399017084 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769399017127 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769399017221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769399017286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769399017286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769399017305 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769399017305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769399017305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769399017305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769399017312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 20:43:37 2026 " "Processing ended: Sun Jan 25 20:43:37 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769399017312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769399017312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769399017312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769399017312 ""}
