# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CPU.srcs/sources_1/new" --include "../../../../CPU.srcs/sources_1/ip/cpuclk" \
"../../../../CPU.ip_user_files/ip/inst_mem_3/sim/inst_mem.v" \
"../../../../CPU.srcs/sources_1/new/IF.v" \
"../../../../CPU.srcs/sim_1/new/IF_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
