-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_gelu is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ViT_act_gelu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_15FFFFF : STD_LOGIC_VECTOR (31 downto 0) := "00000001010111111111111111111111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv54_3FFFFFFFFE0001 : STD_LOGIC_VECTOR (53 downto 0) := "111111111111111111111111111111111111100000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal GELU_DELTA_TABLE_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal GELU_DELTA_TABLE_V_ce0 : STD_LOGIC;
    signal GELU_DELTA_TABLE_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal GELU_DELTA_TABLE_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal GELU_DELTA_TABLE_V_ce1 : STD_LOGIC;
    signal GELU_DELTA_TABLE_V_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal relu_V_fu_95_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_V_reg_281 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal relu_V_reg_281_pp0_iter1_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1651_fu_117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_reg_286 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_reg_286_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_fu_135_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal t_V_reg_291 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_s_reg_306 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln541_fu_187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln541_1_fu_198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_87_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln195_fu_83_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_abs_V_fu_103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_abs_V_1_fu_109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_fu_131_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal t_fu_123_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln_fu_143_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1003_fu_159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_165_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_79_fu_153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1002_fu_171_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_250_fu_179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_247_fu_192_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1348_fu_203_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln1348_1_fu_207_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_248_fu_211_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_543_fu_224_p0 : STD_LOGIC_VECTOR (21 downto 0);
    signal lhs_V_8_fu_230_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal r_V_543_fu_224_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln813_fu_242_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln1347_fu_238_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_249_fu_246_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln198_fu_262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln813_fu_265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln813_fu_268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal r_V_543_fu_224_p00 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_mul_22ns_21s_43_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;



begin
    GELU_DELTA_TABLE_V_U : component ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R
    generic map (
        DataWidth => 20,
        AddressRange => 177,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => GELU_DELTA_TABLE_V_address0,
        ce0 => GELU_DELTA_TABLE_V_ce0,
        q0 => GELU_DELTA_TABLE_V_q0,
        address1 => GELU_DELTA_TABLE_V_address1,
        ce1 => GELU_DELTA_TABLE_V_ce1,
        q1 => GELU_DELTA_TABLE_V_q1);

    mul_22ns_21s_43_1_1_U526 : component ViT_act_mul_22ns_21s_43_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 21,
        dout_WIDTH => 43)
    port map (
        din0 => r_V_543_fu_224_p0,
        din1 => ret_V_248_fu_211_p2,
        dout => r_V_543_fu_224_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1651_reg_286 <= icmp_ln1651_fu_117_p2;
                icmp_ln1651_reg_286_pp0_iter1_reg <= icmp_ln1651_reg_286;
                relu_V_reg_281 <= relu_V_fu_95_p3;
                relu_V_reg_281_pp0_iter1_reg <= relu_V_reg_281;
                    t_V_reg_291(21 downto 5) <= t_V_fu_135_p3(21 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1651_reg_286 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_s_reg_306 <= ret_V_249_fu_246_p2(43 downto 22);
            end if;
        end if;
    end process;
    t_V_reg_291(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    GELU_DELTA_TABLE_V_address0 <= zext_ln541_1_fu_198_p1(8 - 1 downto 0);
    GELU_DELTA_TABLE_V_address1 <= zext_ln541_fu_187_p1(8 - 1 downto 0);

    GELU_DELTA_TABLE_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            GELU_DELTA_TABLE_V_ce0 <= ap_const_logic_1;
        else 
            GELU_DELTA_TABLE_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GELU_DELTA_TABLE_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            GELU_DELTA_TABLE_V_ce1 <= ap_const_logic_1;
        else 
            GELU_DELTA_TABLE_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        zext_ln198_fu_262_p1 when (icmp_ln1651_reg_286_pp0_iter1_reg(0) = '1') else 
        sub_ln813_fu_268_p2;
    icmp_ln1003_fu_159_p2 <= "1" when (t_V_fu_135_p3 = ap_const_lv22_0) else "0";
    icmp_ln1651_fu_117_p2 <= "1" when (signed(x_abs_V_1_fu_109_p3) > signed(ap_const_lv32_15FFFFF)) else "0";
    lhs_V_8_fu_230_p3 <= (GELU_DELTA_TABLE_V_q1 & ap_const_lv22_0);
    p_Result_79_fu_153_p2 <= "1" when (signed(t_fu_123_p3) < signed(ap_const_lv54_3FFFFFFFFE0001)) else "0";
    p_Result_s_fu_87_p3 <= x(31 downto 31);
    r_V_543_fu_224_p0 <= r_V_543_fu_224_p00(22 - 1 downto 0);
    r_V_543_fu_224_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_291),43));
    relu_V_fu_95_p3 <= 
        ap_const_lv31_0 when (p_Result_s_fu_87_p3(0) = '1') else 
        trunc_ln195_fu_83_p1;
    ret_V_247_fu_192_p2 <= std_logic_vector(unsigned(ret_V_250_fu_179_p3) + unsigned(ap_const_lv8_1));
    ret_V_248_fu_211_p2 <= std_logic_vector(unsigned(zext_ln1348_fu_203_p1) - unsigned(zext_ln1348_1_fu_207_p1));
    ret_V_249_fu_246_p2 <= std_logic_vector(signed(sext_ln813_fu_242_p1) + signed(zext_ln1347_fu_238_p1));
    ret_V_250_fu_179_p3 <= 
        select_ln1002_fu_171_p3 when (p_Result_79_fu_153_p2(0) = '1') else 
        trunc_ln_fu_143_p4;
    ret_V_fu_165_p2 <= std_logic_vector(unsigned(trunc_ln_fu_143_p4) + unsigned(ap_const_lv8_1));
    select_ln1002_fu_171_p3 <= 
        trunc_ln_fu_143_p4 when (icmp_ln1003_fu_159_p2(0) = '1') else 
        ret_V_fu_165_p2;
        sext_ln813_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_543_fu_224_p2),44));

    sub_ln813_fu_268_p2 <= std_logic_vector(unsigned(zext_ln198_fu_262_p1) - unsigned(zext_ln813_fu_265_p1));
    t_V_fu_135_p3 <= (trunc_ln813_fu_131_p1 & ap_const_lv5_0);
    t_fu_123_p3 <= (x_abs_V_1_fu_109_p3 & ap_const_lv22_0);
    trunc_ln195_fu_83_p1 <= x(31 - 1 downto 0);
    trunc_ln813_fu_131_p1 <= x_abs_V_1_fu_109_p3(17 - 1 downto 0);
    trunc_ln_fu_143_p4 <= x_abs_V_1_fu_109_p3(24 downto 17);
    x_abs_V_1_fu_109_p3 <= 
        x_abs_V_fu_103_p2 when (p_Result_s_fu_87_p3(0) = '1') else 
        x;
    x_abs_V_fu_103_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(x));
    zext_ln1347_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_8_fu_230_p3),44));
    zext_ln1348_1_fu_207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(GELU_DELTA_TABLE_V_q1),21));
    zext_ln1348_fu_203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(GELU_DELTA_TABLE_V_q0),21));
    zext_ln198_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(relu_V_reg_281_pp0_iter1_reg),32));
    zext_ln541_1_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_247_fu_192_p2),64));
    zext_ln541_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_250_fu_179_p3),64));
    zext_ln813_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_306),32));
end behav;
