

================================================================
== Vitis HLS Report for 'ban_interface_Pipeline_VITIS_LOOP_410_122'
================================================================
* Date:           Tue Feb  8 15:34:14 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_410_1  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load"   --->   Operation 7 'read' 'b_op1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_13 = load i2 %i" [../src/ban.cpp:410]   --->   Operation 10 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.44ns)   --->   "%icmp_ln410 = icmp_eq  i2 %i_13, i2 3" [../src/ban.cpp:410]   --->   Operation 11 'icmp' 'icmp_ln410' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln410 = br i1 %icmp_ln410, void %.split59_ifconv, void %_ZgefRK3Ban.exit768.loopexit.exitStub" [../src/ban.cpp:410]   --->   Operation 12 'br' 'br_ln410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln411_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i_13, i5 0" [../src/ban.cpp:411]   --->   Operation 13 'bitconcatenate' 'shl_ln411_9' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%add_ln411 = add i7 %shl_ln411_9, i7 32" [../src/ban.cpp:411]   --->   Operation 14 'add' 'add_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln411_1 = add i7 %shl_ln411_9, i7 63" [../src/ban.cpp:411]   --->   Operation 15 'add' 'add_ln411_1' <Predicate = (!icmp_ln410)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln411)   --->   "%zext_ln411 = zext i7 %add_ln411" [../src/ban.cpp:411]   --->   Operation 16 'zext' 'zext_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln411)   --->   "%zext_ln411_1 = zext i7 %add_ln411" [../src/ban.cpp:411]   --->   Operation 17 'zext' 'zext_ln411_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln411_2 = zext i7 %add_ln411_1" [../src/ban.cpp:411]   --->   Operation 18 'zext' 'zext_ln411_2' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln411_2 = add i8 %zext_ln411_2, i8 1" [../src/ban.cpp:411]   --->   Operation 19 'add' 'add_ln411_2' <Predicate = (!icmp_ln410)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node sub_ln411)   --->   "%zext_ln411_3 = zext i8 %add_ln411_2" [../src/ban.cpp:411]   --->   Operation 20 'zext' 'zext_ln411_3' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln411)   --->   "%shl_ln411 = shl i128 1, i128 %zext_ln411_3" [../src/ban.cpp:411]   --->   Operation 21 'shl' 'shl_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln411)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln411_2, i32 7" [../src/ban.cpp:411]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln411)   --->   "%select_ln411 = select i1 %tmp, i128 0, i128 %shl_ln411" [../src/ban.cpp:411]   --->   Operation 23 'select' 'select_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln411)   --->   "%shl_ln411_1 = shl i97 1, i97 %zext_ln411_1" [../src/ban.cpp:411]   --->   Operation 24 'shl' 'shl_ln411_1' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln411)   --->   "%zext_ln411_4 = zext i97 %shl_ln411_1" [../src/ban.cpp:411]   --->   Operation 25 'zext' 'zext_ln411_4' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln411 = sub i128 %select_ln411, i128 %zext_ln411_4" [../src/ban.cpp:411]   --->   Operation 26 'sub' 'sub_ln411' <Predicate = (!icmp_ln410)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln411)   --->   "%and_ln411 = and i128 %b_op1_load_read, i128 %sub_ln411" [../src/ban.cpp:411]   --->   Operation 27 'and' 'and_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln411 = lshr i128 %and_ln411, i128 %zext_ln411" [../src/ban.cpp:411]   --->   Operation 28 'lshr' 'lshr_ln411' <Predicate = (!icmp_ln410)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln411 = trunc i128 %lshr_ln411" [../src/ban.cpp:411]   --->   Operation 29 'trunc' 'trunc_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln411, i32 23, i32 30" [../src/ban.cpp:411]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln411_1 = trunc i128 %lshr_ln411" [../src/ban.cpp:411]   --->   Operation 31 'trunc' 'trunc_ln411_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln411 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:411]   --->   Operation 32 'icmp' 'icmp_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln411_1 = icmp_eq  i23 %trunc_ln411_1, i23 0" [../src/ban.cpp:411]   --->   Operation 33 'icmp' 'icmp_ln411_1' <Predicate = (!icmp_ln410)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln411 = or i1 %icmp_ln411_1, i1 %icmp_ln411" [../src/ban.cpp:411]   --->   Operation 34 'or' 'or_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.54ns)   --->   "%add_ln410 = add i2 %i_13, i2 1" [../src/ban.cpp:410]   --->   Operation 35 'add' 'add_ln410' <Predicate = (!icmp_ln410)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln410 = store i2 %add_ln410, i2 %i" [../src/ban.cpp:410]   --->   Operation 36 'store' 'store_ln410' <Predicate = (!icmp_ln410)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%solved = phi i1 %solved_1, void %.split59_ifconv, i1 0, void %newFuncRoot"   --->   Operation 37 'phi' 'solved' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%res = phi i1 %res_7, void %.split59_ifconv, i1 0, void %newFuncRoot"   --->   Operation 38 'phi' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln411 = bitcast i32 %trunc_ln411" [../src/ban.cpp:411]   --->   Operation 41 'bitcast' 'bitcast_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.78ns)   --->   "%tmp_98 = fcmp_oeq  i32 %bitcast_ln411, i32 0" [../src/ban.cpp:411]   --->   Operation 42 'fcmp' 'tmp_98' <Predicate = (!icmp_ln410)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (2.78ns)   --->   "%tmp_99 = fcmp_ogt  i32 %bitcast_ln411, i32 0" [../src/ban.cpp:413]   --->   Operation 43 'fcmp' 'tmp_99' <Predicate = (!icmp_ln410)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln413 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_20_out, i1 %res" [../src/ban.cpp:413]   --->   Operation 55 'write' 'write_ln413' <Predicate = (icmp_ln410)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln410)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/ban.cpp:408]   --->   Operation 44 'specloopname' 'specloopname_ln408' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (2.78ns)   --->   "%tmp_98 = fcmp_oeq  i32 %bitcast_ln411, i32 0" [../src/ban.cpp:411]   --->   Operation 45 'fcmp' 'tmp_98' <Predicate = (!icmp_ln410)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln411)   --->   "%and_ln411_1 = and i1 %or_ln411, i1 %tmp_98" [../src/ban.cpp:411]   --->   Operation 46 'and' 'and_ln411_1' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/2] (2.78ns)   --->   "%tmp_99 = fcmp_ogt  i32 %bitcast_ln411, i32 0" [../src/ban.cpp:413]   --->   Operation 47 'fcmp' 'tmp_99' <Predicate = (!icmp_ln410)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%and_ln413 = and i1 %or_ln411, i1 %tmp_99" [../src/ban.cpp:413]   --->   Operation 48 'and' 'and_ln413' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln411)   --->   "%or_ln411_1 = or i1 %and_ln411_1, i1 %solved" [../src/ban.cpp:411]   --->   Operation 49 'or' 'or_ln411_1' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln411 = xor i1 %or_ln411_1, i1 1" [../src/ban.cpp:411]   --->   Operation 50 'xor' 'xor_ln411' <Predicate = (!icmp_ln410)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node res_7)   --->   "%sel_tmp183 = and i1 %and_ln413, i1 %xor_ln411" [../src/ban.cpp:413]   --->   Operation 51 'and' 'sel_tmp183' <Predicate = (!icmp_ln410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_7 = or i1 %sel_tmp183, i1 %res" [../src/ban.cpp:413]   --->   Operation 52 'or' 'res_7' <Predicate = (!icmp_ln410)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.28ns)   --->   "%solved_1 = or i1 %solved, i1 %xor_ln411" [../src/ban.cpp:411]   --->   Operation 53 'or' 'solved_1' <Predicate = (!icmp_ln410)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln410)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_op1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
b_op1_load_read    (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0111]
i_13               (load             ) [ 0000]
icmp_ln410         (icmp             ) [ 0111]
br_ln410           (br               ) [ 0000]
shl_ln411_9        (bitconcatenate   ) [ 0000]
add_ln411          (add              ) [ 0000]
add_ln411_1        (add              ) [ 0000]
zext_ln411         (zext             ) [ 0000]
zext_ln411_1       (zext             ) [ 0000]
zext_ln411_2       (zext             ) [ 0000]
add_ln411_2        (add              ) [ 0000]
zext_ln411_3       (zext             ) [ 0000]
shl_ln411          (shl              ) [ 0000]
tmp                (bitselect        ) [ 0000]
select_ln411       (select           ) [ 0000]
shl_ln411_1        (shl              ) [ 0000]
zext_ln411_4       (zext             ) [ 0000]
sub_ln411          (sub              ) [ 0000]
and_ln411          (and              ) [ 0000]
lshr_ln411         (lshr             ) [ 0000]
trunc_ln411        (trunc            ) [ 0110]
tmp_s              (partselect       ) [ 0000]
trunc_ln411_1      (trunc            ) [ 0000]
icmp_ln411         (icmp             ) [ 0000]
icmp_ln411_1       (icmp             ) [ 0000]
or_ln411           (or               ) [ 0111]
add_ln410          (add              ) [ 0000]
store_ln410        (store            ) [ 0000]
solved             (phi              ) [ 0111]
res                (phi              ) [ 0111]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
bitcast_ln411      (bitcast          ) [ 0101]
specloopname_ln408 (specloopname     ) [ 0000]
tmp_98             (fcmp             ) [ 0000]
and_ln411_1        (and              ) [ 0000]
tmp_99             (fcmp             ) [ 0000]
and_ln413          (and              ) [ 0000]
or_ln411_1         (or               ) [ 0000]
xor_ln411          (xor              ) [ 0000]
sel_tmp183         (and              ) [ 0000]
res_7              (or               ) [ 0111]
solved_1           (or               ) [ 0111]
br_ln0             (br               ) [ 0111]
write_ln413        (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_op1_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_op1_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_20_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_20_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_op1_load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_op1_load_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln413_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln413/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="solved_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="solved_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="solved/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="res_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="res_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_98/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_13_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln410_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln410/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="shl_ln411_9_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln411_9/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln411_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln411_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln411_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln411_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln411_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln411_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln411_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="shl_ln411_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln411/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln411_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="128" slack="0"/>
<pin id="192" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln411/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln411_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln411_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln411_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="97" slack="0"/>
<pin id="204" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln411_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub_ln411_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="128" slack="0"/>
<pin id="208" dir="0" index="1" bw="97" slack="0"/>
<pin id="209" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln411/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln411_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="0" index="1" bw="128" slack="0"/>
<pin id="215" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln411/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lshr_ln411_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="128" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln411/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln411_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="128" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln411/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="128" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln411_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="128" slack="0"/>
<pin id="240" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln411_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln411_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln411/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln411_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="23" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln411_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln411_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln411/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln410_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln410_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln410/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bitcast_ln411_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln411/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln411_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="2"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln411_1/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="and_ln413_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="2"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln413/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="or_ln411_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="1"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln411_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln411_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln411/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sel_tmp183_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp183/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="res_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res_7/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="solved_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="solved_1/3 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln410_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln410 "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln411_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln411 "/>
</bind>
</comp>

<comp id="332" class="1005" name="or_ln411_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln411 "/>
</bind>
</comp>

<comp id="338" class="1005" name="bitcast_ln411_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln411 "/>
</bind>
</comp>

<comp id="344" class="1005" name="res_7_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_7 "/>
</bind>
</comp>

<comp id="349" class="1005" name="solved_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="64" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="106"><net_src comp="99" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="99" pin="4"/><net_sink comp="76" pin=2"/></net>

<net id="112"><net_src comp="56" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="123" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="140" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="146" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="164" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="174" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="156" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="188" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="70" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="152" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="218" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="218" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="228" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="238" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="242" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="123" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="280"><net_src comp="108" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="113" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="276" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="83" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="281" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="95" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="83" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="292" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="66" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="326"><net_src comp="126" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="224" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="335"><net_src comp="254" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="341"><net_src comp="271" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="347"><net_src comp="304" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="352"><net_src comp="310" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_20_out | {2 }
 - Input state : 
	Port: ban_interface_Pipeline_VITIS_LOOP_410_122 : b_op1_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_13 : 1
		icmp_ln410 : 2
		br_ln410 : 3
		shl_ln411_9 : 2
		add_ln411 : 3
		add_ln411_1 : 3
		zext_ln411 : 4
		zext_ln411_1 : 4
		zext_ln411_2 : 4
		add_ln411_2 : 5
		zext_ln411_3 : 6
		shl_ln411 : 7
		tmp : 6
		select_ln411 : 8
		shl_ln411_1 : 5
		zext_ln411_4 : 6
		sub_ln411 : 9
		and_ln411 : 10
		lshr_ln411 : 10
		trunc_ln411 : 11
		tmp_s : 11
		trunc_ln411_1 : 11
		icmp_ln411 : 12
		icmp_ln411_1 : 12
		or_ln411 : 13
		add_ln410 : 2
		store_ln410 : 3
	State 2
		tmp_98 : 1
		tmp_99 : 1
		write_ln413 : 1
	State 3
		and_ln411_1 : 1
		and_ln413 : 1
		or_ln411_1 : 1
		xor_ln411 : 1
		sel_tmp183 : 1
		res_7 : 1
		solved_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln411_fu_218     |    0    |   423   |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln411_fu_206      |    0    |   135   |
|----------|----------------------------|---------|---------|
|          |      and_ln411_fu_212      |    0    |   128   |
|    and   |     and_ln411_1_fu_276     |    0    |    2    |
|          |      and_ln413_fu_281      |    0    |    2    |
|          |      sel_tmp183_fu_298     |    0    |    2    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln411_fu_188    |    0    |   107   |
|----------|----------------------------|---------|---------|
|          |      add_ln411_fu_140      |    0    |    14   |
|    add   |     add_ln411_1_fu_146     |    0    |    14   |
|          |     add_ln411_2_fu_164     |    0    |    14   |
|          |      add_ln410_fu_260      |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |      icmp_ln410_fu_126     |    0    |    8    |
|   icmp   |      icmp_ln411_fu_242     |    0    |    11   |
|          |     icmp_ln411_1_fu_248    |    0    |    16   |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln411_fu_174      |    0    |    16   |
|          |     shl_ln411_1_fu_196     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |       or_ln411_fu_254      |    0    |    2    |
|    or    |      or_ln411_1_fu_286     |    0    |    2    |
|          |        res_7_fu_304        |    0    |    2    |
|          |       solved_1_fu_310      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln411_fu_292      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | b_op1_load_read_read_fu_70 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln413_write_fu_76  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_108         |    0    |    0    |
|          |         grp_fu_113         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|     shl_ln411_9_fu_132     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln411_fu_152     |    0    |    0    |
|          |     zext_ln411_1_fu_156    |    0    |    0    |
|   zext   |     zext_ln411_2_fu_160    |    0    |    0    |
|          |     zext_ln411_3_fu_170    |    0    |    0    |
|          |     zext_ln411_4_fu_202    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_180         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln411_fu_224     |    0    |    0    |
|          |    trunc_ln411_1_fu_238    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_228        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   925   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bitcast_ln411_reg_338|   32   |
|      i_reg_316      |    2   |
|  icmp_ln410_reg_323 |    1   |
|   or_ln411_reg_332  |    1   |
|    res_7_reg_344    |    1   |
|      res_reg_95     |    1   |
|   solved_1_reg_349  |    1   |
|    solved_reg_83    |    1   |
| trunc_ln411_reg_327 |   32   |
+---------------------+--------+
|        Total        |   72   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| solved_reg_83 |  p0  |   2  |   1  |    2   ||    9    |
|   res_reg_95  |  p0  |   2  |   1  |    2   ||    9    |
|   grp_fu_108  |  p0  |   2  |  32  |   64   ||    9    |
|   grp_fu_113  |  p0  |   2  |  32  |   64   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   132  ||  1.708  ||    36   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   925  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   72   |   961  |
+-----------+--------+--------+--------+
