Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Oct 25 02:14:33 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd
    Info (12022): Found design unit 1: RISCV_types File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 15
    Info (12022): Found design unit 2: RISCV_types-body File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-rtl File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 24
    Info (12023): Found entity 1: ALU File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd
    Info (12022): Found design unit 1: BarrelShifter32-rtl File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd Line: 20
    Info (12023): Found entity 1: BarrelShifter32 File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/BarrelShifter32.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
    Info (12022): Found design unit 1: RISCV_Processor-structure File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 36
    Info (12023): Found entity 1: RISCV_Processor File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 24
Info (15248): File "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd" is a duplicate of already analyzed file "/home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/RISCV_types.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_types.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd
    Info (12022): Found design unit 1: RegFile-structural File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 18
    Info (12023): Found entity 1: RegFile File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd
    Info (12022): Found design unit 1: RegN-structural File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd Line: 14
    Info (12023): Found entity 1: RegN File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd
    Info (12022): Found design unit 1: adder_subtractor_N-structure File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 15
    Info (12023): Found entity 1: adder_subtractor_N File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-dataflow File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd Line: 17
    Info (12023): Found entity 1: control_unit File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-dataflow File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd Line: 11
    Info (12023): Found entity 1: decoder5to32 File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/decoder5to32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd
    Info (12022): Found design unit 1: fetch-structure File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 16
    Info (12023): Found entity 1: fetch File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-structure File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd Line: 14
    Info (12023): Found entity 1: full_adder File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd
    Info (12022): Found design unit 1: immGen-Behavioral File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 13
    Info (12023): Found entity 1: immGen File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd
    Info (12022): Found design unit 1: loadType-rtl File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd Line: 14
    Info (12023): Found entity 1: loadType File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/loadType.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 13
    Info (12023): Found entity 1: mux2t1 File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd
    Info (12022): Found design unit 1: mux32to1_32bit-dataflow File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd Line: 12
    Info (12023): Found entity 1: mux32to1_32bit File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux32to1_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd
    Info (12022): Found design unit 1: mux4t1_N-Behavioral File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd Line: 18
    Info (12023): Found entity 1: mux4t1_N File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux4t1_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd
    Info (12022): Found design unit 1: ones_complementor_N-structural File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd Line: 10
    Info (12023): Found entity 1: ones_complementor_N File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd
    Info (12022): Found design unit 1: ripple_adder_N-structural File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd Line: 14
    Info (12023): Found entity 1: ripple_adder_N File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd
    Info (12022): Found design unit 1: sign_extenderNto32-Behavioral File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 12
    Info (12023): Found entity 1: sign_extenderNto32 File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 4
Info (12127): Elaborating entity "RISCV_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(45): object "s_RegWr" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(98): object "s_MemRead" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 98
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:FETCH_PC" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 202
Warning (10036): Verilog HDL or VHDL warning at fetch.vhd(22): object "s_carry_plus_4" assigned a value but never read File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 22
Info (12128): Elaborating entity "adder_subtractor_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 51
Info (12128): Elaborating entity "ones_complementor_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ones_complementor_N:Inverter" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 54
Info (12128): Elaborating entity "invg" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ones_complementor_N:Inverter|invg:\GenInvs:0:INVX" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ones_complementor_N.vhd Line: 18
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 60
Info (12128): Elaborating entity "mux2t1" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "andg2" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_andD0" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 56
Info (12128): Elaborating entity "org2" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|mux2t1_N:mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_or" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mux2t1.vhd Line: 67
Info (12128): Elaborating entity "ripple_adder_N" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor_N.vhd Line: 68
Info (12128): Elaborating entity "full_adder" for hierarchy "fetch:FETCH_PC|adder_subtractor_N:ADD4|ripple_adder_N:Adder|full_adder:\G_NBit_full_adder:0:ADDERI" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ripple_adder_N.vhd Line: 33
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CONTROL" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 213
Info (12128): Elaborating entity "RegFile" for hierarchy "RegFile:u_RegFile" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 240
Info (12128): Elaborating entity "decoder5to32" for hierarchy "RegFile:u_RegFile|decoder5to32:dec" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 55
Info (12128): Elaborating entity "RegN" for hierarchy "RegFile:u_RegFile|RegN:\gen_regs:1:u_reg" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 69
Info (12128): Elaborating entity "dffg" for hierarchy "RegFile:u_RegFile|RegN:\gen_regs:1:u_reg|dffg:\Ndffg_Reg:0:dffg_N" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegN.vhd Line: 27
Info (12128): Elaborating entity "mux32to1_32bit" for hierarchy "RegFile:u_RegFile|mux32to1_32bit:mux1" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RegFile.vhd Line: 86
Info (12128): Elaborating entity "immGen" for hierarchy "immGen:IMMEDIATEGEN" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 254
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U1" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 39
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U3" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 41
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U4" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 42
Warning (10445): VHDL Subtype or Type Declaration warning at sign_extenderNto32.vhd(15): subtype or type has null range File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 15
Warning (10296): VHDL warning at sign_extenderNto32.vhd(15): ignored assignment of value to null range File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/sign_extenderNto32.vhd Line: 15
Info (12128): Elaborating entity "sign_extenderNto32" for hierarchy "immGen:IMMEDIATEGEN|sign_extenderNto32:U5" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/immGen.vhd Line: 43
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 262
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:u_ALU" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 289
Warning (10541): VHDL Signal Declaration warning at ALU.vhd(20): used implicit default value for signal "o_Ovfl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 20
Info (12128): Elaborating entity "BarrelShifter32" for hierarchy "ALU:u_ALU|BarrelShifter32:u_sh" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/ALU.vhd Line: 75
Info (12128): Elaborating entity "loadType" for hierarchy "loadType:u_LoadType" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 341
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 74
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register fetch:FETCH_PC|s_PC_current[22] will power up to High File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/fetch.vhd Line: 74
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 29
Info (21057): Implemented 114895 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 114795 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 1148 megabytes
    Info: Processing ended: Sat Oct 25 02:18:17 2025
    Info: Elapsed time: 00:03:44
    Info: Total CPU time (on all processors): 00:03:45
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Oct 25 02:18:18 2025
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 100 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 98 (unused VREF, 2.5V VCCIO, 65 input, 33 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:10
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:26
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:03:58
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 36% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:56:32
Info (11888): Total time spent on timing analysis during the Fitter is 746.75 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:28
Info (144001): Generated suppressed messages file /home/teoh/cpre381/cpre3810_Proj1/cpre3810-toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2662 megabytes
    Info: Processing ended: Sat Oct 25 03:21:53 2025
    Info: Elapsed time: 01:03:35
    Info: Total CPU time (on all processors): 03:13:44
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Oct 25 03:21:57 2025
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 844 megabytes
    Info: Processing ended: Sat Oct 25 03:22:05 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07
