# Microsemi Physical design constraints file

# Version: v12.3 12.800.0.16

# Design Name: top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS , Package: FCG1152 , Speed grade: -1 

# Date generated: Tue Mar 24 13:34:56 2020 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name DDR3_0_0/DLL_0/dll_inst_0 -fixed true -x 2462 -y 377
