FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Hardware info about DECstation 5000/2x0 systems (otherwise known as
 * 3max+) and DECsystem 5900 systems (otherwise known as bigmax) which
 * differ mechanically but are otherwise identical (both are known as
 * KN03).
 *
/* bench 1328.0.0 d19cc660d024 */
/* bench 1328.0.1 f6ade1d0823a */
/* bench 1328.0.2 0d7f8ba56c83 */
/* bench 1328.0.3 a29197b5d9ff */
/* bench 1328.0.4 695ed09f0674 */
/* bench 1328.0.5 d13a20ebe9cb */
/* bench 1328.0.6 603b88f43a4a */
/* bench 10554.2.0 04be67fc9070 */
/* bench 10554.2.1 13d45d4e93c8 */
/* bench 10554.2.2 315c051ff1b6 */
/* bench 10554.2.3 c28e5a09d574 */
/* bench 10554.2.4 38ca08382dfd */
/* bench 10554.2.5 26d505c43491 */
/* bench 10554.2.6 a9f4cfc69fc9 */
/* bench 10554.2.7 bd11bb21c74f */
/* bench 10554.2.8 beadd76e0e0b */
/* bench 1328.0.7 7bdaa2529d2f */
/* bench 1328.0.8 b9241a127819 */
/* bench 1328.0.9 bf7b4d4b4309 */
/* bench 14251.1.0 619b5b46b821 */
/* bench 14251.1.1 e8e848e2ec29 */
/* bench 14251.1.2 bb6fc7b4ce92 */
/* bench 14251.1.3 51e40881d32a */
/* bench 14251.1.4 86d48c938a39 */
/* bench 14251.1.5 d5e67fdddd86 */
/* bench 14251.1.6 14865a6e89e9 */
/* bench 14251.1.7 61b87bcfcf8a */
/* bench 14251.1.8 42e1d9624b34 */
/* bench 14251.1.9 14c2402550eb */
/* bench 1328.0.11 bb5d3e2517c2 */
/* bench 1328.0.12 cf6e056a939f */
/* bench 1328.0.13 e997dbf2d972 */
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1995,1996 by Paul M. Antoine, some code and definitions
 * are by courtesy of Chris Fraser.
 * Copyright (C) 2000, 2002, 2003, 2005  Maciej W. Rozycki
 */
#ifndef __ASM_MIPS_DEC_KN03_H
#define __ASM_MIPS_DEC_KN03_H

#include <asm/dec/ecc.h>
#include <asm/dec/ioasic_addrs.h>

#define KN03_SLOT_BASE		0x1f800000

/*
 * CPU interrupt bits.
 */
#define KN03_CPU_INR_HALT	6	/* HALT button */
#define KN03_CPU_INR_BUS	5	/* memory, I/O bus read/write errors */
#define KN03_CPU_INR_RES_4	4	/* unused */
#define KN03_CPU_INR_RTC	3	/* DS1287 RTC */
#define KN03_CPU_INR_CASCADE	2	/* I/O ASIC cascade */

/*
 * I/O ASIC interrupt bits.  Star marks denote non-IRQ status bits.
 */
#define KN03_IO_INR_3MAXP	15	/* (*) 3max+/bigmax ID */
#define KN03_IO_INR_NVRAM	14	/* (*) NVRAM clear jumper */
#define KN03_IO_INR_TC2		13	/* TURBOchannel slot #2 */
#define KN03_IO_INR_TC1		12	/* TURBOchannel slot #1 */
#define KN03_IO_INR_TC0		11	/* TURBOchannel slot #0 */
#define KN03_IO_INR_NRMOD	10	/* (*) NRMOD manufacturing jumper */
#define KN03_IO_INR_ASC		9	/* ASC (NCR53C94) SCSI */
/* bench 9162.2.0 5b898409b674 */
/* bench 9162.2.1 a619ed28f8ae */
/* bench 9162.2.2 3439d04904e3 */
/* bench 9162.2.3 f4d738985edb */
/* bench 9162.2.4 4c7261066115 */
/* bench 9162.2.5 8eba7d568f09 */
/* bench 9162.2.6 82dfb66dd361 */
/* bench 9162.2.7 676d1816b9a5 */
/* bench 9162.2.8 2fcfc61db2c0 */
#define KN03_IO_INR_RTC		5	/* DS1287 RTC */
#define KN03_IO_INR_PSU		4	/* power supply unit warning */
/* bench 10798.2.0 4c62e61d3a6d */
#define KN03_IO_INR_PBNO	0	/* HALT button debouncer */


/*
 * Memory Control Register bits.
 */
#define KN03_MCR_RES_16		(0xffff<<16)	/* unused */
#define KN03_MCR_DIAGCHK	(1<<15)		/* diagn/norml ECC reads */
#define KN03_MCR_DIAGGEN	(1<<14)		/* diagn/norml ECC writes */
#define KN03_MCR_CORRECT	(1<<13)		/* ECC correct/check */
#define KN03_MCR_RES_11		(0x3<<12)	/* unused */
#define KN03_MCR_BNK32M		(1<<10)		/* 32M/8M stride */
#define KN03_MCR_RES_7		(0x7<<7)	/* unused */
#define KN03_MCR_CHECK		(0x7f<<0)	/* diagnostic check bits */

/*
 * I/O ASIC System Support Register bits.
 */
#define KN03_IO_SSR_TXDIS1	(1<<14)		/* SCC1 transmit disable */
#define KN03_IO_SSR_TXDIS0	(1<<13)		/* SCC0 transmit disable */
#define KN03_IO_SSR_RES_12	(1<<12)		/* unused */

#define KN03_IO_SSR_LEDS	(0xff<<0)	/* ~diagnostic LEDs */

#endif /* __ASM_MIPS_DEC_KN03_H */
