\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Graphical Processing Unit}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{CUDA Programming Model and Architecture}{section.2}% 3
\BOOKMARK [1][-]{section.3}{Optical Flow Estimation}{}% 4
\BOOKMARK [2][-]{subsection.3.1}{Edge Preserving Interpolation of Correspondences}{section.3}% 5
\BOOKMARK [2][-]{subsection.3.2}{Variational Energy Minimization}{section.3}% 6
\BOOKMARK [3][-]{subsubsection.3.2.1}{Successive Over Relaxation \(SOR\)}{subsection.3.2}% 7
\BOOKMARK [3][-]{subsubsection.3.2.2}{Red Black Successive Over Relaxation \(RB-SOR\)}{subsection.3.2}% 8
\BOOKMARK [1][-]{section.4}{Implementations and Experiments}{}% 9
\BOOKMARK [2][-]{subsection.4.1}{Global Memory}{section.4}% 10
\BOOKMARK [3][-]{subsubsection.4.1.1}{Comparison of Pinned and Paged Memory}{subsection.4.1}% 11
\BOOKMARK [3][-]{subsubsection.4.1.2}{Texture Memory}{subsection.4.1}% 12
\BOOKMARK [2][-]{subsection.4.2}{Coalesced memory access}{section.4}% 13
\BOOKMARK [3][-]{subsubsection.4.2.1}{Memory Reorganization}{subsection.4.2}% 14
\BOOKMARK [2][-]{subsection.4.3}{Alternate Indexing}{section.4}% 15
\BOOKMARK [1][-]{section.5}{Performance Results and Benchmarks}{}% 16
\BOOKMARK [2][-]{subsection.5.1}{Optical Flow Estimation}{section.5}% 17
\BOOKMARK [2][-]{subsection.5.2}{Computation and Execution Time}{section.5}% 18
\BOOKMARK [2][-]{subsection.5.3}{Thread Configuration}{section.5}% 19
\BOOKMARK [1][-]{section.6}{Conclusions}{}% 20
