
ADC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e08  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  00000e08  00000e9c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000016  00800080  00800080  00000ebc  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000ebc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000eec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001d0  00000000  00000000  00000f28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c59  00000000  00000000  000010f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c67  00000000  00000000  00002d51  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001135  00000000  00000000  000039b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000318  00000000  00000000  00004af0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009d5  00000000  00000000  00004e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008e4  00000000  00000000  000057dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  000060c1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
   4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  14:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  34:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  54:	7a 00       	.word	0x007a	; ????
  56:	87 00       	.word	0x0087	; ????
  58:	94 00       	.word	0x0094	; ????
  5a:	a1 00       	.word	0x00a1	; ????
  5c:	ae 00       	.word	0x00ae	; ????
  5e:	bb 00       	.word	0x00bb	; ????
  60:	c8 00       	.word	0x00c8	; ????
  62:	d5 00       	.word	0x00d5	; ????

00000064 <__ctors_end>:
  64:	11 24       	eor	r1, r1
  66:	1f be       	out	0x3f, r1	; 63
  68:	cf e5       	ldi	r28, 0x5F	; 95
  6a:	d8 e0       	ldi	r29, 0x08	; 8
  6c:	de bf       	out	0x3e, r29	; 62
  6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
  70:	10 e0       	ldi	r17, 0x00	; 0
  72:	a0 e6       	ldi	r26, 0x60	; 96
  74:	b0 e0       	ldi	r27, 0x00	; 0
  76:	e8 e0       	ldi	r30, 0x08	; 8
  78:	fe e0       	ldi	r31, 0x0E	; 14
  7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
  7c:	05 90       	lpm	r0, Z+
  7e:	0d 92       	st	X+, r0
  80:	a0 38       	cpi	r26, 0x80	; 128
  82:	b1 07       	cpc	r27, r17
  84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
  86:	20 e0       	ldi	r18, 0x00	; 0
  88:	a0 e8       	ldi	r26, 0x80	; 128
  8a:	b0 e0       	ldi	r27, 0x00	; 0
  8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
  8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
  90:	a6 39       	cpi	r26, 0x96	; 150
  92:	b2 07       	cpc	r27, r18
  94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
  96:	0e 94 7a 03 	call	0x6f4	; 0x6f4 <main>
  9a:	0c 94 02 07 	jmp	0xe04	; 0xe04 <_exit>

0000009e <__bad_interrupt>:
  9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <ADC_Initialize>:
		Value = ADCL;
		Value |= (ADCH<<8);
		break;
	}
	return Value;
}
  a2:	87 b1       	in	r24, 0x07	; 7
  a4:	80 64       	ori	r24, 0x40	; 64
  a6:	87 b9       	out	0x07, r24	; 7
  a8:	87 b1       	in	r24, 0x07	; 7
  aa:	8f 77       	andi	r24, 0x7F	; 127
  ac:	87 b9       	out	0x07, r24	; 7
  ae:	86 b1       	in	r24, 0x06	; 6
  b0:	81 60       	ori	r24, 0x01	; 1
  b2:	86 b9       	out	0x06, r24	; 6
  b4:	86 b1       	in	r24, 0x06	; 6
  b6:	82 60       	ori	r24, 0x02	; 2
  b8:	86 b9       	out	0x06, r24	; 6
  ba:	86 b1       	in	r24, 0x06	; 6
  bc:	84 60       	ori	r24, 0x04	; 4
  be:	86 b9       	out	0x06, r24	; 6
  c0:	86 b1       	in	r24, 0x06	; 6
  c2:	80 62       	ori	r24, 0x20	; 32
  c4:	86 b9       	out	0x06, r24	; 6
  c6:	80 b7       	in	r24, 0x30	; 48
  c8:	8f 7d       	andi	r24, 0xDF	; 223
  ca:	80 bf       	out	0x30, r24	; 48
  cc:	80 b7       	in	r24, 0x30	; 48
  ce:	8f 7b       	andi	r24, 0xBF	; 191
  d0:	80 bf       	out	0x30, r24	; 48
  d2:	80 b7       	in	r24, 0x30	; 48
  d4:	8f 77       	andi	r24, 0x7F	; 127
  d6:	80 bf       	out	0x30, r24	; 48
  d8:	87 b1       	in	r24, 0x07	; 7
  da:	80 62       	ori	r24, 0x20	; 32
  dc:	87 b9       	out	0x07, r24	; 7
  de:	08 95       	ret

000000e0 <ADC_StartConversion>:
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	88 30       	cpi	r24, 0x08	; 8
  e4:	91 05       	cpc	r25, r1
  e6:	08 f0       	brcs	.+2      	; 0xea <ADC_StartConversion+0xa>
  e8:	6c c0       	rjmp	.+216    	; 0x1c2 <ADC_StartConversion+0xe2>
  ea:	fc 01       	movw	r30, r24
  ec:	e6 5d       	subi	r30, 0xD6	; 214
  ee:	ff 4f       	sbci	r31, 0xFF	; 255
  f0:	0c 94 fc 06 	jmp	0xdf8	; 0xdf8 <__tablejump2__>
  f4:	87 b1       	in	r24, 0x07	; 7
  f6:	8e 7f       	andi	r24, 0xFE	; 254
  f8:	87 b9       	out	0x07, r24	; 7
  fa:	87 b1       	in	r24, 0x07	; 7
  fc:	8d 7f       	andi	r24, 0xFD	; 253
  fe:	87 b9       	out	0x07, r24	; 7
 100:	87 b1       	in	r24, 0x07	; 7
 102:	8b 7f       	andi	r24, 0xFB	; 251
 104:	87 b9       	out	0x07, r24	; 7
 106:	87 b1       	in	r24, 0x07	; 7
 108:	87 7f       	andi	r24, 0xF7	; 247
 10a:	87 b9       	out	0x07, r24	; 7
 10c:	5a c0       	rjmp	.+180    	; 0x1c2 <ADC_StartConversion+0xe2>
 10e:	87 b1       	in	r24, 0x07	; 7
 110:	81 60       	ori	r24, 0x01	; 1
 112:	87 b9       	out	0x07, r24	; 7
 114:	87 b1       	in	r24, 0x07	; 7
 116:	8d 7f       	andi	r24, 0xFD	; 253
 118:	87 b9       	out	0x07, r24	; 7
 11a:	87 b1       	in	r24, 0x07	; 7
 11c:	8b 7f       	andi	r24, 0xFB	; 251
 11e:	87 b9       	out	0x07, r24	; 7
 120:	87 b1       	in	r24, 0x07	; 7
 122:	87 7f       	andi	r24, 0xF7	; 247
 124:	87 b9       	out	0x07, r24	; 7
 126:	4d c0       	rjmp	.+154    	; 0x1c2 <ADC_StartConversion+0xe2>
 128:	87 b1       	in	r24, 0x07	; 7
 12a:	8e 7f       	andi	r24, 0xFE	; 254
 12c:	87 b9       	out	0x07, r24	; 7
 12e:	87 b1       	in	r24, 0x07	; 7
 130:	82 60       	ori	r24, 0x02	; 2
 132:	87 b9       	out	0x07, r24	; 7
 134:	87 b1       	in	r24, 0x07	; 7
 136:	8b 7f       	andi	r24, 0xFB	; 251
 138:	87 b9       	out	0x07, r24	; 7
 13a:	87 b1       	in	r24, 0x07	; 7
 13c:	87 7f       	andi	r24, 0xF7	; 247
 13e:	87 b9       	out	0x07, r24	; 7
 140:	40 c0       	rjmp	.+128    	; 0x1c2 <ADC_StartConversion+0xe2>
 142:	87 b1       	in	r24, 0x07	; 7
 144:	8e 7f       	andi	r24, 0xFE	; 254
 146:	87 b9       	out	0x07, r24	; 7
 148:	87 b1       	in	r24, 0x07	; 7
 14a:	82 60       	ori	r24, 0x02	; 2
 14c:	87 b9       	out	0x07, r24	; 7
 14e:	87 b1       	in	r24, 0x07	; 7
 150:	8b 7f       	andi	r24, 0xFB	; 251
 152:	87 b9       	out	0x07, r24	; 7
 154:	87 b1       	in	r24, 0x07	; 7
 156:	87 7f       	andi	r24, 0xF7	; 247
 158:	87 b9       	out	0x07, r24	; 7
 15a:	33 c0       	rjmp	.+102    	; 0x1c2 <ADC_StartConversion+0xe2>
 15c:	87 b1       	in	r24, 0x07	; 7
 15e:	8e 7f       	andi	r24, 0xFE	; 254
 160:	87 b9       	out	0x07, r24	; 7
 162:	87 b1       	in	r24, 0x07	; 7
 164:	8d 7f       	andi	r24, 0xFD	; 253
 166:	87 b9       	out	0x07, r24	; 7
 168:	87 b1       	in	r24, 0x07	; 7
 16a:	84 60       	ori	r24, 0x04	; 4
 16c:	87 b9       	out	0x07, r24	; 7
 16e:	87 b1       	in	r24, 0x07	; 7
 170:	87 7f       	andi	r24, 0xF7	; 247
 172:	87 b9       	out	0x07, r24	; 7
 174:	26 c0       	rjmp	.+76     	; 0x1c2 <ADC_StartConversion+0xe2>
 176:	87 b1       	in	r24, 0x07	; 7
 178:	81 60       	ori	r24, 0x01	; 1
 17a:	87 b9       	out	0x07, r24	; 7
 17c:	87 b1       	in	r24, 0x07	; 7
 17e:	8d 7f       	andi	r24, 0xFD	; 253
 180:	87 b9       	out	0x07, r24	; 7
 182:	87 b1       	in	r24, 0x07	; 7
 184:	84 60       	ori	r24, 0x04	; 4
 186:	87 b9       	out	0x07, r24	; 7
 188:	87 b1       	in	r24, 0x07	; 7
 18a:	87 7f       	andi	r24, 0xF7	; 247
 18c:	87 b9       	out	0x07, r24	; 7
 18e:	19 c0       	rjmp	.+50     	; 0x1c2 <ADC_StartConversion+0xe2>
 190:	87 b1       	in	r24, 0x07	; 7
 192:	8e 7f       	andi	r24, 0xFE	; 254
 194:	87 b9       	out	0x07, r24	; 7
 196:	87 b1       	in	r24, 0x07	; 7
 198:	82 60       	ori	r24, 0x02	; 2
 19a:	87 b9       	out	0x07, r24	; 7
 19c:	87 b1       	in	r24, 0x07	; 7
 19e:	84 60       	ori	r24, 0x04	; 4
 1a0:	87 b9       	out	0x07, r24	; 7
 1a2:	87 b1       	in	r24, 0x07	; 7
 1a4:	87 7f       	andi	r24, 0xF7	; 247
 1a6:	87 b9       	out	0x07, r24	; 7
 1a8:	0c c0       	rjmp	.+24     	; 0x1c2 <ADC_StartConversion+0xe2>
 1aa:	87 b1       	in	r24, 0x07	; 7
 1ac:	81 60       	ori	r24, 0x01	; 1
 1ae:	87 b9       	out	0x07, r24	; 7
 1b0:	87 b1       	in	r24, 0x07	; 7
 1b2:	82 60       	ori	r24, 0x02	; 2
 1b4:	87 b9       	out	0x07, r24	; 7
 1b6:	87 b1       	in	r24, 0x07	; 7
 1b8:	84 60       	ori	r24, 0x04	; 4
 1ba:	87 b9       	out	0x07, r24	; 7
 1bc:	87 b1       	in	r24, 0x07	; 7
 1be:	87 7f       	andi	r24, 0xF7	; 247
 1c0:	87 b9       	out	0x07, r24	; 7
 1c2:	86 b1       	in	r24, 0x06	; 6
 1c4:	80 64       	ori	r24, 0x40	; 64
 1c6:	86 b9       	out	0x06, r24	; 6
 1c8:	34 9b       	sbis	0x06, 4	; 6
 1ca:	fe cf       	rjmp	.-4      	; 0x1c8 <ADC_StartConversion+0xe8>
 1cc:	86 b1       	in	r24, 0x06	; 6
 1ce:	80 61       	ori	r24, 0x10	; 16
 1d0:	86 b9       	out	0x06, r24	; 6
 1d2:	85 b1       	in	r24, 0x05	; 5
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	90 93 82 00 	sts	0x0082, r25	; 0x800082 <Value+0x1>
 1da:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <Value>
 1de:	08 95       	ret

000001e0 <ADC_Enable>:
/*Enable ADC*/
void ADC_Enable(void)
{
	ADCSRA|=(1<<ADEN);
 1e0:	86 b1       	in	r24, 0x06	; 6
 1e2:	80 68       	ori	r24, 0x80	; 128
 1e4:	86 b9       	out	0x06, r24	; 6
 1e6:	08 95       	ret

000001e8 <DIO_WritePin>:
#include "DIO_Definitions.h"
#include "BitwiseOperation.h"

void DIO_WritePin(uint8 PinNum,uint8 PinValue)
{
	if(PinNum >= 0 && PinNum < 8 )
 1e8:	88 30       	cpi	r24, 0x08	; 8
 1ea:	d8 f4       	brcc	.+54     	; 0x222 <DIO_WritePin+0x3a>
	{
			if(PinValue == 1)
 1ec:	61 30       	cpi	r22, 0x01	; 1
 1ee:	59 f4       	brne	.+22     	; 0x206 <DIO_WritePin+0x1e>
			{
				Set_Bit( PORTA , PinNum);
 1f0:	9b b3       	in	r25, 0x1b	; 27
 1f2:	21 e0       	ldi	r18, 0x01	; 1
 1f4:	30 e0       	ldi	r19, 0x00	; 0
 1f6:	08 2e       	mov	r0, r24
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <DIO_WritePin+0x16>
 1fa:	22 0f       	add	r18, r18
 1fc:	33 1f       	adc	r19, r19
 1fe:	0a 94       	dec	r0
 200:	e2 f7       	brpl	.-8      	; 0x1fa <DIO_WritePin+0x12>
 202:	29 2b       	or	r18, r25
 204:	2b bb       	out	0x1b, r18	; 27
			}
			if(PinValue == 0)
 206:	61 11       	cpse	r22, r1
 208:	0c c0       	rjmp	.+24     	; 0x222 <DIO_WritePin+0x3a>
			{
				Clear_Bit( PORTA , PinNum);
 20a:	9b b3       	in	r25, 0x1b	; 27
 20c:	21 e0       	ldi	r18, 0x01	; 1
 20e:	30 e0       	ldi	r19, 0x00	; 0
 210:	08 2e       	mov	r0, r24
 212:	02 c0       	rjmp	.+4      	; 0x218 <DIO_WritePin+0x30>
 214:	22 0f       	add	r18, r18
 216:	33 1f       	adc	r19, r19
 218:	0a 94       	dec	r0
 21a:	e2 f7       	brpl	.-8      	; 0x214 <DIO_WritePin+0x2c>
 21c:	20 95       	com	r18
 21e:	29 23       	and	r18, r25
 220:	2b bb       	out	0x1b, r18	; 27
			}
	}
	if(PinNum > 7 && PinNum < 16)
 222:	98 ef       	ldi	r25, 0xF8	; 248
 224:	98 0f       	add	r25, r24
 226:	98 30       	cpi	r25, 0x08	; 8
 228:	08 f5       	brcc	.+66     	; 0x26c <DIO_WritePin+0x84>
	{
		if(PinValue == 1)
 22a:	61 30       	cpi	r22, 0x01	; 1
 22c:	71 f4       	brne	.+28     	; 0x24a <DIO_WritePin+0x62>
		{
			Set_Bit( PORTB , (PinNum-8));
 22e:	98 b3       	in	r25, 0x18	; 24
 230:	48 2f       	mov	r20, r24
 232:	50 e0       	ldi	r21, 0x00	; 0
 234:	48 50       	subi	r20, 0x08	; 8
 236:	51 09       	sbc	r21, r1
 238:	21 e0       	ldi	r18, 0x01	; 1
 23a:	30 e0       	ldi	r19, 0x00	; 0
 23c:	02 c0       	rjmp	.+4      	; 0x242 <DIO_WritePin+0x5a>
 23e:	22 0f       	add	r18, r18
 240:	33 1f       	adc	r19, r19
 242:	4a 95       	dec	r20
 244:	e2 f7       	brpl	.-8      	; 0x23e <DIO_WritePin+0x56>
 246:	29 2b       	or	r18, r25
 248:	28 bb       	out	0x18, r18	; 24
		}
		if(PinValue == 0)
 24a:	61 11       	cpse	r22, r1
 24c:	0f c0       	rjmp	.+30     	; 0x26c <DIO_WritePin+0x84>
		{
			Clear_Bit( PORTB , (PinNum-8));
 24e:	98 b3       	in	r25, 0x18	; 24
 250:	48 2f       	mov	r20, r24
 252:	50 e0       	ldi	r21, 0x00	; 0
 254:	48 50       	subi	r20, 0x08	; 8
 256:	51 09       	sbc	r21, r1
 258:	21 e0       	ldi	r18, 0x01	; 1
 25a:	30 e0       	ldi	r19, 0x00	; 0
 25c:	02 c0       	rjmp	.+4      	; 0x262 <DIO_WritePin+0x7a>
 25e:	22 0f       	add	r18, r18
 260:	33 1f       	adc	r19, r19
 262:	4a 95       	dec	r20
 264:	e2 f7       	brpl	.-8      	; 0x25e <DIO_WritePin+0x76>
 266:	20 95       	com	r18
 268:	29 23       	and	r18, r25
 26a:	28 bb       	out	0x18, r18	; 24
		}
	}
	if(PinNum > 15 && PinNum < 24)
 26c:	90 ef       	ldi	r25, 0xF0	; 240
 26e:	98 0f       	add	r25, r24
 270:	98 30       	cpi	r25, 0x08	; 8
 272:	08 f5       	brcc	.+66     	; 0x2b6 <DIO_WritePin+0xce>
	{
		if(PinValue == 1)
 274:	61 30       	cpi	r22, 0x01	; 1
 276:	71 f4       	brne	.+28     	; 0x294 <DIO_WritePin+0xac>
		{
			Set_Bit( PORTC , (PinNum-16));
 278:	95 b3       	in	r25, 0x15	; 21
 27a:	48 2f       	mov	r20, r24
 27c:	50 e0       	ldi	r21, 0x00	; 0
 27e:	40 51       	subi	r20, 0x10	; 16
 280:	51 09       	sbc	r21, r1
 282:	21 e0       	ldi	r18, 0x01	; 1
 284:	30 e0       	ldi	r19, 0x00	; 0
 286:	02 c0       	rjmp	.+4      	; 0x28c <DIO_WritePin+0xa4>
 288:	22 0f       	add	r18, r18
 28a:	33 1f       	adc	r19, r19
 28c:	4a 95       	dec	r20
 28e:	e2 f7       	brpl	.-8      	; 0x288 <DIO_WritePin+0xa0>
 290:	29 2b       	or	r18, r25
 292:	25 bb       	out	0x15, r18	; 21
		}
		if(PinValue == 0)
 294:	61 11       	cpse	r22, r1
 296:	0f c0       	rjmp	.+30     	; 0x2b6 <DIO_WritePin+0xce>
		{
			Clear_Bit( PORTC , (PinNum-16));
 298:	95 b3       	in	r25, 0x15	; 21
 29a:	48 2f       	mov	r20, r24
 29c:	50 e0       	ldi	r21, 0x00	; 0
 29e:	40 51       	subi	r20, 0x10	; 16
 2a0:	51 09       	sbc	r21, r1
 2a2:	21 e0       	ldi	r18, 0x01	; 1
 2a4:	30 e0       	ldi	r19, 0x00	; 0
 2a6:	02 c0       	rjmp	.+4      	; 0x2ac <DIO_WritePin+0xc4>
 2a8:	22 0f       	add	r18, r18
 2aa:	33 1f       	adc	r19, r19
 2ac:	4a 95       	dec	r20
 2ae:	e2 f7       	brpl	.-8      	; 0x2a8 <DIO_WritePin+0xc0>
 2b0:	20 95       	com	r18
 2b2:	29 23       	and	r18, r25
 2b4:	25 bb       	out	0x15, r18	; 21
		}
	}
	
	if(PinNum > 24 && PinNum < 32)
 2b6:	97 ee       	ldi	r25, 0xE7	; 231
 2b8:	98 0f       	add	r25, r24
 2ba:	97 30       	cpi	r25, 0x07	; 7
 2bc:	08 f5       	brcc	.+66     	; 0x300 <DIO_WritePin+0x118>
	{
			if(PinValue == 1)
 2be:	61 30       	cpi	r22, 0x01	; 1
 2c0:	71 f4       	brne	.+28     	; 0x2de <DIO_WritePin+0xf6>
			{
				Set_Bit( PORTD , (PinNum-24));
 2c2:	92 b3       	in	r25, 0x12	; 18
 2c4:	48 2f       	mov	r20, r24
 2c6:	50 e0       	ldi	r21, 0x00	; 0
 2c8:	48 51       	subi	r20, 0x18	; 24
 2ca:	51 09       	sbc	r21, r1
 2cc:	21 e0       	ldi	r18, 0x01	; 1
 2ce:	30 e0       	ldi	r19, 0x00	; 0
 2d0:	02 c0       	rjmp	.+4      	; 0x2d6 <DIO_WritePin+0xee>
 2d2:	22 0f       	add	r18, r18
 2d4:	33 1f       	adc	r19, r19
 2d6:	4a 95       	dec	r20
 2d8:	e2 f7       	brpl	.-8      	; 0x2d2 <DIO_WritePin+0xea>
 2da:	29 2b       	or	r18, r25
 2dc:	22 bb       	out	0x12, r18	; 18
			}
			if(PinValue == 0)
 2de:	61 11       	cpse	r22, r1
 2e0:	0f c0       	rjmp	.+30     	; 0x300 <DIO_WritePin+0x118>
			{
				Clear_Bit( PORTD , (PinNum-24));
 2e2:	42 b3       	in	r20, 0x12	; 18
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	48 97       	sbiw	r24, 0x18	; 24
 2e8:	21 e0       	ldi	r18, 0x01	; 1
 2ea:	30 e0       	ldi	r19, 0x00	; 0
 2ec:	b9 01       	movw	r22, r18
 2ee:	02 c0       	rjmp	.+4      	; 0x2f4 <DIO_WritePin+0x10c>
 2f0:	66 0f       	add	r22, r22
 2f2:	77 1f       	adc	r23, r23
 2f4:	8a 95       	dec	r24
 2f6:	e2 f7       	brpl	.-8      	; 0x2f0 <DIO_WritePin+0x108>
 2f8:	cb 01       	movw	r24, r22
 2fa:	80 95       	com	r24
 2fc:	84 23       	and	r24, r20
 2fe:	82 bb       	out	0x12, r24	; 18
 300:	08 95       	ret

00000302 <DIO_SetPinDirection>:
pindirection = 1 output
pindirection = 0 input
*/
void DIO_SetPinDirection(uint8 PinNum,uint8 PinDirection)
{
		if(PinNum >= 0 && PinNum < 8 )
 302:	88 30       	cpi	r24, 0x08	; 8
 304:	d8 f4       	brcc	.+54     	; 0x33c <DIO_SetPinDirection+0x3a>
		{
			if(PinDirection== 1)
 306:	61 30       	cpi	r22, 0x01	; 1
 308:	59 f4       	brne	.+22     	; 0x320 <DIO_SetPinDirection+0x1e>
			{
				Set_Bit( DDRA , PinNum);
 30a:	9a b3       	in	r25, 0x1a	; 26
 30c:	21 e0       	ldi	r18, 0x01	; 1
 30e:	30 e0       	ldi	r19, 0x00	; 0
 310:	08 2e       	mov	r0, r24
 312:	02 c0       	rjmp	.+4      	; 0x318 <DIO_SetPinDirection+0x16>
 314:	22 0f       	add	r18, r18
 316:	33 1f       	adc	r19, r19
 318:	0a 94       	dec	r0
 31a:	e2 f7       	brpl	.-8      	; 0x314 <DIO_SetPinDirection+0x12>
 31c:	29 2b       	or	r18, r25
 31e:	2a bb       	out	0x1a, r18	; 26
			}
			if(PinDirection== 0)
 320:	61 11       	cpse	r22, r1
 322:	0c c0       	rjmp	.+24     	; 0x33c <DIO_SetPinDirection+0x3a>
			{
				Clear_Bit( DDRA , PinNum);
 324:	9a b3       	in	r25, 0x1a	; 26
 326:	21 e0       	ldi	r18, 0x01	; 1
 328:	30 e0       	ldi	r19, 0x00	; 0
 32a:	08 2e       	mov	r0, r24
 32c:	02 c0       	rjmp	.+4      	; 0x332 <DIO_SetPinDirection+0x30>
 32e:	22 0f       	add	r18, r18
 330:	33 1f       	adc	r19, r19
 332:	0a 94       	dec	r0
 334:	e2 f7       	brpl	.-8      	; 0x32e <DIO_SetPinDirection+0x2c>
 336:	20 95       	com	r18
 338:	29 23       	and	r18, r25
 33a:	2a bb       	out	0x1a, r18	; 26
			}
		}
		if(PinNum > 7 && PinNum < 16)
 33c:	98 ef       	ldi	r25, 0xF8	; 248
 33e:	98 0f       	add	r25, r24
 340:	98 30       	cpi	r25, 0x08	; 8
 342:	08 f5       	brcc	.+66     	; 0x386 <DIO_SetPinDirection+0x84>
		{
			if(PinDirection== 1)
 344:	61 30       	cpi	r22, 0x01	; 1
 346:	71 f4       	brne	.+28     	; 0x364 <DIO_SetPinDirection+0x62>
			{
				Set_Bit( DDRB , (PinNum-8));
 348:	97 b3       	in	r25, 0x17	; 23
 34a:	48 2f       	mov	r20, r24
 34c:	50 e0       	ldi	r21, 0x00	; 0
 34e:	48 50       	subi	r20, 0x08	; 8
 350:	51 09       	sbc	r21, r1
 352:	21 e0       	ldi	r18, 0x01	; 1
 354:	30 e0       	ldi	r19, 0x00	; 0
 356:	02 c0       	rjmp	.+4      	; 0x35c <DIO_SetPinDirection+0x5a>
 358:	22 0f       	add	r18, r18
 35a:	33 1f       	adc	r19, r19
 35c:	4a 95       	dec	r20
 35e:	e2 f7       	brpl	.-8      	; 0x358 <DIO_SetPinDirection+0x56>
 360:	29 2b       	or	r18, r25
 362:	27 bb       	out	0x17, r18	; 23
			}
			if(PinDirection== 0)
 364:	61 11       	cpse	r22, r1
 366:	0f c0       	rjmp	.+30     	; 0x386 <DIO_SetPinDirection+0x84>
			{
				Clear_Bit( DDRB , (PinNum-8));
 368:	97 b3       	in	r25, 0x17	; 23
 36a:	48 2f       	mov	r20, r24
 36c:	50 e0       	ldi	r21, 0x00	; 0
 36e:	48 50       	subi	r20, 0x08	; 8
 370:	51 09       	sbc	r21, r1
 372:	21 e0       	ldi	r18, 0x01	; 1
 374:	30 e0       	ldi	r19, 0x00	; 0
 376:	02 c0       	rjmp	.+4      	; 0x37c <DIO_SetPinDirection+0x7a>
 378:	22 0f       	add	r18, r18
 37a:	33 1f       	adc	r19, r19
 37c:	4a 95       	dec	r20
 37e:	e2 f7       	brpl	.-8      	; 0x378 <DIO_SetPinDirection+0x76>
 380:	20 95       	com	r18
 382:	29 23       	and	r18, r25
 384:	27 bb       	out	0x17, r18	; 23
			}
		}
		if(PinNum > 15 && PinNum < 24)
 386:	90 ef       	ldi	r25, 0xF0	; 240
 388:	98 0f       	add	r25, r24
 38a:	98 30       	cpi	r25, 0x08	; 8
 38c:	08 f5       	brcc	.+66     	; 0x3d0 <DIO_SetPinDirection+0xce>
		{
			if(PinDirection== 1)
 38e:	61 30       	cpi	r22, 0x01	; 1
 390:	71 f4       	brne	.+28     	; 0x3ae <DIO_SetPinDirection+0xac>
			{
				Set_Bit( DDRC , (PinNum-16));
 392:	94 b3       	in	r25, 0x14	; 20
 394:	48 2f       	mov	r20, r24
 396:	50 e0       	ldi	r21, 0x00	; 0
 398:	40 51       	subi	r20, 0x10	; 16
 39a:	51 09       	sbc	r21, r1
 39c:	21 e0       	ldi	r18, 0x01	; 1
 39e:	30 e0       	ldi	r19, 0x00	; 0
 3a0:	02 c0       	rjmp	.+4      	; 0x3a6 <DIO_SetPinDirection+0xa4>
 3a2:	22 0f       	add	r18, r18
 3a4:	33 1f       	adc	r19, r19
 3a6:	4a 95       	dec	r20
 3a8:	e2 f7       	brpl	.-8      	; 0x3a2 <DIO_SetPinDirection+0xa0>
 3aa:	29 2b       	or	r18, r25
 3ac:	24 bb       	out	0x14, r18	; 20
			}
			if(PinDirection== 0)
 3ae:	61 11       	cpse	r22, r1
 3b0:	0f c0       	rjmp	.+30     	; 0x3d0 <DIO_SetPinDirection+0xce>
			{
				Clear_Bit( DDRC , (PinNum-16));
 3b2:	94 b3       	in	r25, 0x14	; 20
 3b4:	48 2f       	mov	r20, r24
 3b6:	50 e0       	ldi	r21, 0x00	; 0
 3b8:	40 51       	subi	r20, 0x10	; 16
 3ba:	51 09       	sbc	r21, r1
 3bc:	21 e0       	ldi	r18, 0x01	; 1
 3be:	30 e0       	ldi	r19, 0x00	; 0
 3c0:	02 c0       	rjmp	.+4      	; 0x3c6 <DIO_SetPinDirection+0xc4>
 3c2:	22 0f       	add	r18, r18
 3c4:	33 1f       	adc	r19, r19
 3c6:	4a 95       	dec	r20
 3c8:	e2 f7       	brpl	.-8      	; 0x3c2 <DIO_SetPinDirection+0xc0>
 3ca:	20 95       	com	r18
 3cc:	29 23       	and	r18, r25
 3ce:	24 bb       	out	0x14, r18	; 20
			}
		}
		
		if(PinNum > 24 && PinNum < 32)
 3d0:	97 ee       	ldi	r25, 0xE7	; 231
 3d2:	98 0f       	add	r25, r24
 3d4:	97 30       	cpi	r25, 0x07	; 7
 3d6:	08 f5       	brcc	.+66     	; 0x41a <__EEPROM_REGION_LENGTH__+0x1a>
		{
			if(PinDirection== 1)
 3d8:	61 30       	cpi	r22, 0x01	; 1
 3da:	71 f4       	brne	.+28     	; 0x3f8 <DIO_SetPinDirection+0xf6>
			{
				Set_Bit( DDRD , (PinNum-24));
 3dc:	91 b3       	in	r25, 0x11	; 17
 3de:	48 2f       	mov	r20, r24
 3e0:	50 e0       	ldi	r21, 0x00	; 0
 3e2:	48 51       	subi	r20, 0x18	; 24
 3e4:	51 09       	sbc	r21, r1
 3e6:	21 e0       	ldi	r18, 0x01	; 1
 3e8:	30 e0       	ldi	r19, 0x00	; 0
 3ea:	02 c0       	rjmp	.+4      	; 0x3f0 <DIO_SetPinDirection+0xee>
 3ec:	22 0f       	add	r18, r18
 3ee:	33 1f       	adc	r19, r19
 3f0:	4a 95       	dec	r20
 3f2:	e2 f7       	brpl	.-8      	; 0x3ec <DIO_SetPinDirection+0xea>
 3f4:	29 2b       	or	r18, r25
 3f6:	21 bb       	out	0x11, r18	; 17
			}
			if(PinDirection== 0)
 3f8:	61 11       	cpse	r22, r1
 3fa:	0f c0       	rjmp	.+30     	; 0x41a <__EEPROM_REGION_LENGTH__+0x1a>
			{
				Clear_Bit( DDRD , (PinNum-24));
 3fc:	41 b3       	in	r20, 0x11	; 17
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	48 97       	sbiw	r24, 0x18	; 24
 402:	21 e0       	ldi	r18, 0x01	; 1
 404:	30 e0       	ldi	r19, 0x00	; 0
 406:	b9 01       	movw	r22, r18
 408:	02 c0       	rjmp	.+4      	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 40a:	66 0f       	add	r22, r22
 40c:	77 1f       	adc	r23, r23
 40e:	8a 95       	dec	r24
 410:	e2 f7       	brpl	.-8      	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
 412:	cb 01       	movw	r24, r22
 414:	80 95       	com	r24
 416:	84 23       	and	r24, r20
 418:	81 bb       	out	0x11, r24	; 17
 41a:	08 95       	ret

0000041c <DIO_ReadPin>:
		}
}
uint8 DIO_ReadPin(uint8 PinNum)
{
		uint8 return_value=0;
		if(PinNum >= 0 && PinNum < 8 )
 41c:	88 30       	cpi	r24, 0x08	; 8
 41e:	a8 f4       	brcc	.+42     	; 0x44a <DIO_ReadPin+0x2e>
		{
			return_value = Get_Bit(PINA , PinNum);
 420:	99 b3       	in	r25, 0x19	; 25
 422:	21 e0       	ldi	r18, 0x01	; 1
 424:	30 e0       	ldi	r19, 0x00	; 0
 426:	a9 01       	movw	r20, r18
 428:	08 2e       	mov	r0, r24
 42a:	02 c0       	rjmp	.+4      	; 0x430 <DIO_ReadPin+0x14>
 42c:	44 0f       	add	r20, r20
 42e:	55 1f       	adc	r21, r21
 430:	0a 94       	dec	r0
 432:	e2 f7       	brpl	.-8      	; 0x42c <DIO_ReadPin+0x10>
 434:	29 2f       	mov	r18, r25
 436:	30 e0       	ldi	r19, 0x00	; 0
 438:	24 23       	and	r18, r20
 43a:	35 23       	and	r19, r21
 43c:	08 2e       	mov	r0, r24
 43e:	02 c0       	rjmp	.+4      	; 0x444 <DIO_ReadPin+0x28>
 440:	35 95       	asr	r19
 442:	27 95       	ror	r18
 444:	0a 94       	dec	r0
 446:	e2 f7       	brpl	.-8      	; 0x440 <DIO_ReadPin+0x24>
 448:	01 c0       	rjmp	.+2      	; 0x44c <DIO_ReadPin+0x30>
			}
		}
}
uint8 DIO_ReadPin(uint8 PinNum)
{
		uint8 return_value=0;
 44a:	20 e0       	ldi	r18, 0x00	; 0
		if(PinNum >= 0 && PinNum < 8 )
		{
			return_value = Get_Bit(PINA , PinNum);
		}
		if(PinNum > 7 && PinNum < 16)
 44c:	98 ef       	ldi	r25, 0xF8	; 248
 44e:	98 0f       	add	r25, r24
 450:	98 30       	cpi	r25, 0x08	; 8
 452:	b8 f4       	brcc	.+46     	; 0x482 <DIO_ReadPin+0x66>
		{
			return_value = Get_Bit(PINB , (PinNum-8));
 454:	96 b3       	in	r25, 0x16	; 22
 456:	68 2f       	mov	r22, r24
 458:	70 e0       	ldi	r23, 0x00	; 0
 45a:	68 50       	subi	r22, 0x08	; 8
 45c:	71 09       	sbc	r23, r1
 45e:	21 e0       	ldi	r18, 0x01	; 1
 460:	30 e0       	ldi	r19, 0x00	; 0
 462:	a9 01       	movw	r20, r18
 464:	06 2e       	mov	r0, r22
 466:	02 c0       	rjmp	.+4      	; 0x46c <DIO_ReadPin+0x50>
 468:	44 0f       	add	r20, r20
 46a:	55 1f       	adc	r21, r21
 46c:	0a 94       	dec	r0
 46e:	e2 f7       	brpl	.-8      	; 0x468 <DIO_ReadPin+0x4c>
 470:	29 2f       	mov	r18, r25
 472:	30 e0       	ldi	r19, 0x00	; 0
 474:	24 23       	and	r18, r20
 476:	35 23       	and	r19, r21
 478:	02 c0       	rjmp	.+4      	; 0x47e <DIO_ReadPin+0x62>
 47a:	35 95       	asr	r19
 47c:	27 95       	ror	r18
 47e:	6a 95       	dec	r22
 480:	e2 f7       	brpl	.-8      	; 0x47a <DIO_ReadPin+0x5e>
		}
		if(PinNum > 15 && PinNum < 24)
 482:	90 ef       	ldi	r25, 0xF0	; 240
 484:	98 0f       	add	r25, r24
 486:	98 30       	cpi	r25, 0x08	; 8
 488:	b8 f4       	brcc	.+46     	; 0x4b8 <DIO_ReadPin+0x9c>
		{
			return_value = Get_Bit(PINC , (PinNum-16));
 48a:	93 b3       	in	r25, 0x13	; 19
 48c:	68 2f       	mov	r22, r24
 48e:	70 e0       	ldi	r23, 0x00	; 0
 490:	60 51       	subi	r22, 0x10	; 16
 492:	71 09       	sbc	r23, r1
 494:	21 e0       	ldi	r18, 0x01	; 1
 496:	30 e0       	ldi	r19, 0x00	; 0
 498:	a9 01       	movw	r20, r18
 49a:	06 2e       	mov	r0, r22
 49c:	02 c0       	rjmp	.+4      	; 0x4a2 <DIO_ReadPin+0x86>
 49e:	44 0f       	add	r20, r20
 4a0:	55 1f       	adc	r21, r21
 4a2:	0a 94       	dec	r0
 4a4:	e2 f7       	brpl	.-8      	; 0x49e <DIO_ReadPin+0x82>
 4a6:	29 2f       	mov	r18, r25
 4a8:	30 e0       	ldi	r19, 0x00	; 0
 4aa:	24 23       	and	r18, r20
 4ac:	35 23       	and	r19, r21
 4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <DIO_ReadPin+0x98>
 4b0:	35 95       	asr	r19
 4b2:	27 95       	ror	r18
 4b4:	6a 95       	dec	r22
 4b6:	e2 f7       	brpl	.-8      	; 0x4b0 <DIO_ReadPin+0x94>
		}
		
		if(PinNum > 24 && PinNum < 32)
 4b8:	97 ee       	ldi	r25, 0xE7	; 231
 4ba:	98 0f       	add	r25, r24
 4bc:	97 30       	cpi	r25, 0x07	; 7
 4be:	c0 f4       	brcc	.+48     	; 0x4f0 <DIO_ReadPin+0xd4>
		{
			return_value = Get_Bit(PIND , (PinNum-24));
 4c0:	60 b3       	in	r22, 0x10	; 16
 4c2:	48 2f       	mov	r20, r24
 4c4:	50 e0       	ldi	r21, 0x00	; 0
 4c6:	48 51       	subi	r20, 0x18	; 24
 4c8:	51 09       	sbc	r21, r1
 4ca:	81 e0       	ldi	r24, 0x01	; 1
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	9c 01       	movw	r18, r24
 4d0:	04 2e       	mov	r0, r20
 4d2:	02 c0       	rjmp	.+4      	; 0x4d8 <DIO_ReadPin+0xbc>
 4d4:	22 0f       	add	r18, r18
 4d6:	33 1f       	adc	r19, r19
 4d8:	0a 94       	dec	r0
 4da:	e2 f7       	brpl	.-8      	; 0x4d4 <DIO_ReadPin+0xb8>
 4dc:	86 2f       	mov	r24, r22
 4de:	90 e0       	ldi	r25, 0x00	; 0
 4e0:	82 23       	and	r24, r18
 4e2:	93 23       	and	r25, r19
 4e4:	02 c0       	rjmp	.+4      	; 0x4ea <DIO_ReadPin+0xce>
 4e6:	95 95       	asr	r25
 4e8:	87 95       	ror	r24
 4ea:	4a 95       	dec	r20
 4ec:	e2 f7       	brpl	.-8      	; 0x4e6 <DIO_ReadPin+0xca>
 4ee:	28 2f       	mov	r18, r24
		}
		return return_value;
}
 4f0:	82 2f       	mov	r24, r18
 4f2:	08 95       	ret

000004f4 <DIO_TogglePin>:
uint8 DIO_TogglePin(uint8 PinNum)
{
 4f4:	cf 93       	push	r28
 4f6:	c8 2f       	mov	r28, r24
	if(DIO_ReadPin(PinNum) == LOW)
 4f8:	0e 94 0e 02 	call	0x41c	; 0x41c <DIO_ReadPin>
 4fc:	81 11       	cpse	r24, r1
 4fe:	05 c0       	rjmp	.+10     	; 0x50a <DIO_TogglePin+0x16>
	{
		DIO_WritePin(PinNum,HIGH);
 500:	61 e0       	ldi	r22, 0x01	; 1
 502:	8c 2f       	mov	r24, r28
 504:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
 508:	04 c0       	rjmp	.+8      	; 0x512 <DIO_TogglePin+0x1e>
	}
	else
	{
		DIO_WritePin(PinNum,LOW);
 50a:	60 e0       	ldi	r22, 0x00	; 0
 50c:	8c 2f       	mov	r24, r28
 50e:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	}
}
 512:	cf 91       	pop	r28
 514:	08 95       	ret

00000516 <LCD_sendCommand>:
}

/*Function the sends Commands the The LCD Like Clear and So on*/

void LCD_sendCommand(uint8 Cmd)
{
 516:	cf 93       	push	r28
 518:	c8 2f       	mov	r28, r24
	/*RS == 0 For Command Register*/
	DIO_WritePin(LCD_RS,LOW);
 51a:	60 e0       	ldi	r22, 0x00	; 0
 51c:	81 e0       	ldi	r24, 0x01	; 1
 51e:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	/*R/W == 0 For Writing */
	DIO_WritePin(LCD_RW , LOW);
 522:	60 e0       	ldi	r22, 0x00	; 0
 524:	82 e0       	ldi	r24, 0x02	; 2
 526:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	
	/*LCD Enable Pin LOW For Latching*/
	DIO_WritePin(LCD_ENABLE,LOW);
 52a:	60 e0       	ldi	r22, 0x00	; 0
 52c:	83 e0       	ldi	r24, 0x03	; 3
 52e:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	
	/* Send Command Sequance */
	LCD_PORT = ( LCD_PORT & Mask_First_4Bits ) | ( Cmd & Mask_Last_4Bits );
 532:	8b b3       	in	r24, 0x1b	; 27
 534:	8f 70       	andi	r24, 0x0F	; 15
 536:	9c 2f       	mov	r25, r28
 538:	90 7f       	andi	r25, 0xF0	; 240
 53a:	89 2b       	or	r24, r25
 53c:	8b bb       	out	0x1b, r24	; 27
	 
	/*Latching Sequance*/
	DIO_WritePin(LCD_ENABLE,HIGH);
 53e:	61 e0       	ldi	r22, 0x01	; 1
 540:	83 e0       	ldi	r24, 0x03	; 3
 542:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 546:	8f e3       	ldi	r24, 0x3F	; 63
 548:	9f e1       	ldi	r25, 0x1F	; 31
 54a:	01 97       	sbiw	r24, 0x01	; 1
 54c:	f1 f7       	brne	.-4      	; 0x54a <LCD_sendCommand+0x34>
 54e:	00 c0       	rjmp	.+0      	; 0x550 <LCD_sendCommand+0x3a>
 550:	00 00       	nop
	_delay_ms(2);
	/*LOW For Enable to Latch*/
	DIO_WritePin(LCD_ENABLE,LOW);
 552:	60 e0       	ldi	r22, 0x00	; 0
 554:	83 e0       	ldi	r24, 0x03	; 3
 556:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	
	
	/*LCD Enable Pin LOW For Latching*/
	DIO_WritePin(LCD_ENABLE,LOW);
 55a:	60 e0       	ldi	r22, 0x00	; 0
 55c:	83 e0       	ldi	r24, 0x03	; 3
 55e:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	/*Send Command*/
	LCD_PORT = ( LCD_PORT & Mask_First_4Bits ) | ( Cmd << Number_Four ); 
 562:	2b b3       	in	r18, 0x1b	; 27
 564:	30 e1       	ldi	r19, 0x10	; 16
 566:	c3 9f       	mul	r28, r19
 568:	c0 01       	movw	r24, r0
 56a:	11 24       	eor	r1, r1
 56c:	92 2f       	mov	r25, r18
 56e:	9f 70       	andi	r25, 0x0F	; 15
 570:	89 2b       	or	r24, r25
 572:	8b bb       	out	0x1b, r24	; 27
	
	/*Latching Sequance*/
	DIO_WritePin(LCD_ENABLE,HIGH);
 574:	61 e0       	ldi	r22, 0x01	; 1
 576:	83 e0       	ldi	r24, 0x03	; 3
 578:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
 57c:	8f e3       	ldi	r24, 0x3F	; 63
 57e:	9f e1       	ldi	r25, 0x1F	; 31
 580:	01 97       	sbiw	r24, 0x01	; 1
 582:	f1 f7       	brne	.-4      	; 0x580 <LCD_sendCommand+0x6a>
 584:	00 c0       	rjmp	.+0      	; 0x586 <LCD_sendCommand+0x70>
 586:	00 00       	nop
	_delay_ms(2);
	/*LOW For Enable to Latch*/
	DIO_WritePin(LCD_ENABLE,LOW);
 588:	60 e0       	ldi	r22, 0x00	; 0
 58a:	83 e0       	ldi	r24, 0x03	; 3
 58c:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
 590:	8f e3       	ldi	r24, 0x3F	; 63
 592:	9f e1       	ldi	r25, 0x1F	; 31
 594:	01 97       	sbiw	r24, 0x01	; 1
 596:	f1 f7       	brne	.-4      	; 0x594 <LCD_sendCommand+0x7e>
 598:	00 c0       	rjmp	.+0      	; 0x59a <LCD_sendCommand+0x84>
 59a:	00 00       	nop
	_delay_ms(2);
}
 59c:	cf 91       	pop	r28
 59e:	08 95       	ret

000005a0 <LCD_init>:
void LCD_init()
{
	#ifdef Bit_Mode4
	
	/*Data PINS*/
	DIO_SetPinDirection(LCD_D4 , OUTPUT);
 5a0:	61 e0       	ldi	r22, 0x01	; 1
 5a2:	84 e0       	ldi	r24, 0x04	; 4
 5a4:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
	DIO_SetPinDirection(LCD_D5 , OUTPUT);
 5a8:	61 e0       	ldi	r22, 0x01	; 1
 5aa:	85 e0       	ldi	r24, 0x05	; 5
 5ac:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
	DIO_SetPinDirection(LCD_D6 , OUTPUT);
 5b0:	61 e0       	ldi	r22, 0x01	; 1
 5b2:	86 e0       	ldi	r24, 0x06	; 6
 5b4:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
	DIO_SetPinDirection(LCD_D7 , OUTPUT);
 5b8:	61 e0       	ldi	r22, 0x01	; 1
 5ba:	87 e0       	ldi	r24, 0x07	; 7
 5bc:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
	/*Command Pins*/
	DIO_SetPinDirection(LCD_RS , OUTPUT);
 5c0:	61 e0       	ldi	r22, 0x01	; 1
 5c2:	81 e0       	ldi	r24, 0x01	; 1
 5c4:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
	DIO_SetPinDirection(LCD_RW , OUTPUT);
 5c8:	61 e0       	ldi	r22, 0x01	; 1
 5ca:	82 e0       	ldi	r24, 0x02	; 2
 5cc:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
	DIO_SetPinDirection(LCD_ENABLE , OUTPUT);
 5d0:	61 e0       	ldi	r22, 0x01	; 1
 5d2:	83 e0       	ldi	r24, 0x03	; 3
 5d4:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
	
	LCD_sendCommand(LCD_CMD_INIT1_4_BIT);
 5d8:	83 e3       	ldi	r24, 0x33	; 51
 5da:	0e 94 8b 02 	call	0x516	; 0x516 <LCD_sendCommand>
	LCD_sendCommand(LCD_CMD_INIT2_4_BIT);
 5de:	82 e3       	ldi	r24, 0x32	; 50
 5e0:	0e 94 8b 02 	call	0x516	; 0x516 <LCD_sendCommand>
	/*Send Command To Set 4-Bit Mode*/
	LCD_sendCommand(Function_Set_4Bit);
 5e4:	88 e2       	ldi	r24, 0x28	; 40
 5e6:	0e 94 8b 02 	call	0x516	; 0x516 <LCD_sendCommand>
	/*Turn On Cyrser */
	LCD_sendCommand(Cyrser_On);
 5ea:	8e e0       	ldi	r24, 0x0E	; 14
 5ec:	0e 94 8b 02 	call	0x516	; 0x516 <LCD_sendCommand>
	/*Clear Display*/
	LCD_sendCommand(Clear_Command);
 5f0:	81 e0       	ldi	r24, 0x01	; 1
 5f2:	0e 94 8b 02 	call	0x516	; 0x516 <LCD_sendCommand>
	/*Increment Curser*/
	LCD_sendCommand(LCD_CMD_INCREMNT_CURSER);
 5f6:	86 e0       	ldi	r24, 0x06	; 6
 5f8:	0e 94 8b 02 	call	0x516	; 0x516 <LCD_sendCommand>
 5fc:	08 95       	ret

000005fe <LCD_displayChar>:
	_delay_ms(2);
}

/*Function To Display Char on the LCD*/
void LCD_displayChar(uint8 ch)
{
 5fe:	cf 93       	push	r28
 600:	c8 2f       	mov	r28, r24
	/*RS == 1 For Data Register*/
	DIO_WritePin(LCD_RS,HIGH);
 602:	61 e0       	ldi	r22, 0x01	; 1
 604:	81 e0       	ldi	r24, 0x01	; 1
 606:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	/*R/W == 0 For Writing */
	DIO_WritePin(LCD_RW , LOW);
 60a:	60 e0       	ldi	r22, 0x00	; 0
 60c:	82 e0       	ldi	r24, 0x02	; 2
 60e:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	
	/*LCD Enable Pin LOW For Latching*/
	DIO_WritePin(LCD_ENABLE,LOW);
 612:	60 e0       	ldi	r22, 0x00	; 0
 614:	83 e0       	ldi	r24, 0x03	; 3
 616:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	
	/* Send Command Sequance */
	LCD_PORT = ( LCD_PORT & Mask_First_4Bits ) | ( ch & Mask_Last_4Bits );
 61a:	8b b3       	in	r24, 0x1b	; 27
 61c:	8f 70       	andi	r24, 0x0F	; 15
 61e:	9c 2f       	mov	r25, r28
 620:	90 7f       	andi	r25, 0xF0	; 240
 622:	89 2b       	or	r24, r25
 624:	8b bb       	out	0x1b, r24	; 27
	
	/*Latching Sequance*/
	DIO_WritePin(LCD_ENABLE,HIGH);
 626:	61 e0       	ldi	r22, 0x01	; 1
 628:	83 e0       	ldi	r24, 0x03	; 3
 62a:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
 62e:	8f e3       	ldi	r24, 0x3F	; 63
 630:	9f e1       	ldi	r25, 0x1F	; 31
 632:	01 97       	sbiw	r24, 0x01	; 1
 634:	f1 f7       	brne	.-4      	; 0x632 <LCD_displayChar+0x34>
 636:	00 c0       	rjmp	.+0      	; 0x638 <LCD_displayChar+0x3a>
 638:	00 00       	nop
	_delay_ms(2);
	/*LOW For Enable to Latch*/
	DIO_WritePin(LCD_ENABLE,LOW);
 63a:	60 e0       	ldi	r22, 0x00	; 0
 63c:	83 e0       	ldi	r24, 0x03	; 3
 63e:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	
	
	/*LCD Enable Pin LOW For Latching*/
	DIO_WritePin(LCD_ENABLE,LOW);
 642:	60 e0       	ldi	r22, 0x00	; 0
 644:	83 e0       	ldi	r24, 0x03	; 3
 646:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	/*Send Command*/
	LCD_PORT = ( LCD_PORT & Mask_First_4Bits ) | ( ch << Number_Four );
 64a:	2b b3       	in	r18, 0x1b	; 27
 64c:	30 e1       	ldi	r19, 0x10	; 16
 64e:	c3 9f       	mul	r28, r19
 650:	c0 01       	movw	r24, r0
 652:	11 24       	eor	r1, r1
 654:	92 2f       	mov	r25, r18
 656:	9f 70       	andi	r25, 0x0F	; 15
 658:	89 2b       	or	r24, r25
 65a:	8b bb       	out	0x1b, r24	; 27
	
	/*Latching Sequance*/
	DIO_WritePin(LCD_ENABLE,HIGH);
 65c:	61 e0       	ldi	r22, 0x01	; 1
 65e:	83 e0       	ldi	r24, 0x03	; 3
 660:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
 664:	8f e3       	ldi	r24, 0x3F	; 63
 666:	9f e1       	ldi	r25, 0x1F	; 31
 668:	01 97       	sbiw	r24, 0x01	; 1
 66a:	f1 f7       	brne	.-4      	; 0x668 <LCD_displayChar+0x6a>
 66c:	00 c0       	rjmp	.+0      	; 0x66e <LCD_displayChar+0x70>
 66e:	00 00       	nop
	_delay_ms(2);
	/*LOW For Enable to Latch*/
	DIO_WritePin(LCD_ENABLE,LOW);
 670:	60 e0       	ldi	r22, 0x00	; 0
 672:	83 e0       	ldi	r24, 0x03	; 3
 674:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <DIO_WritePin>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 678:	8f e8       	ldi	r24, 0x8F	; 143
 67a:	91 e0       	ldi	r25, 0x01	; 1
 67c:	01 97       	sbiw	r24, 0x01	; 1
 67e:	f1 f7       	brne	.-4      	; 0x67c <LCD_displayChar+0x7e>
 680:	00 c0       	rjmp	.+0      	; 0x682 <LCD_displayChar+0x84>
 682:	00 00       	nop
	_delay_us(100);
	
}
 684:	cf 91       	pop	r28
 686:	08 95       	ret

00000688 <LCD_displayString>:
/*Function that Takes array of char*/
void LCD_displayString(uint8 str[])
{
 688:	0f 93       	push	r16
 68a:	1f 93       	push	r17
 68c:	cf 93       	push	r28
 68e:	8c 01       	movw	r16, r24
	/*Variable For for Loop*/
	uint8 i=0;
 690:	c0 e0       	ldi	r28, 0x00	; 0
	
	while(str[i]!= 0)
 692:	10 c0       	rjmp	.+32     	; 0x6b4 <LCD_displayString+0x2c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 694:	8f e1       	ldi	r24, 0x1F	; 31
 696:	9e e4       	ldi	r25, 0x4E	; 78
 698:	01 97       	sbiw	r24, 0x01	; 1
 69a:	f1 f7       	brne	.-4      	; 0x698 <LCD_displayString+0x10>
 69c:	00 c0       	rjmp	.+0      	; 0x69e <LCD_displayString+0x16>
 69e:	00 00       	nop
	{
		_delay_ms(5);
		LCD_displayChar(str[i]);
 6a0:	80 81       	ld	r24, Z
 6a2:	0e 94 ff 02 	call	0x5fe	; 0x5fe <LCD_displayChar>
 6a6:	8f e1       	ldi	r24, 0x1F	; 31
 6a8:	9e e4       	ldi	r25, 0x4E	; 78
 6aa:	01 97       	sbiw	r24, 0x01	; 1
 6ac:	f1 f7       	brne	.-4      	; 0x6aa <LCD_displayString+0x22>
 6ae:	00 c0       	rjmp	.+0      	; 0x6b0 <LCD_displayString+0x28>
 6b0:	00 00       	nop
		_delay_ms(5);
		i++;
 6b2:	cf 5f       	subi	r28, 0xFF	; 255
void LCD_displayString(uint8 str[])
{
	/*Variable For for Loop*/
	uint8 i=0;
	
	while(str[i]!= 0)
 6b4:	f8 01       	movw	r30, r16
 6b6:	ec 0f       	add	r30, r28
 6b8:	f1 1d       	adc	r31, r1
 6ba:	80 81       	ld	r24, Z
 6bc:	81 11       	cpse	r24, r1
 6be:	ea cf       	rjmp	.-44     	; 0x694 <LCD_displayString+0xc>
		_delay_ms(5);
		LCD_displayChar(str[i]);
		_delay_ms(5);
		i++;
	}
}
 6c0:	cf 91       	pop	r28
 6c2:	1f 91       	pop	r17
 6c4:	0f 91       	pop	r16
 6c6:	08 95       	ret

000006c8 <LCD_clear>:
	LCD_displayString(str);
}
/* Function to clear LCD */
void LCD_clear()
{
	LCD_sendCommand(Clear_Command);
 6c8:	81 e0       	ldi	r24, 0x01	; 1
 6ca:	0e 94 8b 02 	call	0x516	; 0x516 <LCD_sendCommand>
 6ce:	08 95       	ret

000006d0 <led_One_Init>:
{
	DIO_SetPinDirection(PIN14,OUTPUT);
}
void led_Four_Init()
{
	DIO_SetPinDirection(PIN15,OUTPUT);
 6d0:	61 e0       	ldi	r22, 0x01	; 1
 6d2:	8c e0       	ldi	r24, 0x0C	; 12
 6d4:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
 6d8:	08 95       	ret

000006da <led_Two_Init>:
 6da:	61 e0       	ldi	r22, 0x01	; 1
 6dc:	8d e0       	ldi	r24, 0x0D	; 13
 6de:	0e 94 81 01 	call	0x302	; 0x302 <DIO_SetPinDirection>
 6e2:	08 95       	ret

000006e4 <Led_One_Toggle>:
}
void Led_One_Toggle(void)
{
	DIO_TogglePin(PIN12);
 6e4:	8c e0       	ldi	r24, 0x0C	; 12
 6e6:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <DIO_TogglePin>
 6ea:	08 95       	ret

000006ec <Led_Two_Toggle>:
}

void Led_Two_Toggle(void)
{
	DIO_TogglePin(PIN13);
 6ec:	8d e0       	ldi	r24, 0x0D	; 13
 6ee:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <DIO_TogglePin>
 6f2:	08 95       	ret

000006f4 <main>:
uint8_t Temp = 0;

int main(void)
{
	/*Fill Structure of baud rate */
	UART_Config_S.BaudRate      = BAUD_RATE;   /* Set BaudRate */
 6f4:	ed e8       	ldi	r30, 0x8D	; 141
 6f6:	f0 e0       	ldi	r31, 0x00	; 0
 6f8:	80 e8       	ldi	r24, 0x80	; 128
 6fa:	95 e2       	ldi	r25, 0x25	; 37
 6fc:	a0 e0       	ldi	r26, 0x00	; 0
 6fe:	b0 e0       	ldi	r27, 0x00	; 0
 700:	80 83       	st	Z, r24
 702:	91 83       	std	Z+1, r25	; 0x01
 704:	a2 83       	std	Z+2, r26	; 0x02
 706:	b3 83       	std	Z+3, r27	; 0x03
	UART_Config_S.No_StopBits   = UART_TwoStopBit; /* Set Numbers of Stop Bits ( 1 or 2) */
 708:	81 e0       	ldi	r24, 0x01	; 1
 70a:	84 83       	std	Z+4, r24	; 0x04
	UART_Config_S.ParityMode    = UART_DisableParityBit;  /* Set Parity Mode (No Parity , Even , Odd) */
 70c:	15 82       	std	Z+5, r1	; 0x05
	UART_Config_S.DataSize      = UART_8_Bits;    /* Set Data Size ( 5 bit, 6 bit, 7 bit, 8 bit ) */
 70e:	88 e0       	ldi	r24, 0x08	; 8
 710:	86 83       	std	Z+6, r24	; 0x06
	UART_Config_S.SpeedMode     = UART_NormalSpeedMode;   /* Set Speed Mode ( Normal or Double ) */
 712:	17 82       	std	Z+7, r1	; 0x07
	UART_Config_S.ClockPolarity = UART_RisingPol;   /* Set UART Clock Polarity ( Rising Edge or Falling Edge ) */
 714:	10 86       	std	Z+8, r1	; 0x08
	/*LCD Init*/
	LCD_init();
 716:	0e 94 d0 02 	call	0x5a0	; 0x5a0 <LCD_init>
	/*Inalize Buzzer As OUTPUT*/
	DDRB |= (1<<PINB3);
 71a:	87 b3       	in	r24, 0x17	; 23
 71c:	88 60       	ori	r24, 0x08	; 8
 71e:	87 bb       	out	0x17, r24	; 23
	/* init UART */
	UART_Init ();
 720:	0e 94 58 04 	call	0x8b0	; 0x8b0 <UART_Init>
	/*Led init*/
	led_One_Init();
 724:	0e 94 68 03 	call	0x6d0	; 0x6d0 <led_One_Init>
	led_Two_Init();
 728:	0e 94 6d 03 	call	0x6da	; 0x6da <led_Two_Init>
	/*Initalize ADC*/
	ADC_Initialize();
 72c:	0e 94 51 00 	call	0xa2	; 0xa2 <ADC_Initialize>
	/*Inalizlie Direction For ADC*/
	DDRA &=~(1<<PINA0);
 730:	8a b3       	in	r24, 0x1a	; 26
 732:	8e 7f       	andi	r24, 0xFE	; 254
 734:	8a bb       	out	0x1a, r24	; 26
	/*Enable ADC*/
	ADC_Enable();
 736:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <ADC_Enable>
 73a:	2f ef       	ldi	r18, 0xFF	; 255
 73c:	80 e7       	ldi	r24, 0x70	; 112
 73e:	92 e0       	ldi	r25, 0x02	; 2
 740:	21 50       	subi	r18, 0x01	; 1
 742:	80 40       	sbci	r24, 0x00	; 0
 744:	90 40       	sbci	r25, 0x00	; 0
 746:	e1 f7       	brne	.-8      	; 0x740 <main+0x4c>
 748:	00 c0       	rjmp	.+0      	; 0x74a <main+0x56>
 74a:	00 00       	nop
	
	_delay_ms(50);
	while (1)
	{
		/*Read Temp*/
		Temp = TempSensor_ReadValue(ID_0);
 74c:	80 e0       	ldi	r24, 0x00	; 0
 74e:	0e 94 03 04 	call	0x806	; 0x806 <TempSensor_ReadValue>
 752:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__data_end>
		/*Send Temp Over UART*/
		USART_Transmit((uint8_t)Temp);
 756:	0e 94 3a 05 	call	0xa74	; 0xa74 <USART_Transmit>
		/*Display Temp*/
		LCD_displayString("Temp : ");
 75a:	88 e7       	ldi	r24, 0x78	; 120
 75c:	90 e0       	ldi	r25, 0x00	; 0
 75e:	0e 94 44 03 	call	0x688	; 0x688 <LCD_displayString>
		/*Display Three Digits */
		LCD_displayChar(Temp /100 + '0');
 762:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__data_end>
 766:	99 e2       	ldi	r25, 0x29	; 41
 768:	89 9f       	mul	r24, r25
 76a:	81 2d       	mov	r24, r1
 76c:	11 24       	eor	r1, r1
 76e:	82 95       	swap	r24
 770:	8f 70       	andi	r24, 0x0F	; 15
 772:	80 5d       	subi	r24, 0xD0	; 208
 774:	0e 94 ff 02 	call	0x5fe	; 0x5fe <LCD_displayChar>
		LCD_displayChar(Temp / 10 + '0');
 778:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__data_end>
 77c:	cd ec       	ldi	r28, 0xCD	; 205
 77e:	8c 9f       	mul	r24, r28
 780:	81 2d       	mov	r24, r1
 782:	11 24       	eor	r1, r1
 784:	86 95       	lsr	r24
 786:	86 95       	lsr	r24
 788:	86 95       	lsr	r24
 78a:	80 5d       	subi	r24, 0xD0	; 208
 78c:	0e 94 ff 02 	call	0x5fe	; 0x5fe <LCD_displayChar>
		LCD_displayChar(Temp % 10 + '0');
 790:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__data_end>
 794:	8c 9f       	mul	r24, r28
 796:	c1 2d       	mov	r28, r1
 798:	11 24       	eor	r1, r1
 79a:	c6 95       	lsr	r28
 79c:	c6 95       	lsr	r28
 79e:	c6 95       	lsr	r28
 7a0:	cc 0f       	add	r28, r28
 7a2:	9c 2f       	mov	r25, r28
 7a4:	99 0f       	add	r25, r25
 7a6:	99 0f       	add	r25, r25
 7a8:	c9 0f       	add	r28, r25
 7aa:	8c 1b       	sub	r24, r28
 7ac:	80 5d       	subi	r24, 0xD0	; 208
 7ae:	0e 94 ff 02 	call	0x5fe	; 0x5fe <LCD_displayChar>
 7b2:	2f ef       	ldi	r18, 0xFF	; 255
 7b4:	89 e6       	ldi	r24, 0x69	; 105
 7b6:	98 e1       	ldi	r25, 0x18	; 24
 7b8:	21 50       	subi	r18, 0x01	; 1
 7ba:	80 40       	sbci	r24, 0x00	; 0
 7bc:	90 40       	sbci	r25, 0x00	; 0
 7be:	e1 f7       	brne	.-8      	; 0x7b8 <main+0xc4>
 7c0:	00 c0       	rjmp	.+0      	; 0x7c2 <main+0xce>
 7c2:	00 00       	nop
		_delay_ms(500);
		LCD_clear();
 7c4:	0e 94 64 03 	call	0x6c8	; 0x6c8 <LCD_clear>
 7c8:	8f e1       	ldi	r24, 0x1F	; 31
 7ca:	9e e4       	ldi	r25, 0x4E	; 78
 7cc:	01 97       	sbiw	r24, 0x01	; 1
 7ce:	f1 f7       	brne	.-4      	; 0x7cc <main+0xd8>
 7d0:	00 c0       	rjmp	.+0      	; 0x7d2 <main+0xde>
 7d2:	00 00       	nop
		_delay_ms(5);
		/*If Temp > 40 Turn On Buzzer*/
		if(Temp > 40)
 7d4:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__data_end>
 7d8:	89 32       	cpi	r24, 0x29	; 41
 7da:	20 f0       	brcs	.+8      	; 0x7e4 <main+0xf0>
		{
			/*Turn On Buzzer*/
			PORTB |= (1<<PINB3);
 7dc:	88 b3       	in	r24, 0x18	; 24
 7de:	88 60       	ori	r24, 0x08	; 8
 7e0:	88 bb       	out	0x18, r24	; 24
 7e2:	03 c0       	rjmp	.+6      	; 0x7ea <main+0xf6>
		}
		/*If Temp < 40 Turn Of Buzzer*/
		else
		{
			/*Turn Off Buzzer*/
			PORTB &=~(1<<PINB3);
 7e4:	88 b3       	in	r24, 0x18	; 24
 7e6:	87 7f       	andi	r24, 0xF7	; 247
 7e8:	88 bb       	out	0x18, r24	; 24
		}
		Led_One_Toggle();
 7ea:	0e 94 72 03 	call	0x6e4	; 0x6e4 <Led_One_Toggle>
		Led_Two_Toggle();
 7ee:	0e 94 76 03 	call	0x6ec	; 0x6ec <Led_Two_Toggle>
 7f2:	9f ef       	ldi	r25, 0xFF	; 255
 7f4:	29 e6       	ldi	r18, 0x69	; 105
 7f6:	88 e1       	ldi	r24, 0x18	; 24
 7f8:	91 50       	subi	r25, 0x01	; 1
 7fa:	20 40       	sbci	r18, 0x00	; 0
 7fc:	80 40       	sbci	r24, 0x00	; 0
 7fe:	e1 f7       	brne	.-8      	; 0x7f8 <main+0x104>
 800:	00 c0       	rjmp	.+0      	; 0x802 <__DATA_REGION_LENGTH__+0x2>
 802:	00 00       	nop
 804:	a3 cf       	rjmp	.-186    	; 0x74c <main+0x58>

00000806 <TempSensor_ReadValue>:

uint16_t Result;
double Volt;
uint32_t Degree;
uint8_t TempSensor_ReadValue(uint8_t ID)
{
 806:	cf 92       	push	r12
 808:	df 92       	push	r13
 80a:	ef 92       	push	r14
 80c:	ff 92       	push	r15
 80e:	cf 93       	push	r28
	switch(ID)
 810:	81 11       	cpse	r24, r1
 812:	46 c0       	rjmp	.+140    	; 0x8a0 <__stack+0x41>
 814:	c8 2f       	mov	r28, r24
	{
		case ID_0:
		Result = ADC_StartConversion(ID);
 816:	0e 94 70 00 	call	0xe0	; 0xe0 <ADC_StartConversion>
 81a:	90 93 88 00 	sts	0x0088, r25	; 0x800088 <Result+0x1>
 81e:	80 93 87 00 	sts	0x0087, r24	; 0x800087 <Result>
		Volt =  ( (double) ( Result * VREF ) / Bit_Mode );
 822:	bc 01       	movw	r22, r24
 824:	66 0f       	add	r22, r22
 826:	77 1f       	adc	r23, r23
 828:	66 0f       	add	r22, r22
 82a:	77 1f       	adc	r23, r23
 82c:	68 0f       	add	r22, r24
 82e:	79 1f       	adc	r23, r25
 830:	80 e0       	ldi	r24, 0x00	; 0
 832:	90 e0       	ldi	r25, 0x00	; 0
 834:	0e 94 df 05 	call	0xbbe	; 0xbbe <__floatunsisf>
 838:	20 e0       	ldi	r18, 0x00	; 0
 83a:	30 e0       	ldi	r19, 0x00	; 0
 83c:	4d e7       	ldi	r20, 0x7D	; 125
 83e:	53 e4       	ldi	r21, 0x43	; 67
 840:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__divsf3>
 844:	60 93 83 00 	sts	0x0083, r22	; 0x800083 <Volt>
 848:	70 93 84 00 	sts	0x0084, r23	; 0x800084 <Volt+0x1>
 84c:	80 93 85 00 	sts	0x0085, r24	; 0x800085 <Volt+0x2>
 850:	90 93 86 00 	sts	0x0086, r25	; 0x800086 <Volt+0x3>
		Degree = ( (Volt * 1000) / TempSensors_config_Arr[ID].Sensor_Mille_Volt_Per_Degree);
 854:	20 e0       	ldi	r18, 0x00	; 0
 856:	30 e0       	ldi	r19, 0x00	; 0
 858:	4a e7       	ldi	r20, 0x7A	; 122
 85a:	54 e4       	ldi	r21, 0x44	; 68
 85c:	0e 94 6d 06 	call	0xcda	; 0xcda <__mulsf3>
 860:	6b 01       	movw	r12, r22
 862:	7c 01       	movw	r14, r24
 864:	ec 2f       	mov	r30, r28
 866:	f0 e0       	ldi	r31, 0x00	; 0
 868:	ee 0f       	add	r30, r30
 86a:	ff 1f       	adc	r31, r31
 86c:	ee 0f       	add	r30, r30
 86e:	ff 1f       	adc	r31, r31
 870:	e0 5a       	subi	r30, 0xA0	; 160
 872:	ff 4f       	sbci	r31, 0xFF	; 255
 874:	61 81       	ldd	r22, Z+1	; 0x01
 876:	70 e0       	ldi	r23, 0x00	; 0
 878:	80 e0       	ldi	r24, 0x00	; 0
 87a:	90 e0       	ldi	r25, 0x00	; 0
 87c:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <__floatsisf>
 880:	9b 01       	movw	r18, r22
 882:	ac 01       	movw	r20, r24
 884:	c7 01       	movw	r24, r14
 886:	b6 01       	movw	r22, r12
 888:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__divsf3>
 88c:	0e 94 b0 05 	call	0xb60	; 0xb60 <__fixunssfsi>
 890:	60 93 89 00 	sts	0x0089, r22	; 0x800089 <Degree>
 894:	70 93 8a 00 	sts	0x008A, r23	; 0x80008a <Degree+0x1>
 898:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <Degree+0x2>
 89c:	90 93 8c 00 	sts	0x008C, r25	; 0x80008c <Degree+0x3>
		break;
	}
	return (uint8_t)Degree;
 8a0:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <Degree>
 8a4:	cf 91       	pop	r28
 8a6:	ff 90       	pop	r15
 8a8:	ef 90       	pop	r14
 8aa:	df 90       	pop	r13
 8ac:	cf 90       	pop	r12
 8ae:	08 95       	ret

000008b0 <UART_Init>:
#include "BitwiseOperation.h"

UART_Config UART_Config_S;

void UART_Init (void)
{
 8b0:	0f 93       	push	r16
 8b2:	1f 93       	push	r17
 8b4:	cf 93       	push	r28
 8b6:	df 93       	push	r29
 8b8:	1f 92       	push	r1
 8ba:	cd b7       	in	r28, 0x3d	; 61
 8bc:	de b7       	in	r29, 0x3e	; 62
	uint32 UBRR_temp;
	
	/*Temp uint8 to save UCSRC Data because you can't save data direct in it*/
	volatile uint8 UCSRC_REG_TEMP = 0;
 8be:	19 82       	std	Y+1, r1	; 0x01
	

	/* Clear URSEL Bit to Write in UBRRH Register */
	Clear_Bit(UBRRH_REG,URSEL);
 8c0:	80 b5       	in	r24, 0x20	; 32
 8c2:	8f 77       	andi	r24, 0x7F	; 127
 8c4:	80 bd       	out	0x20, r24	; 32
	
	UBRR_temp = (FOSC / (SIXTEEN * UART_Config_S.BaudRate)) - ONE  ;
 8c6:	0d e8       	ldi	r16, 0x8D	; 141
 8c8:	10 e0       	ldi	r17, 0x00	; 0
 8ca:	f8 01       	movw	r30, r16
 8cc:	80 81       	ld	r24, Z
 8ce:	91 81       	ldd	r25, Z+1	; 0x01
 8d0:	a2 81       	ldd	r26, Z+2	; 0x02
 8d2:	b3 81       	ldd	r27, Z+3	; 0x03
 8d4:	88 0f       	add	r24, r24
 8d6:	99 1f       	adc	r25, r25
 8d8:	aa 1f       	adc	r26, r26
 8da:	bb 1f       	adc	r27, r27
 8dc:	88 0f       	add	r24, r24
 8de:	99 1f       	adc	r25, r25
 8e0:	aa 1f       	adc	r26, r26
 8e2:	bb 1f       	adc	r27, r27
 8e4:	9c 01       	movw	r18, r24
 8e6:	ad 01       	movw	r20, r26
 8e8:	22 0f       	add	r18, r18
 8ea:	33 1f       	adc	r19, r19
 8ec:	44 1f       	adc	r20, r20
 8ee:	55 1f       	adc	r21, r21
 8f0:	22 0f       	add	r18, r18
 8f2:	33 1f       	adc	r19, r19
 8f4:	44 1f       	adc	r20, r20
 8f6:	55 1f       	adc	r21, r21
 8f8:	60 e0       	ldi	r22, 0x00	; 0
 8fa:	74 e2       	ldi	r23, 0x24	; 36
 8fc:	84 ef       	ldi	r24, 0xF4	; 244
 8fe:	90 e0       	ldi	r25, 0x00	; 0
 900:	0e 94 da 06 	call	0xdb4	; 0xdb4 <__udivmodsi4>
 904:	ba 01       	movw	r22, r20
 906:	a9 01       	movw	r20, r18
 908:	41 50       	subi	r20, 0x01	; 1
 90a:	51 09       	sbc	r21, r1
 90c:	61 09       	sbc	r22, r1
 90e:	71 09       	sbc	r23, r1

	/* Set Bits (11,10,9,8) in BaudRate to UBRRH Register */
	UBRRH_REG = (uint8)( UBRR_temp >> EIGHT_BITS );
 910:	bb 27       	eor	r27, r27
 912:	a7 2f       	mov	r26, r23
 914:	96 2f       	mov	r25, r22
 916:	85 2f       	mov	r24, r21
 918:	80 bd       	out	0x20, r24	; 32
	UBRRL_REG = (uint8)(UBRR_temp); /* Set First Eight Bits in BaudRate to UBRRL Register */
 91a:	49 b9       	out	0x09, r20	; 9
	
	/* Set URSEL Bit to Write in UCSRC Register */
	Set_Bit(UCSRC_REG_TEMP,URSEL);
 91c:	89 81       	ldd	r24, Y+1	; 0x01
 91e:	80 68       	ori	r24, 0x80	; 128
 920:	89 83       	std	Y+1, r24	; 0x01
	
	/* Set UART Clock Polarity*/
	switch(UART_Config_S.ClockPolarity)
 922:	f8 01       	movw	r30, r16
 924:	80 85       	ldd	r24, Z+8	; 0x08
 926:	88 23       	and	r24, r24
 928:	19 f0       	breq	.+6      	; 0x930 <UART_Init+0x80>
 92a:	81 30       	cpi	r24, 0x01	; 1
 92c:	49 f0       	breq	.+18     	; 0x940 <UART_Init+0x90>
 92e:	0f c0       	rjmp	.+30     	; 0x94e <UART_Init+0x9e>
	{
		case UART_RisingPol  : Clear_Bit(UCSRC_REG_TEMP,UCPOL); /* Rising Edge */
 930:	89 81       	ldd	r24, Y+1	; 0x01
 932:	8e 7f       	andi	r24, 0xFE	; 254
 934:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 936:	99 81       	ldd	r25, Y+1	; 0x01
 938:	80 b5       	in	r24, 0x20	; 32
 93a:	89 2b       	or	r24, r25
 93c:	80 bd       	out	0x20, r24	; 32
		break;
 93e:	07 c0       	rjmp	.+14     	; 0x94e <UART_Init+0x9e>
		case UART_FallingPol : Set_Bit(UCSRC_REG_TEMP,UCPOL); /* Falling Edge */
 940:	89 81       	ldd	r24, Y+1	; 0x01
 942:	81 60       	ori	r24, 0x01	; 1
 944:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 946:	99 81       	ldd	r25, Y+1	; 0x01
 948:	80 b5       	in	r24, 0x20	; 32
 94a:	89 2b       	or	r24, r25
 94c:	80 bd       	out	0x20, r24	; 32
		break;
		default:break;
	}
	
	/* Set Data Size ( 5 bit, 6 bit, 7 bit, 8 bit ) */
	switch(UART_Config_S.DataSize)
 94e:	80 91 93 00 	lds	r24, 0x0093	; 0x800093 <UART_Config_S+0x6>
 952:	86 30       	cpi	r24, 0x06	; 6
 954:	a1 f0       	breq	.+40     	; 0x97e <UART_Init+0xce>
 956:	18 f4       	brcc	.+6      	; 0x95e <UART_Init+0xae>
 958:	85 30       	cpi	r24, 0x05	; 5
 95a:	31 f0       	breq	.+12     	; 0x968 <UART_Init+0xb8>
 95c:	30 c0       	rjmp	.+96     	; 0x9be <UART_Init+0x10e>
 95e:	87 30       	cpi	r24, 0x07	; 7
 960:	c9 f0       	breq	.+50     	; 0x994 <UART_Init+0xe4>
 962:	88 30       	cpi	r24, 0x08	; 8
 964:	11 f1       	breq	.+68     	; 0x9aa <UART_Init+0xfa>
 966:	2b c0       	rjmp	.+86     	; 0x9be <UART_Init+0x10e>
	{
		case UART_5_Bits :  Clear_Bit(UCSRC_REG_TEMP,UCSZ0); /* Clear UCSZ0 BIT and Clear UCSZ1  */
 968:	89 81       	ldd	r24, Y+1	; 0x01
 96a:	8d 7f       	andi	r24, 0xFD	; 253
 96c:	89 83       	std	Y+1, r24	; 0x01
		Clear_Bit(UCSRC_REG_TEMP,UCSZ1); /* Data Size 5 Bits */
 96e:	89 81       	ldd	r24, Y+1	; 0x01
 970:	8b 7f       	andi	r24, 0xFB	; 251
 972:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 974:	99 81       	ldd	r25, Y+1	; 0x01
 976:	80 b5       	in	r24, 0x20	; 32
 978:	89 2b       	or	r24, r25
 97a:	80 bd       	out	0x20, r24	; 32
		break;
 97c:	20 c0       	rjmp	.+64     	; 0x9be <UART_Init+0x10e>
		case UART_6_Bits :  Set_Bit(UCSRC_REG_TEMP,UCSZ0);   /* Set UCSZ0 BIT and Clear UCSZ1  */
 97e:	89 81       	ldd	r24, Y+1	; 0x01
 980:	82 60       	ori	r24, 0x02	; 2
 982:	89 83       	std	Y+1, r24	; 0x01
		Clear_Bit(UCSRC_REG_TEMP,UCSZ1); /* Data Size 6 Bits */
 984:	89 81       	ldd	r24, Y+1	; 0x01
 986:	8b 7f       	andi	r24, 0xFB	; 251
 988:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 98a:	99 81       	ldd	r25, Y+1	; 0x01
 98c:	80 b5       	in	r24, 0x20	; 32
 98e:	89 2b       	or	r24, r25
 990:	80 bd       	out	0x20, r24	; 32
		break;
 992:	15 c0       	rjmp	.+42     	; 0x9be <UART_Init+0x10e>
		case UART_7_Bits :  Clear_Bit(UCSRC_REG_TEMP,UCSZ0); /* Clear UCSZ0 BIT and Set UCSZ1  */
 994:	89 81       	ldd	r24, Y+1	; 0x01
 996:	8d 7f       	andi	r24, 0xFD	; 253
 998:	89 83       	std	Y+1, r24	; 0x01
		Set_Bit(UCSRC_REG_TEMP,UCSZ1);   /* Data Size 7 Bits */
 99a:	89 81       	ldd	r24, Y+1	; 0x01
 99c:	84 60       	ori	r24, 0x04	; 4
 99e:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 9a0:	99 81       	ldd	r25, Y+1	; 0x01
 9a2:	80 b5       	in	r24, 0x20	; 32
 9a4:	89 2b       	or	r24, r25
 9a6:	80 bd       	out	0x20, r24	; 32
		break;
 9a8:	0a c0       	rjmp	.+20     	; 0x9be <UART_Init+0x10e>
		case UART_8_Bits :  Set_Bit(UCSRC_REG_TEMP,UCSZ0);  /* Set UCSZ0 BIT and Set UCSZ1  */
 9aa:	89 81       	ldd	r24, Y+1	; 0x01
 9ac:	82 60       	ori	r24, 0x02	; 2
 9ae:	89 83       	std	Y+1, r24	; 0x01
		Set_Bit(UCSRC_REG_TEMP,UCSZ1);  /* Data Size 8 Bits */
 9b0:	89 81       	ldd	r24, Y+1	; 0x01
 9b2:	84 60       	ori	r24, 0x04	; 4
 9b4:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 9b6:	99 81       	ldd	r25, Y+1	; 0x01
 9b8:	80 b5       	in	r24, 0x20	; 32
 9ba:	89 2b       	or	r24, r25
 9bc:	80 bd       	out	0x20, r24	; 32
		
	}
	
	
	/* Set Numbers of Stop Bits ( 1 or 2) */
	switch(UART_Config_S.No_StopBits)
 9be:	80 91 91 00 	lds	r24, 0x0091	; 0x800091 <UART_Config_S+0x4>
 9c2:	88 23       	and	r24, r24
 9c4:	19 f0       	breq	.+6      	; 0x9cc <UART_Init+0x11c>
 9c6:	81 30       	cpi	r24, 0x01	; 1
 9c8:	49 f0       	breq	.+18     	; 0x9dc <UART_Init+0x12c>
 9ca:	0f c0       	rjmp	.+30     	; 0x9ea <UART_Init+0x13a>
	{
		case UART_OneStopBit : Clear_Bit(UCSRC_REG_TEMP,USBS); /* Clear USBS Bit for one stop bit */
 9cc:	89 81       	ldd	r24, Y+1	; 0x01
 9ce:	87 7f       	andi	r24, 0xF7	; 247
 9d0:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 9d2:	99 81       	ldd	r25, Y+1	; 0x01
 9d4:	80 b5       	in	r24, 0x20	; 32
 9d6:	89 2b       	or	r24, r25
 9d8:	80 bd       	out	0x20, r24	; 32
		break;
 9da:	07 c0       	rjmp	.+14     	; 0x9ea <UART_Init+0x13a>
		case UART_TwoStopBit : Set_Bit(UCSRC_REG_TEMP,USBS);   /* Set USBS Bit for two stop bit */
 9dc:	89 81       	ldd	r24, Y+1	; 0x01
 9de:	88 60       	ori	r24, 0x08	; 8
 9e0:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 9e2:	99 81       	ldd	r25, Y+1	; 0x01
 9e4:	80 b5       	in	r24, 0x20	; 32
 9e6:	89 2b       	or	r24, r25
 9e8:	80 bd       	out	0x20, r24	; 32
		break;
		default:break;
	}
	
	/* Set Parity Mode (No Parity , Even , Odd) */
	switch (UART_Config_S.ParityMode)
 9ea:	80 91 92 00 	lds	r24, 0x0092	; 0x800092 <UART_Config_S+0x5>
 9ee:	81 30       	cpi	r24, 0x01	; 1
 9f0:	79 f0       	breq	.+30     	; 0xa10 <UART_Init+0x160>
 9f2:	18 f0       	brcs	.+6      	; 0x9fa <UART_Init+0x14a>
 9f4:	82 30       	cpi	r24, 0x02	; 2
 9f6:	b9 f0       	breq	.+46     	; 0xa26 <UART_Init+0x176>
 9f8:	20 c0       	rjmp	.+64     	; 0xa3a <UART_Init+0x18a>
	{
		case UART_DisableParityBit : Clear_Bit(UCSRC_REG_TEMP,UPM0); /* Clear UPM0_BIT and Clear UPM1 BIT for Disable Parity Bit */
 9fa:	89 81       	ldd	r24, Y+1	; 0x01
 9fc:	8f 7e       	andi	r24, 0xEF	; 239
 9fe:	89 83       	std	Y+1, r24	; 0x01
		Clear_Bit(UCSRC_REG_TEMP,UPM1);
 a00:	89 81       	ldd	r24, Y+1	; 0x01
 a02:	8f 7d       	andi	r24, 0xDF	; 223
 a04:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 a06:	99 81       	ldd	r25, Y+1	; 0x01
 a08:	80 b5       	in	r24, 0x20	; 32
 a0a:	89 2b       	or	r24, r25
 a0c:	80 bd       	out	0x20, r24	; 32
		break;
 a0e:	15 c0       	rjmp	.+42     	; 0xa3a <UART_Init+0x18a>
		case UART_EvenParityBit    : Clear_Bit(UCSRC_REG_TEMP,UPM0); /* Clear UPM0_BIT and Set UPM1 BIT for Disable Parity Bit */
 a10:	89 81       	ldd	r24, Y+1	; 0x01
 a12:	8f 7e       	andi	r24, 0xEF	; 239
 a14:	89 83       	std	Y+1, r24	; 0x01
		Set_Bit(UCSRC_REG_TEMP,UPM1);
 a16:	89 81       	ldd	r24, Y+1	; 0x01
 a18:	80 62       	ori	r24, 0x20	; 32
 a1a:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 a1c:	99 81       	ldd	r25, Y+1	; 0x01
 a1e:	80 b5       	in	r24, 0x20	; 32
 a20:	89 2b       	or	r24, r25
 a22:	80 bd       	out	0x20, r24	; 32
		break;
 a24:	0a c0       	rjmp	.+20     	; 0xa3a <UART_Init+0x18a>
		case UART_OddParityBit     : Set_Bit(UCSRC_REG_TEMP,UPM0);   /* Set UPM0_BIT and Set UPM1 BIT for Disable Parity Bit */
 a26:	89 81       	ldd	r24, Y+1	; 0x01
 a28:	80 61       	ori	r24, 0x10	; 16
 a2a:	89 83       	std	Y+1, r24	; 0x01
		Set_Bit(UCSRC_REG_TEMP,UPM1);
 a2c:	89 81       	ldd	r24, Y+1	; 0x01
 a2e:	80 62       	ori	r24, 0x20	; 32
 a30:	89 83       	std	Y+1, r24	; 0x01
		UCSRC_REG |= UCSRC_REG_TEMP;
 a32:	99 81       	ldd	r25, Y+1	; 0x01
 a34:	80 b5       	in	r24, 0x20	; 32
 a36:	89 2b       	or	r24, r25
 a38:	80 bd       	out	0x20, r24	; 32
		break;
		default:break;
	}
	
	/* Set Speed Mode ( Normal or Double ) */
	switch(UART_Config_S.SpeedMode)
 a3a:	80 91 94 00 	lds	r24, 0x0094	; 0x800094 <UART_Config_S+0x7>
 a3e:	88 23       	and	r24, r24
 a40:	19 f0       	breq	.+6      	; 0xa48 <UART_Init+0x198>
 a42:	81 30       	cpi	r24, 0x01	; 1
 a44:	29 f0       	breq	.+10     	; 0xa50 <UART_Init+0x1a0>
 a46:	07 c0       	rjmp	.+14     	; 0xa56 <UART_Init+0x1a6>
	{
		case UART_NormalSpeedMode : Clear_Bit(UCSRA_REG,U2X); /* Clear U2X Bit for Normal Speed Mode */
 a48:	8b b1       	in	r24, 0x0b	; 11
 a4a:	8d 7f       	andi	r24, 0xFD	; 253
 a4c:	8b b9       	out	0x0b, r24	; 11
		break;
 a4e:	03 c0       	rjmp	.+6      	; 0xa56 <UART_Init+0x1a6>
		case UART_DoubleSpeedMode : Set_Bit(UCSRA_REG,U2X);  /* Set U2X Bit for Double Speed Mode */
 a50:	8b b1       	in	r24, 0x0b	; 11
 a52:	82 60       	ori	r24, 0x02	; 2
 a54:	8b b9       	out	0x0b, r24	; 11
		default:break;
	}
	
	/* Enable receiver and transmitter*/
	
	Set_Bit(UCSRB_REG,TXEN);  /* Set TXEN  Bit For Enable Transmitter */
 a56:	8a b1       	in	r24, 0x0a	; 10
 a58:	88 60       	ori	r24, 0x08	; 8
 a5a:	8a b9       	out	0x0a, r24	; 10
	Set_Bit(UCSRB_REG,RXEN);  /* Set RXEN  Bit For Enable Receiver */
 a5c:	8a b1       	in	r24, 0x0a	; 10
 a5e:	80 61       	ori	r24, 0x10	; 16
 a60:	8a b9       	out	0x0a, r24	; 10
	Set_Bit(UCSRB_REG,RXCIE); /* Set RXCIE Bit For Enable Interrupt Receiver */
 a62:	8a b1       	in	r24, 0x0a	; 10
 a64:	80 68       	ori	r24, 0x80	; 128
 a66:	8a b9       	out	0x0a, r24	; 10
	
}
 a68:	0f 90       	pop	r0
 a6a:	df 91       	pop	r29
 a6c:	cf 91       	pop	r28
 a6e:	1f 91       	pop	r17
 a70:	0f 91       	pop	r16
 a72:	08 95       	ret

00000a74 <USART_Transmit>:


void USART_Transmit( uint8 data )
{
	/* Wait for empty transmit buffer */
	while ( !(UCSRA_REG & (1<<UDRE) ) );
 a74:	5d 9b       	sbis	0x0b, 5	; 11
 a76:	fe cf       	rjmp	.-4      	; 0xa74 <USART_Transmit>
	
	/* Put data into buffer, sends the data */
	UDR_REG = data;
 a78:	8c b9       	out	0x0c, r24	; 12
 a7a:	08 95       	ret

00000a7c <__divsf3>:
 a7c:	0e 94 52 05 	call	0xaa4	; 0xaa4 <__divsf3x>
 a80:	0c 94 33 06 	jmp	0xc66	; 0xc66 <__fp_round>
 a84:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fp_pscB>
 a88:	58 f0       	brcs	.+22     	; 0xaa0 <__divsf3+0x24>
 a8a:	0e 94 25 06 	call	0xc4a	; 0xc4a <__fp_pscA>
 a8e:	40 f0       	brcs	.+16     	; 0xaa0 <__divsf3+0x24>
 a90:	29 f4       	brne	.+10     	; 0xa9c <__divsf3+0x20>
 a92:	5f 3f       	cpi	r21, 0xFF	; 255
 a94:	29 f0       	breq	.+10     	; 0xaa0 <__divsf3+0x24>
 a96:	0c 94 1c 06 	jmp	0xc38	; 0xc38 <__fp_inf>
 a9a:	51 11       	cpse	r21, r1
 a9c:	0c 94 67 06 	jmp	0xcce	; 0xcce <__fp_szero>
 aa0:	0c 94 22 06 	jmp	0xc44	; 0xc44 <__fp_nan>

00000aa4 <__divsf3x>:
 aa4:	0e 94 44 06 	call	0xc88	; 0xc88 <__fp_split3>
 aa8:	68 f3       	brcs	.-38     	; 0xa84 <__divsf3+0x8>

00000aaa <__divsf3_pse>:
 aaa:	99 23       	and	r25, r25
 aac:	b1 f3       	breq	.-20     	; 0xa9a <__divsf3+0x1e>
 aae:	55 23       	and	r21, r21
 ab0:	91 f3       	breq	.-28     	; 0xa96 <__divsf3+0x1a>
 ab2:	95 1b       	sub	r25, r21
 ab4:	55 0b       	sbc	r21, r21
 ab6:	bb 27       	eor	r27, r27
 ab8:	aa 27       	eor	r26, r26
 aba:	62 17       	cp	r22, r18
 abc:	73 07       	cpc	r23, r19
 abe:	84 07       	cpc	r24, r20
 ac0:	38 f0       	brcs	.+14     	; 0xad0 <__divsf3_pse+0x26>
 ac2:	9f 5f       	subi	r25, 0xFF	; 255
 ac4:	5f 4f       	sbci	r21, 0xFF	; 255
 ac6:	22 0f       	add	r18, r18
 ac8:	33 1f       	adc	r19, r19
 aca:	44 1f       	adc	r20, r20
 acc:	aa 1f       	adc	r26, r26
 ace:	a9 f3       	breq	.-22     	; 0xaba <__divsf3_pse+0x10>
 ad0:	35 d0       	rcall	.+106    	; 0xb3c <__divsf3_pse+0x92>
 ad2:	0e 2e       	mov	r0, r30
 ad4:	3a f0       	brmi	.+14     	; 0xae4 <__divsf3_pse+0x3a>
 ad6:	e0 e8       	ldi	r30, 0x80	; 128
 ad8:	32 d0       	rcall	.+100    	; 0xb3e <__divsf3_pse+0x94>
 ada:	91 50       	subi	r25, 0x01	; 1
 adc:	50 40       	sbci	r21, 0x00	; 0
 ade:	e6 95       	lsr	r30
 ae0:	00 1c       	adc	r0, r0
 ae2:	ca f7       	brpl	.-14     	; 0xad6 <__divsf3_pse+0x2c>
 ae4:	2b d0       	rcall	.+86     	; 0xb3c <__divsf3_pse+0x92>
 ae6:	fe 2f       	mov	r31, r30
 ae8:	29 d0       	rcall	.+82     	; 0xb3c <__divsf3_pse+0x92>
 aea:	66 0f       	add	r22, r22
 aec:	77 1f       	adc	r23, r23
 aee:	88 1f       	adc	r24, r24
 af0:	bb 1f       	adc	r27, r27
 af2:	26 17       	cp	r18, r22
 af4:	37 07       	cpc	r19, r23
 af6:	48 07       	cpc	r20, r24
 af8:	ab 07       	cpc	r26, r27
 afa:	b0 e8       	ldi	r27, 0x80	; 128
 afc:	09 f0       	breq	.+2      	; 0xb00 <__divsf3_pse+0x56>
 afe:	bb 0b       	sbc	r27, r27
 b00:	80 2d       	mov	r24, r0
 b02:	bf 01       	movw	r22, r30
 b04:	ff 27       	eor	r31, r31
 b06:	93 58       	subi	r25, 0x83	; 131
 b08:	5f 4f       	sbci	r21, 0xFF	; 255
 b0a:	3a f0       	brmi	.+14     	; 0xb1a <__divsf3_pse+0x70>
 b0c:	9e 3f       	cpi	r25, 0xFE	; 254
 b0e:	51 05       	cpc	r21, r1
 b10:	78 f0       	brcs	.+30     	; 0xb30 <__divsf3_pse+0x86>
 b12:	0c 94 1c 06 	jmp	0xc38	; 0xc38 <__fp_inf>
 b16:	0c 94 67 06 	jmp	0xcce	; 0xcce <__fp_szero>
 b1a:	5f 3f       	cpi	r21, 0xFF	; 255
 b1c:	e4 f3       	brlt	.-8      	; 0xb16 <__divsf3_pse+0x6c>
 b1e:	98 3e       	cpi	r25, 0xE8	; 232
 b20:	d4 f3       	brlt	.-12     	; 0xb16 <__divsf3_pse+0x6c>
 b22:	86 95       	lsr	r24
 b24:	77 95       	ror	r23
 b26:	67 95       	ror	r22
 b28:	b7 95       	ror	r27
 b2a:	f7 95       	ror	r31
 b2c:	9f 5f       	subi	r25, 0xFF	; 255
 b2e:	c9 f7       	brne	.-14     	; 0xb22 <__divsf3_pse+0x78>
 b30:	88 0f       	add	r24, r24
 b32:	91 1d       	adc	r25, r1
 b34:	96 95       	lsr	r25
 b36:	87 95       	ror	r24
 b38:	97 f9       	bld	r25, 7
 b3a:	08 95       	ret
 b3c:	e1 e0       	ldi	r30, 0x01	; 1
 b3e:	66 0f       	add	r22, r22
 b40:	77 1f       	adc	r23, r23
 b42:	88 1f       	adc	r24, r24
 b44:	bb 1f       	adc	r27, r27
 b46:	62 17       	cp	r22, r18
 b48:	73 07       	cpc	r23, r19
 b4a:	84 07       	cpc	r24, r20
 b4c:	ba 07       	cpc	r27, r26
 b4e:	20 f0       	brcs	.+8      	; 0xb58 <__divsf3_pse+0xae>
 b50:	62 1b       	sub	r22, r18
 b52:	73 0b       	sbc	r23, r19
 b54:	84 0b       	sbc	r24, r20
 b56:	ba 0b       	sbc	r27, r26
 b58:	ee 1f       	adc	r30, r30
 b5a:	88 f7       	brcc	.-30     	; 0xb3e <__divsf3_pse+0x94>
 b5c:	e0 95       	com	r30
 b5e:	08 95       	ret

00000b60 <__fixunssfsi>:
 b60:	0e 94 4c 06 	call	0xc98	; 0xc98 <__fp_splitA>
 b64:	88 f0       	brcs	.+34     	; 0xb88 <__fixunssfsi+0x28>
 b66:	9f 57       	subi	r25, 0x7F	; 127
 b68:	98 f0       	brcs	.+38     	; 0xb90 <__fixunssfsi+0x30>
 b6a:	b9 2f       	mov	r27, r25
 b6c:	99 27       	eor	r25, r25
 b6e:	b7 51       	subi	r27, 0x17	; 23
 b70:	b0 f0       	brcs	.+44     	; 0xb9e <__fixunssfsi+0x3e>
 b72:	e1 f0       	breq	.+56     	; 0xbac <__fixunssfsi+0x4c>
 b74:	66 0f       	add	r22, r22
 b76:	77 1f       	adc	r23, r23
 b78:	88 1f       	adc	r24, r24
 b7a:	99 1f       	adc	r25, r25
 b7c:	1a f0       	brmi	.+6      	; 0xb84 <__fixunssfsi+0x24>
 b7e:	ba 95       	dec	r27
 b80:	c9 f7       	brne	.-14     	; 0xb74 <__fixunssfsi+0x14>
 b82:	14 c0       	rjmp	.+40     	; 0xbac <__fixunssfsi+0x4c>
 b84:	b1 30       	cpi	r27, 0x01	; 1
 b86:	91 f0       	breq	.+36     	; 0xbac <__fixunssfsi+0x4c>
 b88:	0e 94 66 06 	call	0xccc	; 0xccc <__fp_zero>
 b8c:	b1 e0       	ldi	r27, 0x01	; 1
 b8e:	08 95       	ret
 b90:	0c 94 66 06 	jmp	0xccc	; 0xccc <__fp_zero>
 b94:	67 2f       	mov	r22, r23
 b96:	78 2f       	mov	r23, r24
 b98:	88 27       	eor	r24, r24
 b9a:	b8 5f       	subi	r27, 0xF8	; 248
 b9c:	39 f0       	breq	.+14     	; 0xbac <__fixunssfsi+0x4c>
 b9e:	b9 3f       	cpi	r27, 0xF9	; 249
 ba0:	cc f3       	brlt	.-14     	; 0xb94 <__fixunssfsi+0x34>
 ba2:	86 95       	lsr	r24
 ba4:	77 95       	ror	r23
 ba6:	67 95       	ror	r22
 ba8:	b3 95       	inc	r27
 baa:	d9 f7       	brne	.-10     	; 0xba2 <__fixunssfsi+0x42>
 bac:	3e f4       	brtc	.+14     	; 0xbbc <__fixunssfsi+0x5c>
 bae:	90 95       	com	r25
 bb0:	80 95       	com	r24
 bb2:	70 95       	com	r23
 bb4:	61 95       	neg	r22
 bb6:	7f 4f       	sbci	r23, 0xFF	; 255
 bb8:	8f 4f       	sbci	r24, 0xFF	; 255
 bba:	9f 4f       	sbci	r25, 0xFF	; 255
 bbc:	08 95       	ret

00000bbe <__floatunsisf>:
 bbe:	e8 94       	clt
 bc0:	09 c0       	rjmp	.+18     	; 0xbd4 <__floatsisf+0x12>

00000bc2 <__floatsisf>:
 bc2:	97 fb       	bst	r25, 7
 bc4:	3e f4       	brtc	.+14     	; 0xbd4 <__floatsisf+0x12>
 bc6:	90 95       	com	r25
 bc8:	80 95       	com	r24
 bca:	70 95       	com	r23
 bcc:	61 95       	neg	r22
 bce:	7f 4f       	sbci	r23, 0xFF	; 255
 bd0:	8f 4f       	sbci	r24, 0xFF	; 255
 bd2:	9f 4f       	sbci	r25, 0xFF	; 255
 bd4:	99 23       	and	r25, r25
 bd6:	a9 f0       	breq	.+42     	; 0xc02 <__floatsisf+0x40>
 bd8:	f9 2f       	mov	r31, r25
 bda:	96 e9       	ldi	r25, 0x96	; 150
 bdc:	bb 27       	eor	r27, r27
 bde:	93 95       	inc	r25
 be0:	f6 95       	lsr	r31
 be2:	87 95       	ror	r24
 be4:	77 95       	ror	r23
 be6:	67 95       	ror	r22
 be8:	b7 95       	ror	r27
 bea:	f1 11       	cpse	r31, r1
 bec:	f8 cf       	rjmp	.-16     	; 0xbde <__floatsisf+0x1c>
 bee:	fa f4       	brpl	.+62     	; 0xc2e <__floatsisf+0x6c>
 bf0:	bb 0f       	add	r27, r27
 bf2:	11 f4       	brne	.+4      	; 0xbf8 <__floatsisf+0x36>
 bf4:	60 ff       	sbrs	r22, 0
 bf6:	1b c0       	rjmp	.+54     	; 0xc2e <__floatsisf+0x6c>
 bf8:	6f 5f       	subi	r22, 0xFF	; 255
 bfa:	7f 4f       	sbci	r23, 0xFF	; 255
 bfc:	8f 4f       	sbci	r24, 0xFF	; 255
 bfe:	9f 4f       	sbci	r25, 0xFF	; 255
 c00:	16 c0       	rjmp	.+44     	; 0xc2e <__floatsisf+0x6c>
 c02:	88 23       	and	r24, r24
 c04:	11 f0       	breq	.+4      	; 0xc0a <__floatsisf+0x48>
 c06:	96 e9       	ldi	r25, 0x96	; 150
 c08:	11 c0       	rjmp	.+34     	; 0xc2c <__floatsisf+0x6a>
 c0a:	77 23       	and	r23, r23
 c0c:	21 f0       	breq	.+8      	; 0xc16 <__floatsisf+0x54>
 c0e:	9e e8       	ldi	r25, 0x8E	; 142
 c10:	87 2f       	mov	r24, r23
 c12:	76 2f       	mov	r23, r22
 c14:	05 c0       	rjmp	.+10     	; 0xc20 <__floatsisf+0x5e>
 c16:	66 23       	and	r22, r22
 c18:	71 f0       	breq	.+28     	; 0xc36 <__floatsisf+0x74>
 c1a:	96 e8       	ldi	r25, 0x86	; 134
 c1c:	86 2f       	mov	r24, r22
 c1e:	70 e0       	ldi	r23, 0x00	; 0
 c20:	60 e0       	ldi	r22, 0x00	; 0
 c22:	2a f0       	brmi	.+10     	; 0xc2e <__floatsisf+0x6c>
 c24:	9a 95       	dec	r25
 c26:	66 0f       	add	r22, r22
 c28:	77 1f       	adc	r23, r23
 c2a:	88 1f       	adc	r24, r24
 c2c:	da f7       	brpl	.-10     	; 0xc24 <__floatsisf+0x62>
 c2e:	88 0f       	add	r24, r24
 c30:	96 95       	lsr	r25
 c32:	87 95       	ror	r24
 c34:	97 f9       	bld	r25, 7
 c36:	08 95       	ret

00000c38 <__fp_inf>:
 c38:	97 f9       	bld	r25, 7
 c3a:	9f 67       	ori	r25, 0x7F	; 127
 c3c:	80 e8       	ldi	r24, 0x80	; 128
 c3e:	70 e0       	ldi	r23, 0x00	; 0
 c40:	60 e0       	ldi	r22, 0x00	; 0
 c42:	08 95       	ret

00000c44 <__fp_nan>:
 c44:	9f ef       	ldi	r25, 0xFF	; 255
 c46:	80 ec       	ldi	r24, 0xC0	; 192
 c48:	08 95       	ret

00000c4a <__fp_pscA>:
 c4a:	00 24       	eor	r0, r0
 c4c:	0a 94       	dec	r0
 c4e:	16 16       	cp	r1, r22
 c50:	17 06       	cpc	r1, r23
 c52:	18 06       	cpc	r1, r24
 c54:	09 06       	cpc	r0, r25
 c56:	08 95       	ret

00000c58 <__fp_pscB>:
 c58:	00 24       	eor	r0, r0
 c5a:	0a 94       	dec	r0
 c5c:	12 16       	cp	r1, r18
 c5e:	13 06       	cpc	r1, r19
 c60:	14 06       	cpc	r1, r20
 c62:	05 06       	cpc	r0, r21
 c64:	08 95       	ret

00000c66 <__fp_round>:
 c66:	09 2e       	mov	r0, r25
 c68:	03 94       	inc	r0
 c6a:	00 0c       	add	r0, r0
 c6c:	11 f4       	brne	.+4      	; 0xc72 <__fp_round+0xc>
 c6e:	88 23       	and	r24, r24
 c70:	52 f0       	brmi	.+20     	; 0xc86 <__fp_round+0x20>
 c72:	bb 0f       	add	r27, r27
 c74:	40 f4       	brcc	.+16     	; 0xc86 <__fp_round+0x20>
 c76:	bf 2b       	or	r27, r31
 c78:	11 f4       	brne	.+4      	; 0xc7e <__fp_round+0x18>
 c7a:	60 ff       	sbrs	r22, 0
 c7c:	04 c0       	rjmp	.+8      	; 0xc86 <__fp_round+0x20>
 c7e:	6f 5f       	subi	r22, 0xFF	; 255
 c80:	7f 4f       	sbci	r23, 0xFF	; 255
 c82:	8f 4f       	sbci	r24, 0xFF	; 255
 c84:	9f 4f       	sbci	r25, 0xFF	; 255
 c86:	08 95       	ret

00000c88 <__fp_split3>:
 c88:	57 fd       	sbrc	r21, 7
 c8a:	90 58       	subi	r25, 0x80	; 128
 c8c:	44 0f       	add	r20, r20
 c8e:	55 1f       	adc	r21, r21
 c90:	59 f0       	breq	.+22     	; 0xca8 <__fp_splitA+0x10>
 c92:	5f 3f       	cpi	r21, 0xFF	; 255
 c94:	71 f0       	breq	.+28     	; 0xcb2 <__fp_splitA+0x1a>
 c96:	47 95       	ror	r20

00000c98 <__fp_splitA>:
 c98:	88 0f       	add	r24, r24
 c9a:	97 fb       	bst	r25, 7
 c9c:	99 1f       	adc	r25, r25
 c9e:	61 f0       	breq	.+24     	; 0xcb8 <__fp_splitA+0x20>
 ca0:	9f 3f       	cpi	r25, 0xFF	; 255
 ca2:	79 f0       	breq	.+30     	; 0xcc2 <__fp_splitA+0x2a>
 ca4:	87 95       	ror	r24
 ca6:	08 95       	ret
 ca8:	12 16       	cp	r1, r18
 caa:	13 06       	cpc	r1, r19
 cac:	14 06       	cpc	r1, r20
 cae:	55 1f       	adc	r21, r21
 cb0:	f2 cf       	rjmp	.-28     	; 0xc96 <__fp_split3+0xe>
 cb2:	46 95       	lsr	r20
 cb4:	f1 df       	rcall	.-30     	; 0xc98 <__fp_splitA>
 cb6:	08 c0       	rjmp	.+16     	; 0xcc8 <__fp_splitA+0x30>
 cb8:	16 16       	cp	r1, r22
 cba:	17 06       	cpc	r1, r23
 cbc:	18 06       	cpc	r1, r24
 cbe:	99 1f       	adc	r25, r25
 cc0:	f1 cf       	rjmp	.-30     	; 0xca4 <__fp_splitA+0xc>
 cc2:	86 95       	lsr	r24
 cc4:	71 05       	cpc	r23, r1
 cc6:	61 05       	cpc	r22, r1
 cc8:	08 94       	sec
 cca:	08 95       	ret

00000ccc <__fp_zero>:
 ccc:	e8 94       	clt

00000cce <__fp_szero>:
 cce:	bb 27       	eor	r27, r27
 cd0:	66 27       	eor	r22, r22
 cd2:	77 27       	eor	r23, r23
 cd4:	cb 01       	movw	r24, r22
 cd6:	97 f9       	bld	r25, 7
 cd8:	08 95       	ret

00000cda <__mulsf3>:
 cda:	0e 94 80 06 	call	0xd00	; 0xd00 <__mulsf3x>
 cde:	0c 94 33 06 	jmp	0xc66	; 0xc66 <__fp_round>
 ce2:	0e 94 25 06 	call	0xc4a	; 0xc4a <__fp_pscA>
 ce6:	38 f0       	brcs	.+14     	; 0xcf6 <__mulsf3+0x1c>
 ce8:	0e 94 2c 06 	call	0xc58	; 0xc58 <__fp_pscB>
 cec:	20 f0       	brcs	.+8      	; 0xcf6 <__mulsf3+0x1c>
 cee:	95 23       	and	r25, r21
 cf0:	11 f0       	breq	.+4      	; 0xcf6 <__mulsf3+0x1c>
 cf2:	0c 94 1c 06 	jmp	0xc38	; 0xc38 <__fp_inf>
 cf6:	0c 94 22 06 	jmp	0xc44	; 0xc44 <__fp_nan>
 cfa:	11 24       	eor	r1, r1
 cfc:	0c 94 67 06 	jmp	0xcce	; 0xcce <__fp_szero>

00000d00 <__mulsf3x>:
 d00:	0e 94 44 06 	call	0xc88	; 0xc88 <__fp_split3>
 d04:	70 f3       	brcs	.-36     	; 0xce2 <__mulsf3+0x8>

00000d06 <__mulsf3_pse>:
 d06:	95 9f       	mul	r25, r21
 d08:	c1 f3       	breq	.-16     	; 0xcfa <__mulsf3+0x20>
 d0a:	95 0f       	add	r25, r21
 d0c:	50 e0       	ldi	r21, 0x00	; 0
 d0e:	55 1f       	adc	r21, r21
 d10:	62 9f       	mul	r22, r18
 d12:	f0 01       	movw	r30, r0
 d14:	72 9f       	mul	r23, r18
 d16:	bb 27       	eor	r27, r27
 d18:	f0 0d       	add	r31, r0
 d1a:	b1 1d       	adc	r27, r1
 d1c:	63 9f       	mul	r22, r19
 d1e:	aa 27       	eor	r26, r26
 d20:	f0 0d       	add	r31, r0
 d22:	b1 1d       	adc	r27, r1
 d24:	aa 1f       	adc	r26, r26
 d26:	64 9f       	mul	r22, r20
 d28:	66 27       	eor	r22, r22
 d2a:	b0 0d       	add	r27, r0
 d2c:	a1 1d       	adc	r26, r1
 d2e:	66 1f       	adc	r22, r22
 d30:	82 9f       	mul	r24, r18
 d32:	22 27       	eor	r18, r18
 d34:	b0 0d       	add	r27, r0
 d36:	a1 1d       	adc	r26, r1
 d38:	62 1f       	adc	r22, r18
 d3a:	73 9f       	mul	r23, r19
 d3c:	b0 0d       	add	r27, r0
 d3e:	a1 1d       	adc	r26, r1
 d40:	62 1f       	adc	r22, r18
 d42:	83 9f       	mul	r24, r19
 d44:	a0 0d       	add	r26, r0
 d46:	61 1d       	adc	r22, r1
 d48:	22 1f       	adc	r18, r18
 d4a:	74 9f       	mul	r23, r20
 d4c:	33 27       	eor	r19, r19
 d4e:	a0 0d       	add	r26, r0
 d50:	61 1d       	adc	r22, r1
 d52:	23 1f       	adc	r18, r19
 d54:	84 9f       	mul	r24, r20
 d56:	60 0d       	add	r22, r0
 d58:	21 1d       	adc	r18, r1
 d5a:	82 2f       	mov	r24, r18
 d5c:	76 2f       	mov	r23, r22
 d5e:	6a 2f       	mov	r22, r26
 d60:	11 24       	eor	r1, r1
 d62:	9f 57       	subi	r25, 0x7F	; 127
 d64:	50 40       	sbci	r21, 0x00	; 0
 d66:	9a f0       	brmi	.+38     	; 0xd8e <__mulsf3_pse+0x88>
 d68:	f1 f0       	breq	.+60     	; 0xda6 <__mulsf3_pse+0xa0>
 d6a:	88 23       	and	r24, r24
 d6c:	4a f0       	brmi	.+18     	; 0xd80 <__mulsf3_pse+0x7a>
 d6e:	ee 0f       	add	r30, r30
 d70:	ff 1f       	adc	r31, r31
 d72:	bb 1f       	adc	r27, r27
 d74:	66 1f       	adc	r22, r22
 d76:	77 1f       	adc	r23, r23
 d78:	88 1f       	adc	r24, r24
 d7a:	91 50       	subi	r25, 0x01	; 1
 d7c:	50 40       	sbci	r21, 0x00	; 0
 d7e:	a9 f7       	brne	.-22     	; 0xd6a <__mulsf3_pse+0x64>
 d80:	9e 3f       	cpi	r25, 0xFE	; 254
 d82:	51 05       	cpc	r21, r1
 d84:	80 f0       	brcs	.+32     	; 0xda6 <__mulsf3_pse+0xa0>
 d86:	0c 94 1c 06 	jmp	0xc38	; 0xc38 <__fp_inf>
 d8a:	0c 94 67 06 	jmp	0xcce	; 0xcce <__fp_szero>
 d8e:	5f 3f       	cpi	r21, 0xFF	; 255
 d90:	e4 f3       	brlt	.-8      	; 0xd8a <__mulsf3_pse+0x84>
 d92:	98 3e       	cpi	r25, 0xE8	; 232
 d94:	d4 f3       	brlt	.-12     	; 0xd8a <__mulsf3_pse+0x84>
 d96:	86 95       	lsr	r24
 d98:	77 95       	ror	r23
 d9a:	67 95       	ror	r22
 d9c:	b7 95       	ror	r27
 d9e:	f7 95       	ror	r31
 da0:	e7 95       	ror	r30
 da2:	9f 5f       	subi	r25, 0xFF	; 255
 da4:	c1 f7       	brne	.-16     	; 0xd96 <__mulsf3_pse+0x90>
 da6:	fe 2b       	or	r31, r30
 da8:	88 0f       	add	r24, r24
 daa:	91 1d       	adc	r25, r1
 dac:	96 95       	lsr	r25
 dae:	87 95       	ror	r24
 db0:	97 f9       	bld	r25, 7
 db2:	08 95       	ret

00000db4 <__udivmodsi4>:
 db4:	a1 e2       	ldi	r26, 0x21	; 33
 db6:	1a 2e       	mov	r1, r26
 db8:	aa 1b       	sub	r26, r26
 dba:	bb 1b       	sub	r27, r27
 dbc:	fd 01       	movw	r30, r26
 dbe:	0d c0       	rjmp	.+26     	; 0xdda <__udivmodsi4_ep>

00000dc0 <__udivmodsi4_loop>:
 dc0:	aa 1f       	adc	r26, r26
 dc2:	bb 1f       	adc	r27, r27
 dc4:	ee 1f       	adc	r30, r30
 dc6:	ff 1f       	adc	r31, r31
 dc8:	a2 17       	cp	r26, r18
 dca:	b3 07       	cpc	r27, r19
 dcc:	e4 07       	cpc	r30, r20
 dce:	f5 07       	cpc	r31, r21
 dd0:	20 f0       	brcs	.+8      	; 0xdda <__udivmodsi4_ep>
 dd2:	a2 1b       	sub	r26, r18
 dd4:	b3 0b       	sbc	r27, r19
 dd6:	e4 0b       	sbc	r30, r20
 dd8:	f5 0b       	sbc	r31, r21

00000dda <__udivmodsi4_ep>:
 dda:	66 1f       	adc	r22, r22
 ddc:	77 1f       	adc	r23, r23
 dde:	88 1f       	adc	r24, r24
 de0:	99 1f       	adc	r25, r25
 de2:	1a 94       	dec	r1
 de4:	69 f7       	brne	.-38     	; 0xdc0 <__udivmodsi4_loop>
 de6:	60 95       	com	r22
 de8:	70 95       	com	r23
 dea:	80 95       	com	r24
 dec:	90 95       	com	r25
 dee:	9b 01       	movw	r18, r22
 df0:	ac 01       	movw	r20, r24
 df2:	bd 01       	movw	r22, r26
 df4:	cf 01       	movw	r24, r30
 df6:	08 95       	ret

00000df8 <__tablejump2__>:
 df8:	ee 0f       	add	r30, r30
 dfa:	ff 1f       	adc	r31, r31
 dfc:	05 90       	lpm	r0, Z+
 dfe:	f4 91       	lpm	r31, Z
 e00:	e0 2d       	mov	r30, r0
 e02:	09 94       	ijmp

00000e04 <_exit>:
 e04:	f8 94       	cli

00000e06 <__stop_program>:
 e06:	ff cf       	rjmp	.-2      	; 0xe06 <__stop_program>
