Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug  5 19:56:54 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              36 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------+------------------+------------------+----------------+
|            Clock Signal            |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------+------------------+------------------+----------------+
|  design_1_i/divider_0/inst/clk_div |                               |                  |                1 |              3 |
|  design_1_i/state_a_0/inst/n_state |                               |                  |                1 |              3 |
|  design_1_i/divider_0/inst/clk_div | design_1_i/state_a_0/inst/blu | rst_IBUF         |                2 |              8 |
|  design_1_i/divider_0/inst/clk_div | design_1_i/state_a_0/inst/gre | rst_IBUF         |                2 |              8 |
|  design_1_i/divider_0/inst/clk_div | design_1_i/state_a_0/inst/red | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG                     |                               | rst_IBUF         |               12 |             36 |
+------------------------------------+-------------------------------+------------------+------------------+----------------+


