#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 29 13:32:30 2019
# Process ID: 7284
# Current directory: D:/Altele/Digilent/Workspace/Risc-V_onSteroids
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10812 D:\Altele\Digilent\Workspace\Risc-V_onSteroids\Risc-V_onSteroids.xpr
# Log file: D:/Altele/Digilent/Workspace/Risc-V_onSteroids/vivado.log
# Journal file: D:/Altele/Digilent/Workspace/Risc-V_onSteroids\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk -hwspec D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_cells myip_0]
save_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1 [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
set_property location {3.5 822 -141} [get_bd_cells myip_0]
connect_bd_intf_net [get_bd_intf_pins myip_0/INSTR_AXI] [get_bd_intf_pins smartconnect_0/M00_AXI]
set_property location {3 890 -115} [get_bd_cells myip_0]
set_property location {3 813 -129} [get_bd_cells myip_0]
connect_bd_intf_net [get_bd_intf_pins myip_0/DATA_AXI] [get_bd_intf_pins smartconnect_0/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins myip_0/REGS_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_net [get_bd_pins myip_0/data_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/regs_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/instr_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/instr_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/regs_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/data_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/riscv_clk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
assign_bd_address [get_bd_addr_segs {myip_0/DATA_AXI/DATA_AXI_reg myip_0/REGS_AXI/REGS_AXI_reg myip_0/INSTR_AXI/INSTR_AXI_reg }]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
set_property offset 0x4A001000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property offset 0x4A000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
save_bd_design
set_property offset 0x4A002000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells myip_0]
save_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/ip_1 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
set_property location {2.5 811 -152} [get_bd_cells myip_0]
set_property location {3 852 -160} [get_bd_cells myip_0]
connect_bd_intf_net [get_bd_intf_pins myip_0/INSTR_AXI] [get_bd_intf_pins smartconnect_0/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins myip_0/DATA_AXI] [get_bd_intf_pins smartconnect_0/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins myip_0/REGS_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
connect_bd_net [get_bd_pins myip_0/instr_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/regs_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/data_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins myip_0/instr_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/regs_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/data_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins myip_0/riscv_clk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
assign_bd_address [get_bd_addr_segs {myip_0/DATA_AXI/DATA_AXI_reg myip_0/REGS_AXI/REGS_AXI_reg myip_0/INSTR_AXI/INSTR_AXI_reg }]
set_property range 8K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
set_property offset 0x4A001000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_DATA_AXI_reg}]
set_property offset 0x4A000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_INSTR_AXI_reg}]
save_bd_design
set_property offset 0x4A002000 [get_bd_addr_segs {processing_system7_0/Data/SEG_myip_0_REGS_AXI_reg}]
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.000} CONFIG.CLKOUT1_JITTER {197.700}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.CLKOUT2_JITTER {143.688}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {70} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {105.000} CONFIG.MMCM_CLKOUT1_DIVIDE {15} CONFIG.CLKOUT1_JITTER {315.002} CONFIG.CLKOUT1_PHASE_ERROR {233.292} CONFIG.CLKOUT2_JITTER {216.781} CONFIG.CLKOUT2_PHASE_ERROR {233.292}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
make_wrapper -files [get_files D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_smartconnect_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.runs/impl_1/design_1_wrapper.sysdef D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk -hwspec D:/Altele/Digilent/Workspace/Risc-V_onSteroids/Risc-V_onSteroids.sdk/design_1_wrapper.hdf
