m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/hdd/CPU_design/FPGA/test_bench
Edec_7seg
Z0 w1596619391
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 10
Z3 d/hdd/CPU_design/FPGA/test_bench/7seg
Z4 8/hdd/CPU_design/FPGA/dec_7seg/dec_7seg.vhd
Z5 F/hdd/CPU_design/FPGA/dec_7seg/dec_7seg.vhd
l0
L4 1
VnSTK?@dk[X0N<^j2R1@Ja3
!s100 f@m9hKFU:5NDH9Q2j[lJ80
Z6 OV;C;2020.1;71
32
Z7 !s110 1596619537
!i10b 1
Z8 !s108 1596619537.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/hdd/CPU_design/FPGA/dec_7seg/dec_7seg.vhd|
Z10 !s107 /hdd/CPU_design/FPGA/dec_7seg/dec_7seg.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Artl
R1
R2
Z13 DEx4 work 8 dec_7seg 0 22 nSTK?@dk[X0N<^j2R1@Ja3
!i122 10
l13
Z14 L11 26
Z15 V3@B_0EREW0KLb1O=gZf1g1
Z16 !s100 V?^km^zeN;=@:`_m^:dF?3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edec_7seg_sim
Z17 w1596619534
Z18 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z19 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
!i122 9
R3
Z20 8/hdd/CPU_design/FPGA/dec_7seg/dec_7seg_sim.vhd
Z21 F/hdd/CPU_design/FPGA/dec_7seg/dec_7seg_sim.vhd
l0
L6 1
V=PMn4^@Rj^PEdT1zCJH?N3
!s100 NjzJNl7bJHkza@8MhgOao2
R6
32
R7
!i10b 1
R8
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/hdd/CPU_design/FPGA/dec_7seg/dec_7seg_sim.vhd|
Z23 !s107 /hdd/CPU_design/FPGA/dec_7seg/dec_7seg_sim.vhd|
!i113 1
R11
R12
Asim
R18
R19
R1
R2
DEx4 work 12 dec_7seg_sim 0 22 =PMn4^@Rj^PEdT1zCJH?N3
!i122 9
l30
L10 37
VCd>UcgcMAaQF7E5mle;JJ3
!s100 hh74J6CTPE0Jl;EM:faHm1
R6
32
R7
!i10b 1
R8
R22
R23
!i113 1
R11
R12
