\par\addvspace{1ex}
\cvsection{Projects}
\begin{flushleft}
  \par\addvspace{-1.5mm}
  \fontsize{10.4pt}{1em}\selectfont\rul{\textbf{\color{black}Verification} \ \ \textit{(\color{text}EDA Tools: ModelSim, QuestaSim, Veloce Emulator.\ \ \ Languages: System Verilog , Python Scripting)}}
\end{flushleft}
\par\addvspace{-0.5ex}
\begin{cvprojects}
  \cvproject
    {Emulation Compatible Chip Level Verification Environment for LC3 Microcontroller using UVM Framework }
    {\color{darkgray}Dec. 2018}
    {
      \begin{cvprojectitems}
        \item {Constructed a hierarchical, re-usable and emulation compatible chip-level UVM based test bench for the verification of LC3 Micro-controller  which includes environments, agents, BFM's, predictors, coverage collectors , stimulus generators and scoreboards.}
        \item {Designed a detailed test plan and achieved 100\% coverage through constrained random testing, assertions and directed test cases.}
      \end{cvprojectitems}
    }

  \cvproject
    {UVM based Block Level Verification IP for AMBA-APB bus Protocol} 
    {\color{darkgray}Aug. 2018}
    {
      \begin{cvprojectitems}
        \item {Designed and Implemented a hierarchical and re-usable verification environment for APB protocol using UVM class libraries}
        \item {The package includes APB bridge master and APB slave agents, drivers , monitors, environment, sequences and sequencers. }
      \end{cvprojectitems}
    }

    \cvproject
    {Functional Verification of 5-stage Pipelined LC3 Micro-controller} 
    {\color{darkgray}April. 2018}
    {
      \begin{cvprojectitems}
        \item {Designed a layered test bench and a cycle accurate reference model to verify the data and control path of LC3 micro-controller with a comprehensive instruction set. Full functional coverage was achieved using Constrained random testing and assertions.}
      \end{cvprojectitems}
    }

    \par\addvspace{0ex}
    \begin{flushleft}
    \par\addvspace{-1.5mm}
    \fontsize{10.4pt}{1em}\selectfont\rul{\textbf{\color{black}RTL Design} \ \ \textit{(\color{text}EDA Tools: ModelSim, Synopsys Design Vision. \ \ Languages: Verilog )}}
    \end{flushleft}
    \par\addvspace{0.3ex}

    \cvproject
    {Hardware accelerator for simplified convolutional neural network }
    {\color{darkgray}Nov. 2017}
    {
      \begin{cvprojectitems}
        \item {Designed a synthesizable ASIC implementing the two staged convolutional neural network arithmetic on inputs read from SRAM . }
        \item {The design was verified for functional correctness and synthesized to achieve minimum area and clock period.} 
      \end{cvprojectitems}
    }

     \cvproject
    {Synthesizable ASIC for SHA-256 Cryptographic Hash Algorithm }
    {\color{darkgray}Jan. 2019}
    {
      \begin{cvprojectitems}
        \item {Implemented the SHA-256 hash algorithm using Verilog HDL . Synthesized the RTL to gate level using Synopsys design vision and ensured the setup and hold time constraints are met. Leveraged a pipelined architecture to optimize the design for performance. }
      \end{cvprojectitems}
    }

    \par\addvspace{1ex}
    \begin{flushleft}
    \par\addvspace{-1.5mm}
    \fontsize{10.4pt}{1em}\selectfont\rul{\textbf{\color{black}CPU / GPU Architectural Simulators and Operating Systems} \ \ \textit{(\color{text} Languages: C , C++. \ \ Platforms: GPGPU-Sim, XINU OS )}}
    \end{flushleft}
    \par\addvspace{0.3ex}
    \cvproject
    {Dynamic Instruction Schedulling in an OOO Superscalar Processor }
    {\color{darkgray}Nov. 2017}
    {
      \begin{cvprojectitems}
        \item {Implemented a cycle accurate simulator for an out-of-order superscalar processor based on Tomasuloâ€™s algorithm that fetches, dispatches, issues and executes N instructions per cycle.The simulator successfully handled RAW, WAW and WAR hazards .}
      \end{cvprojectitems}
    }

     \cvproject
    {Multi-level Cache Hierarchy Simulator }
    {\color{darkgray}Sept. 2017}
    {
      \begin{cvprojectitems}
        \item {Modelled a trace driven, highly parameterized two-level cache hierarchy simulator with a support for L1 victim cache. }
        \item {Implemented LRU ,LFU cache replacement policies along with write through - not allocate and write back - allocate write policies.} 
      \end{cvprojectitems}
    }

    \cvproject
    {Phase Aware Warp Schedulling (PAWS) in GPGPU }
    {\color{darkgray}May. 2018}
    {
      \begin{cvprojectitems}
        \item {Extended GPGPU-sim to include Phase Aware Warp schedulling policy which performs closer to the best of GTO and RR policies. Benchmarked with CUDA SDK, Rodnia and Parboil kernels and achieved an 8\% improvement in the IPC.} 
      \end{cvprojectitems}
    }

    \cvproject
    {Dynamic Branch Predictor Simulator }
    {\color{darkgray}Oct. 2017}
    {
      \begin{cvprojectitems1}
        \item {Developed a simulator to model bimodal, gshare and hybrid branch predictors with Branch Target Buffer(BTB). }
      \end{cvprojectitems1}
    }
    \par\addvspace{-1ex}
     \cvproject
    {Cache Coherence Protocol Simulator }
    {\color{darkgray}Oct. 2017}
    { \begin{cvprojectitems1}
        \item {Developed a trace driven multiprocessor simulator supporting MSI, MOSI, MOESI bus based cache coherence protocols.} %multicore system with multiple directory formats.}
      \end{cvprojectitems1}
    }
    \par\addvspace{-1ex}
    \cvproject
    {Virtual Memory Management System in Xinu Operating System }
    {\color{darkgray}Dec. 2018}
    {
      \begin{cvprojectitems1}
        \item {Extended the x86 based Xinu OS to support a virtual memory system with demand paging and lazy allocation optimizations. }
      \end{cvprojectitems1}
    }

\end{cvprojects}