Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Aug 27 19:53:52 2023
| Host         : WIN-VLJ867UGB14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_out_timing_summary_routed.rpt -pb uart_out_timing_summary_routed.pb -rpx uart_out_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_out
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_gen_instance/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.157        0.000                      0                   33        0.257        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.157        0.000                      0                   33        0.257        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.632ns (25.570%)  route 1.840ns (74.430%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 13.906 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.810     6.628    clk_gen_instance/p_0_in
    SLICE_X0Y66          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.179    13.906    clk_gen_instance/CLK
    SLICE_X0Y66          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
                         clock pessimism              0.229    14.134    
                         clock uncertainty           -0.035    14.099    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.314    13.785    clk_gen_instance/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.632ns (26.706%)  route 1.734ns (73.294%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.705     6.523    clk_gen_instance/p_0_in
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.175    13.902    clk_gen_instance/CLK
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/C
                         clock pessimism              0.229    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.314    13.781    clk_gen_instance/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.632ns (26.706%)  route 1.734ns (73.294%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.705     6.523    clk_gen_instance/p_0_in
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.175    13.902    clk_gen_instance/CLK
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[14]/C
                         clock pessimism              0.229    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.314    13.781    clk_gen_instance/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.632ns (26.706%)  route 1.734ns (73.294%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 13.902 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.705     6.523    clk_gen_instance/p_0_in
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.175    13.902    clk_gen_instance/CLK
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
                         clock pessimism              0.229    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X1Y70          FDRE (Setup_fdre_C_R)       -0.314    13.781    clk_gen_instance/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.632ns (26.641%)  route 1.740ns (73.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.711     6.529    clk_gen_instance/p_0_in
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.178    13.905    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[1]/C
                         clock pessimism              0.252    14.156    
                         clock uncertainty           -0.035    14.121    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.314    13.807    clk_gen_instance/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.632ns (26.641%)  route 1.740ns (73.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.711     6.529    clk_gen_instance/p_0_in
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.178    13.905    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[2]/C
                         clock pessimism              0.252    14.156    
                         clock uncertainty           -0.035    14.121    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.314    13.807    clk_gen_instance/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.632ns (26.641%)  route 1.740ns (73.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.711     6.529    clk_gen_instance/p_0_in
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.178    13.905    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
                         clock pessimism              0.252    14.156    
                         clock uncertainty           -0.035    14.121    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.314    13.807    clk_gen_instance/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.632ns (26.641%)  route 1.740ns (73.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.711     6.529    clk_gen_instance/p_0_in
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.178    13.905    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/C
                         clock pessimism              0.252    14.156    
                         clock uncertainty           -0.035    14.121    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.314    13.807    clk_gen_instance/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.632ns (27.857%)  route 1.637ns (72.143%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.608     6.425    clk_gen_instance/p_0_in
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.176    13.903    clk_gen_instance/CLK
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[10]/C
                         clock pessimism              0.229    14.131    
                         clock uncertainty           -0.035    14.096    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.314    13.782    clk_gen_instance/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.632ns (27.857%)  route 1.637ns (72.143%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 13.903 - 10.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.277     4.156    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.341     4.497 f  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.621     5.118    clk_gen_instance/counter_reg[3]
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.097     5.215 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.200     5.415    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     5.512 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.208     5.721    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I2_O)        0.097     5.818 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.608     6.425    clk_gen_instance/p_0_in
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.176    13.903    clk_gen_instance/CLK
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/C
                         clock pessimism              0.229    14.131    
                         clock uncertainty           -0.035    14.096    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.314    13.782    clk_gen_instance/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  7.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.861%)  route 0.113ns (31.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    clk_gen_instance/CLK
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_gen_instance/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.113     1.723    clk_gen_instance/counter_reg[8]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clk_gen_instance/counter_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.831    clk_gen_instance/p_1_in[8]
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.982    clk_gen_instance/CLK
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     1.574    clk_gen_instance/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.470    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_gen_instance/counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.115     1.727    clk_gen_instance/counter_reg[4]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clk_gen_instance/counter_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.835    clk_gen_instance/p_1_in[4]
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.983    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.575    clk_gen_instance/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    clk_gen_instance/CLK
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_gen_instance/counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.117     1.726    clk_gen_instance/counter_reg[12]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_gen_instance/counter_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_gen_instance/p_1_in[12]
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.981    clk_gen_instance/CLK
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.105     1.573    clk_gen_instance/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.470    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.114     1.725    clk_gen_instance/counter_reg[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  clk_gen_instance/counter_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.836    clk_gen_instance/p_1_in[3]
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.983    clk_gen_instance/CLK
    SLICE_X1Y67          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.575    clk_gen_instance/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    clk_gen_instance/CLK
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_gen_instance/counter_reg_reg[15]/Q
                         net (fo=2, routed)           0.114     1.722    clk_gen_instance/counter_reg[15]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  clk_gen_instance/counter_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.833    clk_gen_instance/p_1_in[15]
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.980    clk_gen_instance/CLK
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.105     1.572    clk_gen_instance/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    clk_gen_instance/CLK
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_gen_instance/counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.115     1.726    clk_gen_instance/counter_reg[7]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  clk_gen_instance/counter_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.837    clk_gen_instance/p_1_in[7]
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.982    clk_gen_instance/CLK
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     1.574    clk_gen_instance/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.478%)  route 0.112ns (30.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.467    clk_gen_instance/CLK
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_gen_instance/counter_reg_reg[13]/Q
                         net (fo=2, routed)           0.112     1.721    clk_gen_instance/counter_reg[13]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  clk_gen_instance/counter_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.836    clk_gen_instance/p_1_in[13]
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.980    clk_gen_instance/CLK
    SLICE_X1Y70          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.105     1.572    clk_gen_instance/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.252%)  route 0.114ns (30.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    clk_gen_instance/CLK
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_gen_instance/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.114     1.724    clk_gen_instance/counter_reg[5]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  clk_gen_instance/counter_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.839    clk_gen_instance/p_1_in[5]
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.982    clk_gen_instance/CLK
    SLICE_X1Y68          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.105     1.574    clk_gen_instance/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.999%)  route 0.115ns (31.001%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    clk_gen_instance/CLK
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_gen_instance/counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.115     1.724    clk_gen_instance/counter_reg[9]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  clk_gen_instance/counter_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.839    clk_gen_instance/p_1_in[9]
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.981    clk_gen_instance/CLK
    SLICE_X1Y69          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.105     1.573    clk_gen_instance/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.062%)  route 0.171ns (47.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.471    clk_gen_instance/CLK
    SLICE_X0Y66          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.171     1.783    clk_gen_instance/counter_reg[0]
    SLICE_X0Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  clk_gen_instance/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    clk_gen_instance/p_1_in[0]
    SLICE_X0Y66          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.984    clk_gen_instance/CLK
    SLICE_X0Y66          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.091     1.562    clk_gen_instance/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    clk_gen_instance/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66    clk_gen_instance/counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70    clk_gen_instance/counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70    clk_gen_instance/counter_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70    clk_gen_instance/counter_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67    clk_gen_instance/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    clk_gen_instance/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    clk_gen_instance/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    clk_gen_instance/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    clk_gen_instance/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    clk_gen_instance/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    clk_gen_instance/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    clk_gen_instance/counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66    clk_gen_instance/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69    clk_gen_instance/counter_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.768ns  (logic 3.481ns (60.356%)  route 2.287ns (39.644%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  uart_tx_reg_reg/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  uart_tx_reg_reg/Q
                         net (fo=1, routed)           2.287     2.628    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.140     5.768 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.768    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            trans_start/dff_1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.940ns  (logic 1.299ns (44.195%)  route 1.641ns (55.805%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    W19                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  button_IBUF_inst/O
                         net (fo=1, routed)           1.641     2.940    trans_start/dff_1/button_IBUF
    SLICE_X0Y68          FDRE                                         r  trans_start/dff_1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.767ns  (logic 0.684ns (24.717%)  route 2.083ns (75.283%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT1 (Prop_lut1_I0_O)        0.097     2.425 r  trans_start/dff_1/letter_count[3]_i_1/O
                         net (fo=4, routed)           0.342     2.767    trans_start_n_3
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.767ns  (logic 0.684ns (24.717%)  route 2.083ns (75.283%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT1 (Prop_lut1_I0_O)        0.097     2.425 r  trans_start/dff_1/letter_count[3]_i_1/O
                         net (fo=4, routed)           0.342     2.767    trans_start_n_3
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.767ns  (logic 0.684ns (24.717%)  route 2.083ns (75.283%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT1 (Prop_lut1_I0_O)        0.097     2.425 r  trans_start/dff_1/letter_count[3]_i_1/O
                         net (fo=4, routed)           0.342     2.767    trans_start_n_3
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.767ns  (logic 0.684ns (24.717%)  route 2.083ns (75.283%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT1 (Prop_lut1_I0_O)        0.097     2.425 r  trans_start/dff_1/letter_count[3]_i_1/O
                         net (fo=4, routed)           0.342     2.767    trans_start_n_3
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 0.698ns (26.128%)  route 1.973ns (73.872%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.111     2.439 r  trans_start/dff_1/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.232     2.671    trans_start_n_2
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 0.698ns (26.128%)  route 1.973ns (73.872%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.111     2.439 r  trans_start/dff_1/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.232     2.671    trans_start_n_2
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 0.698ns (26.128%)  route 1.973ns (73.872%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.111     2.439 r  trans_start/dff_1/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.232     2.671    trans_start_n_2
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 0.698ns (26.128%)  route 1.973ns (73.872%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.624     1.017    trans_start/dff_1/letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.097     1.114 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.396     1.509    trans_start/dff_1/state_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.097     1.606 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.722     2.328    trans_start/dff_1/letter_count_reg_3_sn_1
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.111     2.439 r  trans_start/dff_1/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.232     2.671    trans_start_n_2
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_start/dff_1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trans_start/dff_2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.033%)  route 0.128ns (49.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  trans_start/dff_1/q_reg/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  trans_start/dff_1/q_reg/Q
                         net (fo=2, routed)           0.128     0.256    trans_start/dff_2/d1_out
    SLICE_X0Y68          FDRE                                         r  trans_start/dff_2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.738%)  route 0.192ns (51.262%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_count_reg[0]/Q
                         net (fo=9, routed)           0.192     0.333    bit_count_reg[0]
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.042     0.375 r  bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    p_0_in__0[1]
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.184ns (48.835%)  route 0.193ns (51.165%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_count_reg[0]/Q
                         net (fo=9, routed)           0.193     0.334    bit_count_reg[0]
    SLICE_X0Y69          LUT4 (Prop_lut4_I1_O)        0.043     0.377 r  bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.377    p_0_in__0[3]
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.144%)  route 0.192ns (50.856%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bit_count_reg[0]/Q
                         net (fo=9, routed)           0.192     0.333    bit_count_reg[0]
    SLICE_X0Y69          LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    p_0_in__0[0]
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.105%)  route 0.193ns (50.895%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_count_reg[0]/Q
                         net (fo=9, routed)           0.193     0.334    bit_count_reg[0]
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.045     0.379 r  bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    p_0_in__0[2]
    SLICE_X0Y69          FDRE                                         r  bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.183     0.347    letter_count_reg[0]
    SLICE_X2Y68          LUT2 (Prop_lut2_I0_O)        0.043     0.390 r  letter_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.390    letter_count[1]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.183     0.347    letter_count_reg[0]
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.043     0.390 r  letter_count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.390    letter_count0[3]
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.286%)  route 0.183ns (46.714%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.183     0.347    letter_count_reg[0]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.045     0.392 r  letter_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    letter_count[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.286%)  route 0.183ns (46.714%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  letter_count_reg[0]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  letter_count_reg[0]/Q
                         net (fo=7, routed)           0.183     0.347    letter_count_reg[0]
    SLICE_X2Y68          LUT3 (Prop_lut3_I0_O)        0.045     0.392 r  letter_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    letter_count[2]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  letter_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.320%)  route 0.234ns (55.680%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_count_reg[0]/Q
                         net (fo=9, routed)           0.234     0.375    trans_start/dff_1/Q[0]
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.420 r  trans_start/dff_1/uart_tx_reg_i_1/O
                         net (fo=1, routed)           0.000     0.420    trans_start_n_0
    SLICE_X0Y68          FDRE                                         r  uart_tx_reg_reg/D
  -------------------------------------------------------------------    -------------------





