// Data Format: 
// {write_en}_{write_reg_addr}_{read_reg_a_addr}_{read_reg_b_addr}_{write_reg_data_in}_{expected_reg_a_data_out}_{expected_reg_b_data_out}
/* Test 1: Write 17 to register 3 */
1_00011_00001_00111_00000000000000000000000000010001_00000000000000000000000000000000_00000000000000000000000000000000
/* Test 2: Write 10000 to register 8 */
1_01000_00011_01001_00000000000000000010011100010000_00000000000000000000000000010001_00000000000000000000000000000000
/* Test 3: Read register 8 and 3 */
0_01000_01000_00011_00000000000000000000000001011001_00000000000000000010011100010000_00000000000000000000000000010001