// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

//
// This file contains Fast Corner delays for the design using part EP4CE55F23C6,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "CPU")
  (DATE "03/31/2020 15:18:51")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (486:486:486) (567:567:567))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (897:897:897) (1022:1022:1022))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1244:1244:1244) (1421:1421:1421))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1220:1220:1220) (1371:1371:1371))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (804:804:804) (911:911:911))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (845:845:845) (957:957:957))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (815:815:815) (921:921:921))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1147:1147:1147) (1300:1300:1300))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1816:1816:1816) (2079:2079:2079))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (516:516:516) (607:607:607))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (854:854:854) (960:960:960))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (672:672:672) (784:784:784))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1110:1110:1110) (1230:1230:1230))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (920:920:920) (1051:1051:1051))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (621:621:621) (717:717:717))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (775:775:775) (893:893:893))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1489:1489:1489) (1277:1277:1277))
        (IOPATH i o (1625:1625:1625) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1509:1509:1509) (1723:1723:1723))
        (IOPATH i o (2535:2535:2535) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1999:1999:1999) (2267:2267:2267))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (847:847:847) (983:983:983))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (986:986:986) (1151:1151:1151))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1119:1119:1119) (1282:1282:1282))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T6\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1827:1827:1827) (2059:2059:2059))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T7\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1235:1235:1235) (1403:1403:1403))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T8\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1742:1742:1742) (1979:1979:1979))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T9\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1526:1526:1526) (1732:1732:1732))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\read\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1749:1749:1749) (1990:1990:1990))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1139:1139:1139) (1295:1295:1295))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1130:1130:1130) (1258:1258:1258))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1415:1415:1415) (1571:1571:1571))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (645:645:645) (754:754:754))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1413:1413:1413) (1585:1585:1585))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1685:1685:1685) (1896:1896:1896))
        (IOPATH i o (1649:1649:1649) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1091:1091:1091) (1249:1249:1249))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1158:1158:1158) (1309:1309:1309))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1096:1096:1096) (1249:1249:1249))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1638:1638:1638) (1840:1840:1840))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1391:1391:1391) (1634:1634:1634))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1239:1239:1239) (1389:1389:1389))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2089:2089:2089) (2339:2339:2339))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1220:1220:1220) (1361:1361:1361))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1222:1222:1222) (1392:1392:1392))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1749:1749:1749) (1997:1997:1997))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1557:1557:1557) (1722:1722:1722))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1179:1179:1179) (1345:1345:1345))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1950:1950:1950) (2185:2185:2185))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1491:1491:1491) (1660:1660:1660))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1444:1444:1444) (1634:1634:1634))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (792:792:792) (898:898:898))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1381:1381:1381) (1569:1569:1569))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1377:1377:1377) (1588:1588:1588))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1213:1213:1213) (1321:1321:1321))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1459:1459:1459) (1644:1644:1644))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1647:1647:1647) (1813:1813:1813))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1142:1142:1142) (1288:1288:1288))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1102:1102:1102) (1255:1255:1255))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (720:720:720) (791:791:791))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (934:934:934) (1054:1054:1054))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1498:1498:1498) (1677:1677:1677))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1355:1355:1355) (1584:1584:1584))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2033:2033:2033) (2363:2363:2363))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1036:1036:1036) (1196:1196:1196))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2192:2192:2192) (2505:2505:2505))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1976:1976:1976) (2299:2299:2299))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1334:1334:1334) (1566:1566:1566))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1981:1981:1981) (2288:2288:2288))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1264:1264:1264) (1473:1473:1473))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1782:1782:1782) (2100:2100:2100))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1746:1746:1746) (2012:2012:2012))
        (IOPATH i o (2535:2535:2535) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2108:2108:2108) (2469:2469:2469))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2305:2305:2305) (2692:2692:2692))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1949:1949:1949) (2247:2247:2247))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2339:2339:2339) (2609:2609:2609))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1975:1975:1975) (2227:2227:2227))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1802:1802:1802) (2081:2081:2081))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1792:1792:1792) (2068:2068:2068))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (945:945:945) (1096:1096:1096))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (999:999:999) (1159:1159:1159))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2148:2148:2148) (2466:2466:2466))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1704:1704:1704) (1981:1981:1981))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2195:2195:2195) (2572:2572:2572))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1586:1586:1586) (1831:1831:1831))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1890:1890:1890) (2216:2216:2216))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1794:1794:1794) (2091:2091:2091))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2061:2061:2061) (2339:2339:2339))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1562:1562:1562) (1814:1814:1814))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1727:1727:1727) (2006:2006:2006))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2670:2670:2670) (3078:3078:3078))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1101:1101:1101) (1236:1236:1236))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1739:1739:1739) (2012:2012:2012))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2412:2412:2412) (2805:2805:2805))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (882:882:882) (1029:1029:1029))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1981:1981:1981) (2288:2288:2288))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1042:1042:1042) (1212:1212:1212))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (694:694:694) (792:792:792))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (662:662:662) (767:767:767))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (656:656:656) (765:765:765))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (667:667:667) (793:793:793))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (886:886:886) (1040:1040:1040))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (698:698:698) (821:821:821))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (958:958:958) (1100:1100:1100))
        (IOPATH i o (2446:2446:2446) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1232:1232:1232) (1388:1388:1388))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1144:1144:1144) (1320:1320:1320))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1736:1736:1736) (1959:1959:1959))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1651:1651:1651) (1871:1871:1871))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1364:1364:1364) (1540:1540:1540))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1252:1252:1252) (1417:1417:1417))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1440:1440:1440) (1666:1666:1666))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2059:2059:2059) (2315:2315:2315))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1623:1623:1623) (1879:1879:1879))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1422:1422:1422) (1648:1648:1648))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1588:1588:1588) (1785:1785:1785))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1443:1443:1443) (1637:1637:1637))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1682:1682:1682) (1904:1904:1904))
        (IOPATH i o (2446:2446:2446) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1702:1702:1702) (1937:1937:1937))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1140:1140:1140) (1289:1289:1289))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1520:1520:1520) (1709:1709:1709))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1631:1631:1631) (1834:1834:1834))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1339:1339:1339) (1535:1535:1535))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1091:1091:1091) (1259:1259:1259))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1393:1393:1393) (1591:1591:1591))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1624:1624:1624) (1831:1831:1831))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1992:1992:1992) (2272:2272:2272))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1443:1443:1443) (1626:1626:1626))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSTA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1624:1624:1624) (1823:1823:1823))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sLDA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (949:949:949) (1072:1072:1072))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sADD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1426:1426:1426) (1628:1628:1628))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSUB\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1311:1311:1311) (1495:1495:1495))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sAND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (820:820:820) (926:926:926))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1155:1155:1155) (1291:1291:1291))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1061:1061:1061) (1215:1215:1215))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1737:1737:1737) (1957:1957:1957))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1811:1811:1811) (2071:2071:2071))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1223:1223:1223) (1378:1378:1378))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1869:1869:1869) (2106:2106:2106))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1389:1389:1389) (1564:1564:1564))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1322:1322:1322) (1498:1498:1498))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHL\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1909:1909:1909) (2147:2147:2147))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sHLT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1274:1274:1274) (1454:1454:1454))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sDIR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1908:1908:1908) (1706:1706:1706))
        (IOPATH i o (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (955:955:955) (1075:1075:1075))
        (IOPATH i o (2495:2495:2495) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1102:1102:1102) (1251:1251:1251))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2065:2065:2065) (2346:2346:2346))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1592:1592:1592) (1817:1817:1817))
        (IOPATH i o (1639:1639:1639) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeAC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1760:1760:1760) (1989:1989:1989))
        (IOPATH i o (2466:2466:2466) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1548:1548:1548) (1754:1754:1754))
        (IOPATH i o (1515:1515:1515) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1548:1548:1548) (1754:1754:1754))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRDM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1093:1093:1093) (1258:1258:1258))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRI\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1880:1880:1880) (2133:2133:2133))
        (IOPATH i o (2495:2495:2495) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1332:1332:1332) (1478:1478:1478))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1294:1294:1294) (1496:1496:1496))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeMEM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1035:1035:1035) (1189:1189:1189))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1037:1037:1037) (1185:1185:1185))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\incrementPC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1740:1740:1740) (1533:1533:1533))
        (IOPATH i o (2547:2547:2547) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1749:1749:1749) (1990:1990:1990))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1382:1382:1382) (1558:1558:1558))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1182:1182:1182) (1366:1366:1366))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1500:1500:1500) (1726:1726:1726))
        (IOPATH i o (2535:2535:2535) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1022:1022:1022) (1150:1150:1150))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (513:513:513) (569:569:569))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (513:513:513) (569:569:569))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (611:611:611) (697:697:697))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (980:980:980) (1100:1100:1100))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (634:634:634) (707:707:707))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (520:520:520) (575:575:575))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (740:740:740) (666:666:666))
        (IOPATH i o (1625:1625:1625) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (227:227:227) (248:248:248))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (234:234:234) (256:256:256))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (328:328:328) (354:354:354))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (226:226:226) (245:245:245))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (828:828:828) (940:940:940))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (860:860:860) (964:964:964))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (261:261:261) (240:240:240))
        (IOPATH i o (1585:1585:1585) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (847:847:847) (971:971:971))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1548:1548:1548) (1759:1759:1759))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1523:1523:1523) (1744:1744:1744))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (915:915:915) (1034:1034:1034))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1729:1729:1729) (1952:1952:1952))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (978:978:978) (1107:1107:1107))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2099:2099:2099) (1812:1812:1812))
        (IOPATH i o (1585:1585:1585) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (910:910:910) (1013:1013:1013))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (795:795:795) (898:898:898))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1077:1077:1077) (1212:1212:1212))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1502:1502:1502) (1734:1734:1734))
        (IOPATH i o (2446:2446:2446) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1529:1529:1529) (1744:1744:1744))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1390:1390:1390) (1581:1581:1581))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1774:1774:1774) (1578:1578:1578))
        (IOPATH i o (1605:1605:1605) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (332:332:332) (362:362:362))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (227:227:227) (247:247:247))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (345:345:345) (371:371:371))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (224:224:224) (244:244:244))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (373:373:373))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (232:232:232) (252:252:252))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (485:485:485) (445:445:445))
        (IOPATH i o (1585:1585:1585) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2682:2682:2682) (2303:2303:2303))
        (IOPATH i o (1595:1595:1595) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1151:1151:1151) (1334:1334:1334))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1057:1057:1057) (1216:1216:1216))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1322:1322:1322) (1501:1501:1501))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1085:1085:1085) (1248:1248:1248))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1191:1191:1191) (1384:1384:1384))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2047:2047:2047) (2361:2361:2361))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1262:1262:1262) (1455:1455:1455))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1242:1242:1242) (1427:1427:1427))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1138:1138:1138) (1311:1311:1311))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (940:940:940) (1055:1055:1055))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1245:1245:1245) (1431:1431:1431))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (955:955:955) (1076:1076:1076))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (793:793:793) (900:900:900))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1117:1117:1117) (1272:1272:1272))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1121:1121:1121) (1262:1262:1262))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1114:1114:1114) (1283:1283:1283))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[16\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1925:1925:1925) (2180:2180:2180))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[17\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1950:1950:1950) (2237:2237:2237))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[18\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1485:1485:1485) (1705:1705:1705))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[19\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1065:1065:1065) (1241:1241:1241))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (90:90:90) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (677:677:677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (816:816:816))
        (PORT datab (2058:2058:2058) (2336:2336:2336))
        (PORT datad (627:627:627) (712:712:712))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (141:141:141) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (505:505:505))
        (PORT datab (529:529:529) (622:622:622))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (997:997:997))
        (PORT datab (1822:1822:1822) (2048:2048:2048))
        (PORT datad (846:846:846) (953:953:953))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1037:1037:1037))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (142:142:142) (183:183:183))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1037:1037:1037))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (933:933:933))
        (PORT datab (371:371:371) (447:447:447))
        (PORT datad (2230:2230:2230) (2515:2515:2515))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1291:1291:1291))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1066:1066:1066))
        (PORT asdata (573:573:573) (663:663:663))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT asdata (1071:1071:1071) (1208:1208:1208))
        (PORT ena (1088:1088:1088) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (433:433:433))
        (PORT datac (348:348:348) (419:419:419))
        (PORT datad (326:326:326) (396:396:396))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (435:435:435))
        (PORT datab (338:338:338) (410:410:410))
        (PORT datac (316:316:316) (386:386:386))
        (PORT datad (638:638:638) (752:752:752))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT asdata (825:825:825) (919:919:919))
        (PORT ena (1088:1088:1088) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (500:500:500))
        (PORT datad (591:591:591) (687:687:687))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (287:287:287))
        (PORT datab (174:174:174) (213:213:213))
        (PORT datac (348:348:348) (419:419:419))
        (PORT datad (435:435:435) (491:491:491))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (459:459:459))
        (PORT datab (240:240:240) (307:307:307))
        (PORT datac (383:383:383) (465:465:465))
        (PORT datad (501:501:501) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (589:589:589))
        (PORT datab (524:524:524) (620:620:620))
        (PORT datac (496:496:496) (581:581:581))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (423:423:423))
        (PORT datab (338:338:338) (413:413:413))
        (PORT datac (328:328:328) (400:400:400))
        (PORT datad (325:325:325) (388:388:388))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (207:207:207) (251:251:251))
        (PORT datac (614:614:614) (714:714:714))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (203:203:203))
        (PORT datac (149:149:149) (195:195:195))
        (PORT datad (110:110:110) (130:130:130))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (417:417:417))
        (PORT datab (646:646:646) (763:763:763))
        (PORT datac (452:452:452) (523:523:523))
        (PORT datad (721:721:721) (817:817:817))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (474:474:474))
        (PORT datad (427:427:427) (480:480:480))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1284:1284:1284))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (505:505:505))
        (PORT datab (644:644:644) (763:763:763))
        (PORT datac (531:531:531) (624:624:624))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (567:567:567))
        (PORT datab (350:350:350) (423:423:423))
        (PORT datac (454:454:454) (544:544:544))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (861:861:861))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (279:279:279))
        (PORT datab (166:166:166) (218:218:218))
        (PORT datac (136:136:136) (183:183:183))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (350:350:350))
        (PORT datab (402:402:402) (488:488:488))
        (PORT datad (325:325:325) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (860:860:860))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (205:205:205))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (330:330:330) (387:387:387))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (208:208:208))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (333:333:333) (392:392:392))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (784:784:784))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (477:477:477) (542:542:542))
        (PORT datad (540:540:540) (611:611:611))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (824:824:824) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (941:941:941))
        (PORT datab (754:754:754) (869:869:869))
        (PORT datad (2364:2364:2364) (2677:2677:2677))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1281:1281:1281))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT asdata (664:664:664) (751:751:751))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[14\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (452:452:452))
        (PORT datac (565:565:565) (676:676:676))
        (PORT datad (372:372:372) (433:433:433))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (257:257:257) (324:324:324))
        (PORT datac (235:235:235) (304:304:304))
        (PORT datad (329:329:329) (396:396:396))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (447:447:447))
        (PORT datab (367:367:367) (446:446:446))
        (PORT datac (317:317:317) (379:379:379))
        (PORT datad (210:210:210) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (447:447:447))
        (PORT datad (340:340:340) (417:417:417))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (305:305:305))
        (PORT datad (241:241:241) (309:309:309))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (424:424:424))
        (PORT datab (236:236:236) (302:302:302))
        (PORT datac (242:242:242) (311:311:311))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (228:228:228) (295:295:295))
        (PORT datad (140:140:140) (183:183:183))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (237:237:237) (303:303:303))
        (PORT datac (240:240:240) (305:305:305))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (335:335:335))
        (PORT datac (308:308:308) (364:364:364))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwritePC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (258:258:258) (324:324:324))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (453:453:453) (528:528:528))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (448:448:448))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (114:114:114) (134:134:134))
        (PORT datad (115:115:115) (131:131:131))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (296:296:296))
        (PORT datab (336:336:336) (409:409:409))
        (PORT datac (106:106:106) (128:128:128))
        (PORT datad (196:196:196) (230:230:230))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (462:462:462))
        (PORT datad (370:370:370) (442:442:442))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (152:152:152))
        (PORT datab (201:201:201) (238:238:238))
        (PORT datac (635:635:635) (739:739:739))
        (PORT datad (330:330:330) (385:385:385))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (127:127:127) (155:155:155))
        (PORT datac (158:158:158) (184:184:184))
        (PORT datad (289:289:289) (330:330:330))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (448:448:448))
        (PORT datac (773:773:773) (884:884:884))
        (PORT datad (553:553:553) (638:638:638))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1058:1058:1058))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1264:1264:1264))
        (PORT asdata (615:615:615) (673:673:673))
        (PORT ena (829:829:829) (906:906:906))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (401:401:401))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (829:829:829) (906:906:906))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1264:1264:1264))
        (PORT asdata (702:702:702) (781:781:781))
        (PORT ena (829:829:829) (906:906:906))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (611:611:611))
        (PORT datab (246:246:246) (313:313:313))
        (PORT datac (641:641:641) (765:765:765))
        (PORT datad (108:108:108) (129:129:129))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (588:588:588))
        (PORT datab (510:510:510) (607:607:607))
        (PORT datac (551:551:551) (660:660:660))
        (PORT datad (478:478:478) (568:568:568))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteMEM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (459:459:459))
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (422:422:422))
        (PORT datab (235:235:235) (300:300:300))
        (PORT datac (236:236:236) (306:306:306))
        (PORT datad (105:105:105) (124:124:124))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (562:562:562))
        (PORT datab (151:151:151) (187:187:187))
        (PORT datac (355:355:355) (420:420:420))
        (PORT datad (483:483:483) (575:575:575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datac (632:632:632) (720:720:720))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (423:423:423))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (132:132:132) (157:157:157))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode900w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (248:248:248))
        (PORT datab (183:183:183) (248:248:248))
        (PORT datad (204:204:204) (236:236:236))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT asdata (882:882:882) (994:994:994))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (154:154:154))
        (PORT datad (360:360:360) (411:411:411))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT asdata (362:362:362) (395:395:395))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datad (360:360:360) (411:411:411))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT asdata (459:459:459) (494:494:494))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (143:143:143))
        (PORT datad (360:360:360) (411:411:411))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode995w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (173:173:173))
        (PORT datac (126:126:126) (164:164:164))
        (PORT datad (122:122:122) (153:153:153))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (810:810:810) (935:935:935))
        (PORT datac (363:363:363) (432:432:432))
        (PORT datad (426:426:426) (503:503:503))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (232:232:232) (299:299:299))
        (PORT datad (224:224:224) (280:280:280))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (415:415:415))
        (PORT datab (326:326:326) (394:394:394))
        (PORT datac (171:171:171) (201:201:201))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (237:237:237))
        (PORT datab (645:645:645) (771:771:771))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (120:120:120) (140:140:140))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (392:392:392))
        (PORT datac (146:146:146) (189:189:189))
        (PORT datad (510:510:510) (597:597:597))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (888:888:888))
        (PORT datab (393:393:393) (466:466:466))
        (PORT datac (364:364:364) (423:423:423))
        (PORT datad (384:384:384) (443:443:443))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (436:436:436))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (307:307:307))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (457:457:457))
        (PORT datab (313:313:313) (362:362:362))
        (PORT datac (592:592:592) (671:671:671))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (755:755:755))
        (PORT datab (635:635:635) (729:729:729))
        (PORT datac (143:143:143) (186:186:186))
        (PORT datad (514:514:514) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (504:504:504))
        (PORT datac (287:287:287) (321:321:321))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1278:1278:1278))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1000:1000:1000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (418:418:418))
        (PORT datab (326:326:326) (391:391:391))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2531:2531:2531))
        (PORT datab (578:578:578) (670:670:670))
        (PORT datad (903:903:903) (1027:1027:1027))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1282:1282:1282))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1282:1282:1282))
        (PORT asdata (943:943:943) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode890w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (248:248:248))
        (PORT datab (170:170:170) (228:228:228))
        (PORT datac (166:166:166) (225:225:225))
        (PORT datad (204:204:204) (235:235:235))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode984w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (176:176:176))
        (PORT datac (124:124:124) (163:163:163))
        (PORT datad (123:123:123) (155:155:155))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (830:830:830))
        (PORT datab (388:388:388) (469:469:469))
        (PORT datad (428:428:428) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (939:939:939))
        (PORT datab (2355:2355:2355) (2644:2644:2644))
        (PORT datad (357:357:357) (429:429:429))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1280:1280:1280))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1280:1280:1280))
        (PORT asdata (849:849:849) (963:963:963))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode880w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (244:244:244))
        (PORT datab (172:172:172) (231:231:231))
        (PORT datac (164:164:164) (222:222:222))
        (PORT datad (202:202:202) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode973w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (179:179:179))
        (PORT datac (127:127:127) (165:165:165))
        (PORT datad (114:114:114) (145:145:145))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (474:474:474))
        (PORT datac (647:647:647) (756:756:756))
        (PORT datad (427:427:427) (503:503:503))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (138:138:138))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (864:864:864))
        (PORT datab (758:758:758) (873:873:873))
        (PORT datac (558:558:558) (644:644:644))
        (PORT datad (532:532:532) (616:616:616))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (290:290:290))
        (PORT datab (641:641:641) (755:755:755))
        (PORT datac (556:556:556) (641:641:641))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (575:575:575))
        (PORT datab (394:394:394) (467:467:467))
        (PORT datac (362:362:362) (421:421:421))
        (PORT datad (381:381:381) (440:440:440))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (532:532:532) (613:613:613))
        (PORT datac (514:514:514) (585:585:585))
        (PORT datad (504:504:504) (575:575:575))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (478:478:478))
        (PORT datab (394:394:394) (466:466:466))
        (PORT datac (363:363:363) (422:422:422))
        (PORT datad (382:382:382) (441:441:441))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (704:704:704))
        (PORT datab (394:394:394) (466:466:466))
        (PORT datac (363:363:363) (422:422:422))
        (PORT datad (383:383:383) (442:442:442))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (315:315:315) (377:377:377))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (444:444:444))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datab (310:310:310) (374:374:374))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (215:215:215))
        (PORT datab (144:144:144) (192:192:192))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (423:423:423))
        (PORT datab (330:330:330) (379:379:379))
        (PORT datac (331:331:331) (383:383:383))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (425:425:425))
        (PORT datab (491:491:491) (582:582:582))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (824:824:824) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (932:932:932))
        (PORT datab (2268:2268:2268) (2568:2568:2568))
        (PORT datad (720:720:720) (836:836:836))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1281:1281:1281))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT asdata (385:385:385) (436:436:436))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode870w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (241:241:241))
        (PORT datab (174:174:174) (233:233:233))
        (PORT datac (163:163:163) (222:222:222))
        (PORT datad (201:201:201) (233:233:233))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode962w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (184:184:184))
        (PORT datac (120:120:120) (158:158:158))
        (PORT datad (124:124:124) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (460:460:460))
        (PORT datac (550:550:550) (647:647:647))
        (PORT datad (427:427:427) (503:503:503))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (474:474:474))
        (PORT datab (535:535:535) (639:639:639))
        (PORT datad (432:432:432) (509:509:509))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (443:443:443))
        (PORT datac (911:911:911) (1054:1054:1054))
        (PORT datad (426:426:426) (502:502:502))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (759:759:759))
        (PORT datac (371:371:371) (448:448:448))
        (PORT datad (429:429:429) (506:506:506))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[11\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (666:666:666))
        (PORT datac (376:376:376) (454:454:454))
        (PORT datad (427:427:427) (504:504:504))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (662:662:662))
        (PORT datab (563:563:563) (670:670:670))
        (PORT datad (430:430:430) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2516:2516:2516))
        (PORT clk (1196:1196:1196) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1445:1445:1445))
        (PORT d[1] (1676:1676:1676) (1963:1963:1963))
        (PORT d[2] (1806:1806:1806) (2136:2136:2136))
        (PORT d[3] (1757:1757:1757) (2033:2033:2033))
        (PORT d[4] (2136:2136:2136) (2488:2488:2488))
        (PORT d[5] (1333:1333:1333) (1571:1571:1571))
        (PORT d[6] (1737:1737:1737) (2020:2020:2020))
        (PORT d[7] (1308:1308:1308) (1543:1543:1543))
        (PORT d[8] (1688:1688:1688) (2009:2009:2009))
        (PORT d[9] (2136:2136:2136) (2494:2494:2494))
        (PORT d[10] (2108:2108:2108) (2481:2481:2481))
        (PORT d[11] (2171:2171:2171) (2542:2542:2542))
        (PORT d[12] (3142:3142:3142) (3654:3654:3654))
        (PORT clk (1194:1194:1194) (1212:1212:1212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1569:1569:1569))
        (PORT clk (1194:1194:1194) (1212:1212:1212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1214:1214:1214))
        (PORT d[0] (1559:1559:1559) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1401:1401:1401))
        (PORT d[1] (1156:1156:1156) (1360:1360:1360))
        (PORT d[2] (1222:1222:1222) (1435:1435:1435))
        (PORT d[3] (1311:1311:1311) (1538:1538:1538))
        (PORT d[4] (1082:1082:1082) (1282:1282:1282))
        (PORT d[5] (1221:1221:1221) (1423:1423:1423))
        (PORT d[6] (1283:1283:1283) (1504:1504:1504))
        (PORT d[7] (1212:1212:1212) (1431:1431:1431))
        (PORT d[8] (1135:1135:1135) (1339:1339:1339))
        (PORT d[9] (1080:1080:1080) (1260:1260:1260))
        (PORT d[10] (1211:1211:1211) (1423:1423:1423))
        (PORT d[11] (1204:1204:1204) (1414:1414:1414))
        (PORT d[12] (1312:1312:1312) (1526:1526:1526))
        (PORT clk (1153:1153:1153) (1173:1173:1173))
        (PORT stall (1376:1376:1376) (1229:1229:1229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1173:1173:1173))
        (PORT d[0] (949:949:949) (1075:1075:1075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1174:1174:1174))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1174:1174:1174))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1174:1174:1174))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1554:1554:1554))
        (PORT clk (1201:1201:1201) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1531:1531:1531))
        (PORT d[1] (1760:1760:1760) (2049:2049:2049))
        (PORT d[2] (1694:1694:1694) (2009:2009:2009))
        (PORT d[3] (1723:1723:1723) (1995:1995:1995))
        (PORT d[4] (2548:2548:2548) (2973:2973:2973))
        (PORT d[5] (1963:1963:1963) (2298:2298:2298))
        (PORT d[6] (1694:1694:1694) (1977:1977:1977))
        (PORT d[7] (1824:1824:1824) (2142:2142:2142))
        (PORT d[8] (1712:1712:1712) (2033:2033:2033))
        (PORT d[9] (2808:2808:2808) (3269:3269:3269))
        (PORT d[10] (1350:1350:1350) (1585:1585:1585))
        (PORT d[11] (2190:2190:2190) (2562:2562:2562))
        (PORT d[12] (2820:2820:2820) (3281:3281:3281))
        (PORT clk (1199:1199:1199) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1428:1428:1428))
        (PORT clk (1199:1199:1199) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1220:1220:1220))
        (PORT d[0] (1398:1398:1398) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1368:1368:1368))
        (PORT d[1] (1166:1166:1166) (1374:1374:1374))
        (PORT d[2] (1275:1275:1275) (1495:1495:1495))
        (PORT d[3] (1302:1302:1302) (1527:1527:1527))
        (PORT d[4] (1162:1162:1162) (1367:1367:1367))
        (PORT d[5] (956:956:956) (1115:1115:1115))
        (PORT d[6] (1224:1224:1224) (1430:1430:1430))
        (PORT d[7] (1194:1194:1194) (1401:1401:1401))
        (PORT d[8] (1209:1209:1209) (1421:1421:1421))
        (PORT d[9] (1256:1256:1256) (1479:1479:1479))
        (PORT d[10] (1109:1109:1109) (1302:1302:1302))
        (PORT d[11] (1193:1193:1193) (1400:1400:1400))
        (PORT d[12] (1235:1235:1235) (1431:1431:1431))
        (PORT clk (1158:1158:1158) (1179:1179:1179))
        (PORT stall (1376:1376:1376) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1179:1179:1179))
        (PORT d[0] (876:876:876) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (732:732:732))
        (PORT datab (840:840:840) (988:988:988))
        (PORT datac (907:907:907) (1054:1054:1054))
        (PORT datad (946:946:946) (1091:1091:1091))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2304:2304:2304))
        (PORT clk (1217:1217:1217) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1241:1241:1241))
        (PORT d[1] (1877:1877:1877) (2196:2196:2196))
        (PORT d[2] (1759:1759:1759) (2068:2068:2068))
        (PORT d[3] (1398:1398:1398) (1620:1620:1620))
        (PORT d[4] (2326:2326:2326) (2712:2712:2712))
        (PORT d[5] (1492:1492:1492) (1749:1749:1749))
        (PORT d[6] (1854:1854:1854) (2160:2160:2160))
        (PORT d[7] (1343:1343:1343) (1582:1582:1582))
        (PORT d[8] (1686:1686:1686) (2001:2001:2001))
        (PORT d[9] (2349:2349:2349) (2747:2747:2747))
        (PORT d[10] (2243:2243:2243) (2615:2615:2615))
        (PORT d[11] (2637:2637:2637) (3071:3071:3071))
        (PORT d[12] (2933:2933:2933) (3412:3412:3412))
        (PORT clk (1215:1215:1215) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1352:1352:1352))
        (PORT clk (1215:1215:1215) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1236:1236:1236))
        (PORT d[0] (1493:1493:1493) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1375:1375:1375))
        (PORT d[1] (1127:1127:1127) (1329:1329:1329))
        (PORT d[2] (1190:1190:1190) (1410:1410:1410))
        (PORT d[3] (1148:1148:1148) (1358:1358:1358))
        (PORT d[4] (1057:1057:1057) (1253:1253:1253))
        (PORT d[5] (1116:1116:1116) (1300:1300:1300))
        (PORT d[6] (1132:1132:1132) (1332:1332:1332))
        (PORT d[7] (1174:1174:1174) (1371:1371:1371))
        (PORT d[8] (1118:1118:1118) (1318:1318:1318))
        (PORT d[9] (1078:1078:1078) (1261:1261:1261))
        (PORT d[10] (1212:1212:1212) (1411:1411:1411))
        (PORT d[11] (1175:1175:1175) (1374:1374:1374))
        (PORT d[12] (1131:1131:1131) (1322:1322:1322))
        (PORT clk (1174:1174:1174) (1195:1195:1195))
        (PORT stall (1402:1402:1402) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1195:1195:1195))
        (PORT d[0] (909:909:909) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1396:1396:1396))
        (PORT clk (1219:1219:1219) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2049:2049:2049))
        (PORT d[1] (2098:2098:2098) (2459:2459:2459))
        (PORT d[2] (1520:1520:1520) (1797:1797:1797))
        (PORT d[3] (2794:2794:2794) (3226:3226:3226))
        (PORT d[4] (1844:1844:1844) (2098:2098:2098))
        (PORT d[5] (1978:1978:1978) (2315:2315:2315))
        (PORT d[6] (1955:1955:1955) (2276:2276:2276))
        (PORT d[7] (1359:1359:1359) (1600:1600:1600))
        (PORT d[8] (1022:1022:1022) (1218:1218:1218))
        (PORT d[9] (2329:2329:2329) (2702:2702:2702))
        (PORT d[10] (1553:1553:1553) (1770:1770:1770))
        (PORT d[11] (2056:2056:2056) (2400:2400:2400))
        (PORT d[12] (2250:2250:2250) (2599:2599:2599))
        (PORT clk (1217:1217:1217) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1412:1412:1412))
        (PORT clk (1217:1217:1217) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1241:1241:1241))
        (PORT d[0] (1547:1547:1547) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1432:1432:1432))
        (PORT d[1] (1174:1174:1174) (1392:1392:1392))
        (PORT d[2] (1211:1211:1211) (1417:1417:1417))
        (PORT d[3] (1252:1252:1252) (1473:1473:1473))
        (PORT d[4] (1134:1134:1134) (1316:1316:1316))
        (PORT d[5] (1218:1218:1218) (1425:1425:1425))
        (PORT d[6] (1254:1254:1254) (1457:1457:1457))
        (PORT d[7] (1302:1302:1302) (1519:1519:1519))
        (PORT d[8] (1243:1243:1243) (1454:1454:1454))
        (PORT d[9] (1194:1194:1194) (1394:1394:1394))
        (PORT d[10] (1318:1318:1318) (1532:1532:1532))
        (PORT d[11] (1278:1278:1278) (1484:1484:1484))
        (PORT d[12] (951:951:951) (1128:1128:1128))
        (PORT clk (1176:1176:1176) (1200:1200:1200))
        (PORT stall (1195:1195:1195) (1080:1080:1080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1200:1200:1200))
        (PORT d[0] (938:938:938) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (722:722:722))
        (PORT datab (841:841:841) (988:988:988))
        (PORT datac (895:895:895) (1039:1039:1039))
        (PORT datad (1020:1020:1020) (1185:1185:1185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode840w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (250:250:250))
        (PORT datab (185:185:185) (250:250:250))
        (PORT datac (301:301:301) (338:338:338))
        (PORT datad (155:155:155) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode929w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (186:186:186))
        (PORT datac (117:117:117) (154:154:154))
        (PORT datad (125:125:125) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (604:604:604) (716:716:716))
        (PORT clk (1232:1232:1232) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1102:1102:1102))
        (PORT d[1] (739:739:739) (865:865:865))
        (PORT d[2] (1861:1861:1861) (2185:2185:2185))
        (PORT d[3] (1536:1536:1536) (1755:1755:1755))
        (PORT d[4] (2385:2385:2385) (2720:2720:2720))
        (PORT d[5] (795:795:795) (934:934:934))
        (PORT d[6] (961:961:961) (1134:1134:1134))
        (PORT d[7] (2171:2171:2171) (2548:2548:2548))
        (PORT d[8] (1288:1288:1288) (1504:1504:1504))
        (PORT d[9] (2917:2917:2917) (3392:3392:3392))
        (PORT d[10] (1710:1710:1710) (1984:1984:1984))
        (PORT d[11] (1492:1492:1492) (1745:1745:1745))
        (PORT d[12] (1047:1047:1047) (1215:1215:1215))
        (PORT clk (1230:1230:1230) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (612:612:612))
        (PORT clk (1230:1230:1230) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1252:1252:1252))
        (PORT d[0] (855:855:855) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (874:874:874) (1003:1003:1003))
        (PORT d[1] (713:713:713) (820:820:820))
        (PORT d[2] (1016:1016:1016) (1182:1182:1182))
        (PORT d[3] (717:717:717) (823:823:823))
        (PORT d[4] (1013:1013:1013) (1190:1190:1190))
        (PORT d[5] (733:733:733) (832:832:832))
        (PORT d[6] (829:829:829) (949:949:949))
        (PORT d[7] (792:792:792) (925:925:925))
        (PORT d[8] (759:759:759) (885:885:885))
        (PORT d[9] (748:748:748) (867:867:867))
        (PORT d[10] (1052:1052:1052) (1223:1223:1223))
        (PORT d[11] (746:746:746) (858:858:858))
        (PORT d[12] (727:727:727) (833:833:833))
        (PORT clk (1189:1189:1189) (1211:1211:1211))
        (PORT stall (847:847:847) (796:796:796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1211:1211:1211))
        (PORT d[0] (362:362:362) (402:402:402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode823w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (247:247:247))
        (PORT datab (171:171:171) (230:230:230))
        (PORT datac (164:164:164) (224:224:224))
        (PORT datad (203:203:203) (235:235:235))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode911w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (185:185:185))
        (PORT datac (118:118:118) (155:155:155))
        (PORT datad (125:125:125) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1856:1856:1856))
        (PORT clk (1241:1241:1241) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1406:1406:1406))
        (PORT d[1] (1691:1691:1691) (1922:1922:1922))
        (PORT d[2] (1332:1332:1332) (1567:1567:1567))
        (PORT d[3] (2018:2018:2018) (2308:2308:2308))
        (PORT d[4] (1391:1391:1391) (1613:1613:1613))
        (PORT d[5] (1804:1804:1804) (2102:2102:2102))
        (PORT d[6] (2134:2134:2134) (2483:2483:2483))
        (PORT d[7] (1762:1762:1762) (2077:2077:2077))
        (PORT d[8] (1496:1496:1496) (1748:1748:1748))
        (PORT d[9] (1843:1843:1843) (2136:2136:2136))
        (PORT d[10] (2067:2067:2067) (2391:2391:2391))
        (PORT d[11] (1716:1716:1716) (1979:1979:1979))
        (PORT d[12] (2652:2652:2652) (3065:3065:3065))
        (PORT clk (1239:1239:1239) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1059:1059:1059))
        (PORT clk (1239:1239:1239) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1261:1261:1261))
        (PORT d[0] (1249:1249:1249) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1284:1284:1284))
        (PORT d[1] (1154:1154:1154) (1337:1337:1337))
        (PORT d[2] (1193:1193:1193) (1341:1341:1341))
        (PORT d[3] (1050:1050:1050) (1249:1249:1249))
        (PORT d[4] (999:999:999) (1164:1164:1164))
        (PORT d[5] (1025:1025:1025) (1197:1197:1197))
        (PORT d[6] (1018:1018:1018) (1195:1195:1195))
        (PORT d[7] (1236:1236:1236) (1445:1445:1445))
        (PORT d[8] (1212:1212:1212) (1413:1413:1413))
        (PORT d[9] (1147:1147:1147) (1351:1351:1351))
        (PORT d[10] (1081:1081:1081) (1275:1275:1275))
        (PORT d[11] (1032:1032:1032) (1196:1196:1196))
        (PORT d[12] (1155:1155:1155) (1337:1337:1337))
        (PORT clk (1198:1198:1198) (1220:1220:1220))
        (PORT stall (1358:1358:1358) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1220:1220:1220))
        (PORT d[0] (842:842:842) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (720:720:720))
        (PORT datab (841:841:841) (988:988:988))
        (PORT datac (463:463:463) (522:522:522))
        (PORT datad (870:870:870) (1008:1008:1008))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode860w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (243:243:243))
        (PORT datab (173:173:173) (233:233:233))
        (PORT datac (163:163:163) (222:222:222))
        (PORT datad (202:202:202) (233:233:233))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode951w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (184:184:184))
        (PORT datac (121:121:121) (159:159:159))
        (PORT datad (124:124:124) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2024:2024:2024))
        (PORT clk (1207:1207:1207) (1227:1227:1227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1659:1659:1659))
        (PORT d[1] (1603:1603:1603) (1870:1870:1870))
        (PORT d[2] (1683:1683:1683) (1974:1974:1974))
        (PORT d[3] (2034:2034:2034) (2309:2309:2309))
        (PORT d[4] (1848:1848:1848) (2134:2134:2134))
        (PORT d[5] (1329:1329:1329) (1578:1578:1578))
        (PORT d[6] (1923:1923:1923) (2243:2243:2243))
        (PORT d[7] (1486:1486:1486) (1747:1747:1747))
        (PORT d[8] (1613:1613:1613) (1891:1891:1891))
        (PORT d[9] (1703:1703:1703) (1979:1979:1979))
        (PORT d[10] (1924:1924:1924) (2243:2243:2243))
        (PORT d[11] (1953:1953:1953) (2259:2259:2259))
        (PORT d[12] (2477:2477:2477) (2873:2873:2873))
        (PORT clk (1205:1205:1205) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1450:1450:1450))
        (PORT clk (1205:1205:1205) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1227:1227:1227))
        (PORT d[0] (1423:1423:1423) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1505:1505:1505))
        (PORT d[1] (1256:1256:1256) (1469:1469:1469))
        (PORT d[2] (1312:1312:1312) (1530:1530:1530))
        (PORT d[3] (1385:1385:1385) (1612:1612:1612))
        (PORT d[4] (1118:1118:1118) (1333:1333:1333))
        (PORT d[5] (1210:1210:1210) (1411:1411:1411))
        (PORT d[6] (1282:1282:1282) (1491:1491:1491))
        (PORT d[7] (1234:1234:1234) (1462:1462:1462))
        (PORT d[8] (1314:1314:1314) (1529:1529:1529))
        (PORT d[9] (1116:1116:1116) (1296:1296:1296))
        (PORT d[10] (1186:1186:1186) (1389:1389:1389))
        (PORT d[11] (1332:1332:1332) (1559:1559:1559))
        (PORT d[12] (1107:1107:1107) (1297:1297:1297))
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (PORT stall (1399:1399:1399) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (PORT d[0] (898:898:898) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode850w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (395:395:395))
        (PORT datab (181:181:181) (245:245:245))
        (PORT datad (202:202:202) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode940w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (178:178:178))
        (PORT datac (122:122:122) (160:160:160))
        (PORT datad (124:124:124) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1727:1727:1727))
        (PORT clk (1228:1228:1228) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1704:1704:1704))
        (PORT d[1] (1127:1127:1127) (1312:1312:1312))
        (PORT d[2] (1039:1039:1039) (1233:1233:1233))
        (PORT d[3] (1495:1495:1495) (1722:1722:1722))
        (PORT d[4] (1113:1113:1113) (1295:1295:1295))
        (PORT d[5] (1149:1149:1149) (1373:1373:1373))
        (PORT d[6] (1835:1835:1835) (2106:2106:2106))
        (PORT d[7] (1651:1651:1651) (1943:1943:1943))
        (PORT d[8] (1428:1428:1428) (1680:1680:1680))
        (PORT d[9] (1488:1488:1488) (1710:1710:1710))
        (PORT d[10] (1290:1290:1290) (1473:1473:1473))
        (PORT d[11] (1953:1953:1953) (2236:2236:2236))
        (PORT d[12] (2700:2700:2700) (3140:3140:3140))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1352:1352:1352))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1250:1250:1250))
        (PORT d[0] (1482:1482:1482) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1511:1511:1511))
        (PORT d[1] (1192:1192:1192) (1414:1414:1414))
        (PORT d[2] (1085:1085:1085) (1273:1273:1273))
        (PORT d[3] (1170:1170:1170) (1375:1375:1375))
        (PORT d[4] (979:979:979) (1113:1113:1113))
        (PORT d[5] (1024:1024:1024) (1201:1201:1201))
        (PORT d[6] (977:977:977) (1147:1147:1147))
        (PORT d[7] (1017:1017:1017) (1200:1200:1200))
        (PORT d[8] (1112:1112:1112) (1295:1295:1295))
        (PORT d[9] (987:987:987) (1119:1119:1119))
        (PORT d[10] (956:956:956) (1122:1122:1122))
        (PORT d[11] (1086:1086:1086) (1252:1252:1252))
        (PORT d[12] (1078:1078:1078) (1261:1261:1261))
        (PORT clk (1185:1185:1185) (1209:1209:1209))
        (PORT stall (1371:1371:1371) (1223:1223:1223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1209:1209:1209))
        (PORT d[0] (868:868:868) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (475:475:475))
        (PORT datab (349:349:349) (424:424:424))
        (PORT datac (914:914:914) (1070:1070:1070))
        (PORT datad (846:846:846) (981:981:981))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (510:510:510))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (944:944:944))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (182:182:182))
        (PORT datab (318:318:318) (374:374:374))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (425:425:425))
        (PORT datab (340:340:340) (415:415:415))
        (PORT datac (330:330:330) (403:403:403))
        (PORT datad (612:612:612) (714:714:714))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (684:684:684))
        (PORT datab (641:641:641) (756:756:756))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (709:709:709))
        (PORT datab (609:609:609) (709:709:709))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (144:144:144) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (601:601:601))
        (PORT datab (605:605:605) (705:705:705))
        (PORT datac (394:394:394) (481:481:481))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (450:450:450))
        (PORT datab (364:364:364) (443:443:443))
        (PORT datac (384:384:384) (467:467:467))
        (PORT datad (322:322:322) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (443:443:443))
        (PORT datab (370:370:370) (450:450:450))
        (PORT datad (345:345:345) (409:409:409))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (576:576:576) (652:652:652))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (209:209:209) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (607:607:607))
        (PORT datab (151:151:151) (186:186:186))
        (PORT datac (317:317:317) (381:381:381))
        (PORT datad (340:340:340) (399:399:399))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (395:395:395))
        (PORT datab (188:188:188) (226:226:226))
        (PORT datac (316:316:316) (363:363:363))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (590:590:590))
        (PORT datac (413:413:413) (468:468:468))
        (PORT datad (298:298:298) (341:341:341))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (239:239:239))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (208:208:208) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (694:694:694))
        (PORT datab (504:504:504) (603:603:603))
        (PORT datac (394:394:394) (481:481:481))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (442:442:442))
        (PORT datab (371:371:371) (451:451:451))
        (PORT datad (211:211:211) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (381:381:381))
        (PORT datab (213:213:213) (254:254:254))
        (PORT datac (383:383:383) (467:467:467))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (642:642:642) (761:761:761))
        (PORT datac (489:489:489) (584:584:584))
        (PORT datad (339:339:339) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (600:600:600))
        (PORT datab (153:153:153) (189:189:189))
        (PORT datac (318:318:318) (368:368:368))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (680:680:680))
        (PORT datab (340:340:340) (411:411:411))
        (PORT datac (107:107:107) (130:130:130))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (424:424:424) (483:483:483))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (352:352:352) (381:381:381))
        (PORT sload (811:811:811) (913:913:913))
        (PORT ena (922:922:922) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (459:459:459))
        (PORT datac (542:542:542) (646:646:646))
        (PORT datad (425:425:425) (502:502:502))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (134:134:134))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (866:866:866) (1024:1024:1024))
        (PORT clk (1205:1205:1205) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1488:1488:1488))
        (PORT d[1] (1100:1100:1100) (1274:1274:1274))
        (PORT d[2] (1506:1506:1506) (1784:1784:1784))
        (PORT d[3] (1521:1521:1521) (1734:1734:1734))
        (PORT d[4] (1988:1988:1988) (2268:2268:2268))
        (PORT d[5] (1956:1956:1956) (2309:2309:2309))
        (PORT d[6] (1312:1312:1312) (1527:1527:1527))
        (PORT d[7] (1969:1969:1969) (2319:2319:2319))
        (PORT d[8] (1587:1587:1587) (1867:1867:1867))
        (PORT d[9] (2543:2543:2543) (2966:2966:2966))
        (PORT d[10] (1730:1730:1730) (2016:2016:2016))
        (PORT d[11] (1301:1301:1301) (1533:1533:1533))
        (PORT d[12] (1240:1240:1240) (1434:1434:1434))
        (PORT clk (1203:1203:1203) (1223:1223:1223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (946:946:946))
        (PORT clk (1203:1203:1203) (1223:1223:1223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1225:1225:1225))
        (PORT d[0] (1167:1167:1167) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1202:1202:1202))
        (PORT d[1] (1070:1070:1070) (1248:1248:1248))
        (PORT d[2] (1013:1013:1013) (1175:1175:1175))
        (PORT d[3] (891:891:891) (1041:1041:1041))
        (PORT d[4] (1003:1003:1003) (1177:1177:1177))
        (PORT d[5] (1093:1093:1093) (1244:1244:1244))
        (PORT d[6] (1098:1098:1098) (1257:1257:1257))
        (PORT d[7] (1131:1131:1131) (1304:1304:1304))
        (PORT d[8] (1128:1128:1128) (1311:1311:1311))
        (PORT d[9] (1089:1089:1089) (1252:1252:1252))
        (PORT d[10] (1220:1220:1220) (1419:1419:1419))
        (PORT d[11] (1174:1174:1174) (1358:1358:1358))
        (PORT d[12] (734:734:734) (863:863:863))
        (PORT clk (1162:1162:1162) (1184:1184:1184))
        (PORT stall (1239:1239:1239) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1184:1184:1184))
        (PORT d[0] (639:639:639) (691:691:691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1185:1185:1185))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1185:1185:1185))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1185:1185:1185))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2570:2570:2570))
        (PORT clk (1209:1209:1209) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1248:1248:1248))
        (PORT d[1] (1879:1879:1879) (2201:2201:2201))
        (PORT d[2] (2107:2107:2107) (2463:2463:2463))
        (PORT d[3] (1591:1591:1591) (1845:1845:1845))
        (PORT d[4] (2329:2329:2329) (2717:2717:2717))
        (PORT d[5] (1476:1476:1476) (1728:1728:1728))
        (PORT d[6] (1840:1840:1840) (2144:2144:2144))
        (PORT d[7] (1163:1163:1163) (1372:1372:1372))
        (PORT d[8] (1976:1976:1976) (2321:2321:2321))
        (PORT d[9] (2342:2342:2342) (2742:2742:2742))
        (PORT d[10] (2073:2073:2073) (2425:2425:2425))
        (PORT d[11] (2342:2342:2342) (2729:2729:2729))
        (PORT d[12] (3119:3119:3119) (3627:3627:3627))
        (PORT clk (1207:1207:1207) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1367:1367:1367))
        (PORT clk (1207:1207:1207) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1228:1228:1228))
        (PORT d[0] (1517:1517:1517) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1415:1415:1415))
        (PORT d[1] (1313:1313:1313) (1542:1542:1542))
        (PORT d[2] (1301:1301:1301) (1511:1511:1511))
        (PORT d[3] (1284:1284:1284) (1507:1507:1507))
        (PORT d[4] (1224:1224:1224) (1445:1445:1445))
        (PORT d[5] (1121:1121:1121) (1302:1302:1302))
        (PORT d[6] (1268:1268:1268) (1479:1479:1479))
        (PORT d[7] (1243:1243:1243) (1465:1465:1465))
        (PORT d[8] (1121:1121:1121) (1330:1330:1330))
        (PORT d[9] (1243:1243:1243) (1444:1444:1444))
        (PORT d[10] (1230:1230:1230) (1444:1444:1444))
        (PORT d[11] (1198:1198:1198) (1405:1405:1405))
        (PORT d[12] (1312:1312:1312) (1528:1528:1528))
        (PORT clk (1166:1166:1166) (1187:1187:1187))
        (PORT stall (1482:1482:1482) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1187:1187:1187))
        (PORT d[0] (923:923:923) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (982:982:982))
        (PORT datab (350:350:350) (418:418:418))
        (PORT datac (848:848:848) (971:971:971))
        (PORT datad (978:978:978) (1132:1132:1132))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1427:1427:1427))
        (PORT clk (1216:1216:1216) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1509:1509:1509))
        (PORT d[1] (1948:1948:1948) (2262:2262:2262))
        (PORT d[2] (1884:1884:1884) (2235:2235:2235))
        (PORT d[3] (1564:1564:1564) (1808:1808:1808))
        (PORT d[4] (2759:2759:2759) (3222:3222:3222))
        (PORT d[5] (1817:1817:1817) (2110:2110:2110))
        (PORT d[6] (1502:1502:1502) (1746:1746:1746))
        (PORT d[7] (2014:2014:2014) (2362:2362:2362))
        (PORT d[8] (1870:1870:1870) (2200:2200:2200))
        (PORT d[9] (2999:2999:2999) (3481:3481:3481))
        (PORT d[10] (1798:1798:1798) (2096:2096:2096))
        (PORT d[11] (2564:2564:2564) (2996:2996:2996))
        (PORT d[12] (2839:2839:2839) (3309:3309:3309))
        (PORT clk (1214:1214:1214) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1246:1246:1246))
        (PORT clk (1214:1214:1214) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1235:1235:1235))
        (PORT d[0] (1426:1426:1426) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1236:1236:1236))
        (PORT d[1] (1127:1127:1127) (1288:1288:1288))
        (PORT d[2] (1156:1156:1156) (1343:1343:1343))
        (PORT d[3] (1298:1298:1298) (1522:1522:1522))
        (PORT d[4] (1028:1028:1028) (1188:1188:1188))
        (PORT d[5] (1045:1045:1045) (1216:1216:1216))
        (PORT d[6] (1144:1144:1144) (1344:1344:1344))
        (PORT d[7] (1168:1168:1168) (1369:1369:1369))
        (PORT d[8] (989:989:989) (1150:1150:1150))
        (PORT d[9] (1185:1185:1185) (1402:1402:1402))
        (PORT d[10] (1183:1183:1183) (1353:1353:1353))
        (PORT d[11] (1209:1209:1209) (1426:1426:1426))
        (PORT d[12] (1010:1010:1010) (1181:1181:1181))
        (PORT clk (1173:1173:1173) (1194:1194:1194))
        (PORT stall (1382:1382:1382) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1194:1194:1194))
        (PORT d[0] (846:846:846) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1533:1533:1533))
        (PORT clk (1198:1198:1198) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1941:1941:1941))
        (PORT d[1] (1906:1906:1906) (2241:2241:2241))
        (PORT d[2] (1300:1300:1300) (1540:1540:1540))
        (PORT d[3] (2797:2797:2797) (3228:3228:3228))
        (PORT d[4] (1712:1712:1712) (1948:1948:1948))
        (PORT d[5] (1816:1816:1816) (2141:2141:2141))
        (PORT d[6] (1907:1907:1907) (2173:2173:2173))
        (PORT d[7] (1709:1709:1709) (2021:2021:2021))
        (PORT d[8] (1180:1180:1180) (1400:1400:1400))
        (PORT d[9] (2181:2181:2181) (2533:2533:2533))
        (PORT d[10] (1568:1568:1568) (1822:1822:1822))
        (PORT d[11] (1871:1871:1871) (2192:2192:2192))
        (PORT d[12] (2222:2222:2222) (2562:2562:2562))
        (PORT clk (1196:1196:1196) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1297:1297:1297))
        (PORT clk (1196:1196:1196) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1218:1218:1218))
        (PORT d[0] (1443:1443:1443) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1219:1219:1219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1636:1636:1636))
        (PORT d[1] (1173:1173:1173) (1388:1388:1388))
        (PORT d[2] (1290:1290:1290) (1498:1498:1498))
        (PORT d[3] (1233:1233:1233) (1450:1450:1450))
        (PORT d[4] (1351:1351:1351) (1588:1588:1588))
        (PORT d[5] (1219:1219:1219) (1422:1422:1422))
        (PORT d[6] (1242:1242:1242) (1455:1455:1455))
        (PORT d[7] (1258:1258:1258) (1477:1477:1477))
        (PORT d[8] (1184:1184:1184) (1389:1389:1389))
        (PORT d[9] (1167:1167:1167) (1363:1363:1363))
        (PORT d[10] (1318:1318:1318) (1546:1546:1546))
        (PORT d[11] (1238:1238:1238) (1432:1432:1432))
        (PORT d[12] (1270:1270:1270) (1493:1493:1493))
        (PORT clk (1155:1155:1155) (1177:1177:1177))
        (PORT stall (1475:1475:1475) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1177:1177:1177))
        (PORT d[0] (934:934:934) (1066:1066:1066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (977:977:977))
        (PORT datab (347:347:347) (415:415:415))
        (PORT datac (798:798:798) (909:909:909))
        (PORT datad (923:923:923) (1073:1073:1073))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1677:1677:1677))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1319:1319:1319))
        (PORT d[1] (849:849:849) (1009:1009:1009))
        (PORT d[2] (1906:1906:1906) (2244:2244:2244))
        (PORT d[3] (1267:1267:1267) (1479:1479:1479))
        (PORT d[4] (2265:2265:2265) (2629:2629:2629))
        (PORT d[5] (1644:1644:1644) (1917:1917:1917))
        (PORT d[6] (933:933:933) (1088:1088:1088))
        (PORT d[7] (929:929:929) (1079:1079:1079))
        (PORT d[8] (1754:1754:1754) (2070:2070:2070))
        (PORT d[9] (972:972:972) (1140:1140:1140))
        (PORT d[10] (2164:2164:2164) (2558:2558:2558))
        (PORT d[11] (1288:1288:1288) (1494:1494:1494))
        (PORT d[12] (1801:1801:1801) (2075:2075:2075))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1203:1203:1203))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
        (PORT d[0] (1385:1385:1385) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1043:1043:1043))
        (PORT d[1] (1188:1188:1188) (1365:1365:1365))
        (PORT d[2] (907:907:907) (1043:1043:1043))
        (PORT d[3] (752:752:752) (868:868:868))
        (PORT d[4] (985:985:985) (1156:1156:1156))
        (PORT d[5] (1070:1070:1070) (1233:1233:1233))
        (PORT d[6] (1067:1067:1067) (1214:1214:1214))
        (PORT d[7] (964:964:964) (1113:1113:1113))
        (PORT d[8] (1066:1066:1066) (1216:1216:1216))
        (PORT d[9] (928:928:928) (1065:1065:1065))
        (PORT d[10] (1161:1161:1161) (1329:1329:1329))
        (PORT d[11] (959:959:959) (1111:1111:1111))
        (PORT d[12] (1052:1052:1052) (1199:1199:1199))
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT stall (1294:1294:1294) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT d[0] (828:828:828) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1384:1384:1384))
        (PORT clk (1218:1218:1218) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1495:1495:1495))
        (PORT d[1] (1184:1184:1184) (1364:1364:1364))
        (PORT d[2] (2060:2060:2060) (2426:2426:2426))
        (PORT d[3] (1512:1512:1512) (1740:1740:1740))
        (PORT d[4] (2933:2933:2933) (3420:3420:3420))
        (PORT d[5] (1622:1622:1622) (1915:1915:1915))
        (PORT d[6] (1521:1521:1521) (1770:1770:1770))
        (PORT d[7] (2173:2173:2173) (2543:2543:2543))
        (PORT d[8] (1990:1990:1990) (2336:2336:2336))
        (PORT d[9] (3000:3000:3000) (3482:3482:3482))
        (PORT d[10] (1825:1825:1825) (2133:2133:2133))
        (PORT d[11] (2559:2559:2559) (2985:2985:2985))
        (PORT d[12] (3006:3006:3006) (3492:3492:3492))
        (PORT clk (1216:1216:1216) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1147:1147:1147))
        (PORT clk (1216:1216:1216) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1237:1237:1237))
        (PORT d[0] (1325:1325:1325) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1221:1221:1221))
        (PORT d[1] (1117:1117:1117) (1295:1295:1295))
        (PORT d[2] (1068:1068:1068) (1246:1246:1246))
        (PORT d[3] (1140:1140:1140) (1326:1326:1326))
        (PORT d[4] (1027:1027:1027) (1188:1188:1188))
        (PORT d[5] (762:762:762) (894:894:894))
        (PORT d[6] (1141:1141:1141) (1338:1338:1338))
        (PORT d[7] (1066:1066:1066) (1241:1241:1241))
        (PORT d[8] (988:988:988) (1149:1149:1149))
        (PORT d[9] (1210:1210:1210) (1423:1423:1423))
        (PORT d[10] (918:918:918) (1088:1088:1088))
        (PORT d[11] (918:918:918) (1091:1091:1091))
        (PORT d[12] (1010:1010:1010) (1180:1180:1180))
        (PORT clk (1175:1175:1175) (1196:1196:1196))
        (PORT stall (1378:1378:1378) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1196:1196:1196))
        (PORT d[0] (805:805:805) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (978:978:978))
        (PORT datab (348:348:348) (416:416:416))
        (PORT datac (746:746:746) (854:854:854))
        (PORT datad (845:845:845) (972:972:972))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1361:1361:1361))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1420:1420:1420))
        (PORT d[1] (1189:1189:1189) (1352:1352:1352))
        (PORT d[2] (1685:1685:1685) (1977:1977:1977))
        (PORT d[3] (2206:2206:2206) (2523:2523:2523))
        (PORT d[4] (1191:1191:1191) (1351:1351:1351))
        (PORT d[5] (1981:1981:1981) (2312:2312:2312))
        (PORT d[6] (1743:1743:1743) (1992:1992:1992))
        (PORT d[7] (1567:1567:1567) (1854:1854:1854))
        (PORT d[8] (1227:1227:1227) (1440:1440:1440))
        (PORT d[9] (2268:2268:2268) (2618:2618:2618))
        (PORT d[10] (2046:2046:2046) (2371:2371:2371))
        (PORT d[11] (1629:1629:1629) (1886:1886:1886))
        (PORT d[12] (2265:2265:2265) (2614:2614:2614))
        (PORT clk (1230:1230:1230) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1341:1341:1341))
        (PORT clk (1230:1230:1230) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1253:1253:1253))
        (PORT d[0] (1512:1512:1512) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1259:1259:1259))
        (PORT d[1] (1147:1147:1147) (1346:1346:1346))
        (PORT d[2] (1190:1190:1190) (1340:1340:1340))
        (PORT d[3] (1209:1209:1209) (1422:1422:1422))
        (PORT d[4] (980:980:980) (1135:1135:1135))
        (PORT d[5] (1225:1225:1225) (1429:1429:1429))
        (PORT d[6] (1180:1180:1180) (1376:1376:1376))
        (PORT d[7] (1180:1180:1180) (1368:1368:1368))
        (PORT d[8] (1076:1076:1076) (1266:1266:1266))
        (PORT d[9] (1240:1240:1240) (1437:1437:1437))
        (PORT d[10] (1001:1001:1001) (1181:1181:1181))
        (PORT d[11] (1081:1081:1081) (1259:1259:1259))
        (PORT d[12] (1193:1193:1193) (1405:1405:1405))
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (PORT stall (1290:1290:1290) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (PORT d[0] (729:729:729) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1297:1297:1297))
        (PORT clk (1230:1230:1230) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2106:2106:2106))
        (PORT d[1] (1224:1224:1224) (1393:1393:1393))
        (PORT d[2] (1717:1717:1717) (2026:2026:2026))
        (PORT d[3] (2587:2587:2587) (2970:2970:2970))
        (PORT d[4] (1691:1691:1691) (1916:1916:1916))
        (PORT d[5] (1807:1807:1807) (2116:2116:2116))
        (PORT d[6] (1929:1929:1929) (2257:2257:2257))
        (PORT d[7] (1558:1558:1558) (1843:1843:1843))
        (PORT d[8] (1384:1384:1384) (1616:1616:1616))
        (PORT d[9] (2111:2111:2111) (2444:2444:2444))
        (PORT d[10] (1385:1385:1385) (1583:1583:1583))
        (PORT d[11] (2074:2074:2074) (2423:2423:2423))
        (PORT d[12] (2249:2249:2249) (2597:2597:2597))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1114:1114:1114))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1250:1250:1250))
        (PORT d[0] (1263:1263:1263) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (1101:1101:1101))
        (PORT d[1] (1135:1135:1135) (1347:1347:1347))
        (PORT d[2] (1135:1135:1135) (1333:1333:1333))
        (PORT d[3] (1222:1222:1222) (1438:1438:1438))
        (PORT d[4] (968:968:968) (1115:1115:1115))
        (PORT d[5] (1231:1231:1231) (1436:1436:1436))
        (PORT d[6] (1192:1192:1192) (1397:1397:1397))
        (PORT d[7] (1243:1243:1243) (1450:1450:1450))
        (PORT d[8] (1111:1111:1111) (1311:1311:1311))
        (PORT d[9] (1202:1202:1202) (1399:1399:1399))
        (PORT d[10] (1155:1155:1155) (1363:1363:1363))
        (PORT d[11] (1102:1102:1102) (1284:1284:1284))
        (PORT d[12] (1153:1153:1153) (1331:1331:1331))
        (PORT clk (1187:1187:1187) (1209:1209:1209))
        (PORT stall (1124:1124:1124) (1027:1027:1027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1209:1209:1209))
        (PORT d[0] (830:830:830) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (979:979:979))
        (PORT datab (349:349:349) (417:417:417))
        (PORT datac (682:682:682) (799:799:799))
        (PORT datad (914:914:914) (1059:1059:1059))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (615:615:615))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (617:617:617))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (200:200:200) (242:242:242))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (454:454:454) (488:488:488))
        (PORT sload (811:811:811) (913:913:913))
        (PORT ena (922:922:922) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (862:862:862))
        (PORT datab (636:636:636) (749:749:749))
        (PORT datac (513:513:513) (598:598:598))
        (PORT datad (504:504:504) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (385:385:385) (461:461:461))
        (PORT datac (557:557:557) (642:642:642))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (208:208:208))
        (PORT datab (143:143:143) (176:176:176))
        (PORT datac (343:343:343) (406:406:406))
        (PORT datad (292:292:292) (336:336:336))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (221:221:221))
        (PORT datab (422:422:422) (522:522:522))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1280:1280:1280))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (815:815:815) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (444:444:444))
        (PORT datab (342:342:342) (408:408:408))
        (PORT datac (346:346:346) (404:404:404))
        (PORT datad (331:331:331) (402:402:402))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (626:626:626))
        (PORT datab (220:220:220) (277:277:277))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (370:370:370) (421:421:421))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (211:211:211))
        (PORT datab (143:143:143) (176:176:176))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (293:293:293) (336:336:336))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (220:220:220))
        (PORT datab (394:394:394) (476:476:476))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1280:1280:1280))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (815:815:815) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (934:934:934))
        (PORT datab (2442:2442:2442) (2777:2777:2777))
        (PORT datad (368:368:368) (439:439:439))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1278:1278:1278))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1278:1278:1278))
        (PORT asdata (940:940:940) (1057:1057:1057))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2042:2042:2042))
        (PORT clk (1221:1221:1221) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1458:1458:1458))
        (PORT d[1] (1155:1155:1155) (1326:1326:1326))
        (PORT d[2] (2052:2052:2052) (2422:2422:2422))
        (PORT d[3] (1382:1382:1382) (1596:1596:1596))
        (PORT d[4] (2875:2875:2875) (3337:3337:3337))
        (PORT d[5] (1643:1643:1643) (1915:1915:1915))
        (PORT d[6] (1552:1552:1552) (1810:1810:1810))
        (PORT d[7] (2189:2189:2189) (2559:2559:2559))
        (PORT d[8] (1715:1715:1715) (2034:2034:2034))
        (PORT d[9] (2620:2620:2620) (3058:3058:3058))
        (PORT d[10] (2074:2074:2074) (2403:2403:2403))
        (PORT d[11] (2751:2751:2751) (3208:3208:3208))
        (PORT d[12] (3329:3329:3329) (3869:3869:3869))
        (PORT clk (1219:1219:1219) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1375:1375:1375))
        (PORT clk (1219:1219:1219) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1241:1241:1241))
        (PORT d[0] (1535:1535:1535) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (1021:1021:1021))
        (PORT d[1] (1295:1295:1295) (1515:1515:1515))
        (PORT d[2] (1130:1130:1130) (1290:1290:1290))
        (PORT d[3] (1139:1139:1139) (1327:1327:1327))
        (PORT d[4] (1154:1154:1154) (1366:1366:1366))
        (PORT d[5] (740:740:740) (869:869:869))
        (PORT d[6] (1173:1173:1173) (1386:1386:1386))
        (PORT d[7] (1002:1002:1002) (1176:1176:1176))
        (PORT d[8] (960:960:960) (1141:1141:1141))
        (PORT d[9] (1055:1055:1055) (1226:1226:1226))
        (PORT d[10] (987:987:987) (1127:1127:1127))
        (PORT d[11] (884:884:884) (1047:1047:1047))
        (PORT d[12] (830:830:830) (976:976:976))
        (PORT clk (1178:1178:1178) (1200:1200:1200))
        (PORT stall (1429:1429:1429) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1200:1200:1200))
        (PORT d[0] (846:846:846) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (921:921:921) (1050:1050:1050))
        (PORT clk (1225:1225:1225) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1658:1658:1658))
        (PORT d[1] (1394:1394:1394) (1615:1615:1615))
        (PORT d[2] (1330:1330:1330) (1575:1575:1575))
        (PORT d[3] (1420:1420:1420) (1624:1624:1624))
        (PORT d[4] (1376:1376:1376) (1595:1595:1595))
        (PORT d[5] (1120:1120:1120) (1329:1329:1329))
        (PORT d[6] (2300:2300:2300) (2658:2658:2658))
        (PORT d[7] (1469:1469:1469) (1738:1738:1738))
        (PORT d[8] (1135:1135:1135) (1341:1341:1341))
        (PORT d[9] (1493:1493:1493) (1721:1721:1721))
        (PORT d[10] (1305:1305:1305) (1493:1493:1493))
        (PORT d[11] (1586:1586:1586) (1848:1848:1848))
        (PORT d[12] (2964:2964:2964) (3428:3428:3428))
        (PORT clk (1223:1223:1223) (1245:1245:1245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1482:1482:1482))
        (PORT clk (1223:1223:1223) (1245:1245:1245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1247:1247:1247))
        (PORT d[0] (1597:1597:1597) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1501:1501:1501))
        (PORT d[1] (1177:1177:1177) (1387:1387:1387))
        (PORT d[2] (1048:1048:1048) (1176:1176:1176))
        (PORT d[3] (1178:1178:1178) (1382:1382:1382))
        (PORT d[4] (1157:1157:1157) (1365:1365:1365))
        (PORT d[5] (1162:1162:1162) (1353:1353:1353))
        (PORT d[6] (1192:1192:1192) (1394:1394:1394))
        (PORT d[7] (1216:1216:1216) (1445:1445:1445))
        (PORT d[8] (1069:1069:1069) (1253:1253:1253))
        (PORT d[9] (1099:1099:1099) (1261:1261:1261))
        (PORT d[10] (976:976:976) (1148:1148:1148))
        (PORT d[11] (1243:1243:1243) (1423:1423:1423))
        (PORT d[12] (1119:1119:1119) (1265:1265:1265))
        (PORT clk (1182:1182:1182) (1206:1206:1206))
        (PORT stall (1535:1535:1535) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1206:1206:1206))
        (PORT d[0] (840:840:840) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (569:569:569))
        (PORT datab (552:552:552) (668:668:668))
        (PORT datac (781:781:781) (900:900:900))
        (PORT datad (822:822:822) (945:945:945))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1432:1432:1432))
        (PORT clk (1210:1210:1210) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (2144:2144:2144))
        (PORT d[1] (1679:1679:1679) (1947:1947:1947))
        (PORT d[2] (1623:1623:1623) (1910:1910:1910))
        (PORT d[3] (2165:2165:2165) (2490:2490:2490))
        (PORT d[4] (1624:1624:1624) (1897:1897:1897))
        (PORT d[5] (1154:1154:1154) (1363:1363:1363))
        (PORT d[6] (2098:2098:2098) (2428:2428:2428))
        (PORT d[7] (1331:1331:1331) (1576:1576:1576))
        (PORT d[8] (1095:1095:1095) (1292:1292:1292))
        (PORT d[9] (1505:1505:1505) (1736:1736:1736))
        (PORT d[10] (1347:1347:1347) (1548:1548:1548))
        (PORT d[11] (1885:1885:1885) (2192:2192:2192))
        (PORT d[12] (2690:2690:2690) (3128:3128:3128))
        (PORT clk (1208:1208:1208) (1229:1229:1229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1272:1272:1272))
        (PORT clk (1208:1208:1208) (1229:1229:1229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1231:1231:1231))
        (PORT d[0] (1424:1424:1424) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1232:1232:1232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1232:1232:1232))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1498:1498:1498))
        (PORT d[1] (1191:1191:1191) (1401:1401:1401))
        (PORT d[2] (1249:1249:1249) (1427:1427:1427))
        (PORT d[3] (1144:1144:1144) (1301:1301:1301))
        (PORT d[4] (1168:1168:1168) (1398:1398:1398))
        (PORT d[5] (1262:1262:1262) (1454:1454:1454))
        (PORT d[6] (1149:1149:1149) (1342:1342:1342))
        (PORT d[7] (1247:1247:1247) (1482:1482:1482))
        (PORT d[8] (1303:1303:1303) (1515:1515:1515))
        (PORT d[9] (1025:1025:1025) (1174:1174:1174))
        (PORT d[10] (1190:1190:1190) (1398:1398:1398))
        (PORT d[11] (1308:1308:1308) (1543:1543:1543))
        (PORT d[12] (1071:1071:1071) (1258:1258:1258))
        (PORT clk (1167:1167:1167) (1190:1190:1190))
        (PORT stall (1507:1507:1507) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1190:1190:1190))
        (PORT d[0] (889:889:889) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1191:1191:1191))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1388:1388:1388))
        (PORT clk (1240:1240:1240) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1883:1883:1883))
        (PORT d[1] (2074:2074:2074) (2375:2375:2375))
        (PORT d[2] (1309:1309:1309) (1548:1548:1548))
        (PORT d[3] (1860:1860:1860) (2126:2126:2126))
        (PORT d[4] (1918:1918:1918) (2226:2226:2226))
        (PORT d[5] (1412:1412:1412) (1654:1654:1654))
        (PORT d[6] (2164:2164:2164) (2522:2522:2522))
        (PORT d[7] (1639:1639:1639) (1920:1920:1920))
        (PORT d[8] (1478:1478:1478) (1728:1728:1728))
        (PORT d[9] (1813:1813:1813) (2093:2093:2093))
        (PORT d[10] (1306:1306:1306) (1489:1489:1489))
        (PORT d[11] (1584:1584:1584) (1835:1835:1835))
        (PORT d[12] (2462:2462:2462) (2851:2851:2851))
        (PORT clk (1238:1238:1238) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1378:1378:1378))
        (PORT clk (1238:1238:1238) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1262:1262:1262))
        (PORT d[0] (1541:1541:1541) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (1106:1106:1106))
        (PORT d[1] (1135:1135:1135) (1340:1340:1340))
        (PORT d[2] (1077:1077:1077) (1255:1255:1255))
        (PORT d[3] (1173:1173:1173) (1375:1375:1375))
        (PORT d[4] (998:998:998) (1160:1160:1160))
        (PORT d[5] (1167:1167:1167) (1356:1356:1356))
        (PORT d[6] (982:982:982) (1149:1149:1149))
        (PORT d[7] (1214:1214:1214) (1421:1421:1421))
        (PORT d[8] (1087:1087:1087) (1272:1272:1272))
        (PORT d[9] (1008:1008:1008) (1189:1189:1189))
        (PORT d[10] (965:965:965) (1136:1136:1136))
        (PORT d[11] (1054:1054:1054) (1220:1220:1220))
        (PORT d[12] (1249:1249:1249) (1455:1455:1455))
        (PORT clk (1197:1197:1197) (1221:1221:1221))
        (PORT stall (1634:1634:1634) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1221:1221:1221))
        (PORT d[0] (837:837:837) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (562:562:562))
        (PORT datab (555:555:555) (671:671:671))
        (PORT datac (978:978:978) (1125:1125:1125))
        (PORT datad (890:890:890) (1036:1036:1036))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (425:425:425) (507:507:507))
        (PORT clk (1239:1239:1239) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1373:1373:1373))
        (PORT d[1] (753:753:753) (894:894:894))
        (PORT d[2] (1656:1656:1656) (1953:1953:1953))
        (PORT d[3] (560:560:560) (657:657:657))
        (PORT d[4] (432:432:432) (524:524:524))
        (PORT d[5] (595:595:595) (703:703:703))
        (PORT d[6] (835:835:835) (966:966:966))
        (PORT d[7] (886:886:886) (1031:1031:1031))
        (PORT d[8] (1098:1098:1098) (1283:1283:1283))
        (PORT d[9] (781:781:781) (928:928:928))
        (PORT d[10] (736:736:736) (863:863:863))
        (PORT d[11] (715:715:715) (837:837:837))
        (PORT d[12] (666:666:666) (768:768:768))
        (PORT clk (1237:1237:1237) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (563:563:563))
        (PORT clk (1237:1237:1237) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
        (PORT d[0] (806:806:806) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (690:690:690) (795:795:795))
        (PORT d[1] (610:610:610) (703:703:703))
        (PORT d[2] (546:546:546) (629:629:629))
        (PORT d[3] (407:407:407) (479:479:479))
        (PORT d[4] (432:432:432) (500:500:500))
        (PORT d[5] (592:592:592) (676:676:676))
        (PORT d[6] (569:569:569) (658:658:658))
        (PORT d[7] (661:661:661) (758:758:758))
        (PORT d[8] (646:646:646) (739:739:739))
        (PORT d[9] (740:740:740) (857:857:857))
        (PORT d[10] (559:559:559) (639:639:639))
        (PORT d[11] (560:560:560) (649:649:649))
        (PORT d[12] (551:551:551) (638:638:638))
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (PORT stall (833:833:833) (775:775:775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (PORT d[0] (159:159:159) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (577:577:577) (681:681:681))
        (PORT clk (1239:1239:1239) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1357:1357:1357))
        (PORT d[1] (532:532:532) (630:630:630))
        (PORT d[2] (925:925:925) (1074:1074:1074))
        (PORT d[3] (561:561:561) (663:663:663))
        (PORT d[4] (966:966:966) (1132:1132:1132))
        (PORT d[5] (572:572:572) (676:676:676))
        (PORT d[6] (810:810:810) (932:932:932))
        (PORT d[7] (559:559:559) (663:663:663))
        (PORT d[8] (882:882:882) (1025:1025:1025))
        (PORT d[9] (767:767:767) (907:907:907))
        (PORT d[10] (870:870:870) (1018:1018:1018))
        (PORT d[11] (1041:1041:1041) (1216:1216:1216))
        (PORT d[12] (687:687:687) (800:800:800))
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (551:551:551) (577:577:577))
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1260:1260:1260))
        (PORT d[0] (835:835:835) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (524:524:524) (601:601:601))
        (PORT d[1] (622:622:622) (719:719:719))
        (PORT d[2] (533:533:533) (615:615:615))
        (PORT d[3] (394:394:394) (463:463:463))
        (PORT d[4] (597:597:597) (691:691:691))
        (PORT d[5] (592:592:592) (681:681:681))
        (PORT d[6] (543:543:543) (622:622:622))
        (PORT d[7] (648:648:648) (741:741:741))
        (PORT d[8] (688:688:688) (805:805:805))
        (PORT d[9] (815:815:815) (960:960:960))
        (PORT d[10] (551:551:551) (631:631:631))
        (PORT d[11] (673:673:673) (779:779:779))
        (PORT d[12] (553:553:553) (639:639:639))
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (PORT stall (1242:1242:1242) (1140:1140:1140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (PORT d[0] (317:317:317) (347:347:347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (514:514:514))
        (PORT datab (187:187:187) (248:248:248))
        (PORT datac (289:289:289) (330:330:330))
        (PORT datad (351:351:351) (405:405:405))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (957:957:957))
        (PORT clk (1230:1230:1230) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1458:1458:1458))
        (PORT d[1] (1285:1285:1285) (1484:1484:1484))
        (PORT d[2] (1037:1037:1037) (1238:1238:1238))
        (PORT d[3] (1712:1712:1712) (1974:1974:1974))
        (PORT d[4] (1098:1098:1098) (1277:1277:1277))
        (PORT d[5] (1330:1330:1330) (1583:1583:1583))
        (PORT d[6] (1688:1688:1688) (1942:1942:1942))
        (PORT d[7] (1643:1643:1643) (1933:1933:1933))
        (PORT d[8] (1269:1269:1269) (1499:1499:1499))
        (PORT d[9] (1684:1684:1684) (1945:1945:1945))
        (PORT d[10] (1454:1454:1454) (1657:1657:1657))
        (PORT d[11] (1924:1924:1924) (2202:2202:2202))
        (PORT d[12] (2797:2797:2797) (3246:3246:3246))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1280:1280:1280))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1250:1250:1250))
        (PORT d[0] (1495:1495:1495) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1201:1201:1201))
        (PORT d[1] (958:958:958) (1081:1081:1081))
        (PORT d[2] (938:938:938) (1114:1114:1114))
        (PORT d[3] (908:908:908) (1026:1026:1026))
        (PORT d[4] (991:991:991) (1144:1144:1144))
        (PORT d[5] (1021:1021:1021) (1161:1161:1161))
        (PORT d[6] (1143:1143:1143) (1333:1333:1333))
        (PORT d[7] (1100:1100:1100) (1237:1237:1237))
        (PORT d[8] (1131:1131:1131) (1319:1319:1319))
        (PORT d[9] (981:981:981) (1120:1120:1120))
        (PORT d[10] (954:954:954) (1123:1123:1123))
        (PORT d[11] (1063:1063:1063) (1220:1220:1220))
        (PORT d[12] (1013:1013:1013) (1182:1182:1182))
        (PORT clk (1187:1187:1187) (1209:1209:1209))
        (PORT stall (1398:1398:1398) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1209:1209:1209))
        (PORT d[0] (815:815:815) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1210:1210:1210))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1527:1527:1527))
        (PORT clk (1224:1224:1224) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1176:1176:1176))
        (PORT d[1] (839:839:839) (994:994:994))
        (PORT d[2] (1762:1762:1762) (2071:2071:2071))
        (PORT d[3] (1260:1260:1260) (1471:1471:1471))
        (PORT d[4] (2258:2258:2258) (2622:2622:2622))
        (PORT d[5] (1649:1649:1649) (1928:1928:1928))
        (PORT d[6] (934:934:934) (1089:1089:1089))
        (PORT d[7] (1158:1158:1158) (1345:1345:1345))
        (PORT d[8] (1751:1751:1751) (2065:2065:2065))
        (PORT d[9] (960:960:960) (1121:1121:1121))
        (PORT d[10] (2018:2018:2018) (2370:2370:2370))
        (PORT d[11] (2212:2212:2212) (2578:2578:2578))
        (PORT d[12] (1800:1800:1800) (2074:2074:2074))
        (PORT clk (1222:1222:1222) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1203:1203:1203))
        (PORT clk (1222:1222:1222) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1244:1244:1244))
        (PORT d[0] (1385:1385:1385) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (1113:1113:1113))
        (PORT d[1] (1198:1198:1198) (1380:1380:1380))
        (PORT d[2] (908:908:908) (1044:1044:1044))
        (PORT d[3] (815:815:815) (949:949:949))
        (PORT d[4] (1000:1000:1000) (1176:1176:1176))
        (PORT d[5] (1045:1045:1045) (1199:1199:1199))
        (PORT d[6] (1076:1076:1076) (1238:1238:1238))
        (PORT d[7] (1068:1068:1068) (1223:1223:1223))
        (PORT d[8] (1078:1078:1078) (1234:1234:1234))
        (PORT d[9] (929:929:929) (1066:1066:1066))
        (PORT d[10] (1088:1088:1088) (1265:1265:1265))
        (PORT d[11] (1127:1127:1127) (1301:1301:1301))
        (PORT d[12] (1070:1070:1070) (1225:1225:1225))
        (PORT clk (1181:1181:1181) (1203:1203:1203))
        (PORT stall (1274:1274:1274) (1154:1154:1154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1203:1203:1203))
        (PORT d[0] (837:837:837) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (569:569:569))
        (PORT datab (552:552:552) (668:668:668))
        (PORT datac (685:685:685) (785:785:785))
        (PORT datad (777:777:777) (885:885:885))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (362:362:362))
        (PORT datac (504:504:504) (592:592:592))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (606:606:606))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (368:368:368))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (469:469:469) (513:513:513))
        (PORT sload (811:811:811) (913:913:913))
        (PORT ena (922:922:922) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (656:656:656))
        (PORT datab (509:509:509) (604:604:604))
        (PORT datad (430:430:430) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1198:1198:1198))
        (PORT clk (1210:1210:1210) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (2000:2000:2000))
        (PORT d[1] (1113:1113:1113) (1290:1290:1290))
        (PORT d[2] (1638:1638:1638) (1924:1924:1924))
        (PORT d[3] (1511:1511:1511) (1722:1722:1722))
        (PORT d[4] (1991:1991:1991) (2273:2273:2273))
        (PORT d[5] (1142:1142:1142) (1323:1323:1323))
        (PORT d[6] (1609:1609:1609) (1866:1866:1866))
        (PORT d[7] (1805:1805:1805) (2129:2129:2129))
        (PORT d[8] (1288:1288:1288) (1542:1542:1542))
        (PORT d[9] (2526:2526:2526) (2943:2943:2943))
        (PORT d[10] (1384:1384:1384) (1591:1591:1591))
        (PORT d[11] (1485:1485:1485) (1740:1740:1740))
        (PORT d[12] (1404:1404:1404) (1619:1619:1619))
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (968:968:968))
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1230:1230:1230))
        (PORT d[0] (1181:1181:1181) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1366:1366:1366))
        (PORT d[1] (937:937:937) (1103:1103:1103))
        (PORT d[2] (1005:1005:1005) (1162:1162:1162))
        (PORT d[3] (1023:1023:1023) (1181:1181:1181))
        (PORT d[4] (991:991:991) (1161:1161:1161))
        (PORT d[5] (1094:1094:1094) (1246:1246:1246))
        (PORT d[6] (1112:1112:1112) (1276:1276:1276))
        (PORT d[7] (1178:1178:1178) (1351:1351:1351))
        (PORT d[8] (1112:1112:1112) (1301:1301:1301))
        (PORT d[9] (1088:1088:1088) (1246:1246:1246))
        (PORT d[10] (1246:1246:1246) (1449:1449:1449))
        (PORT d[11] (1163:1163:1163) (1345:1345:1345))
        (PORT d[12] (754:754:754) (887:887:887))
        (PORT clk (1167:1167:1167) (1189:1189:1189))
        (PORT stall (1258:1258:1258) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1189:1189:1189))
        (PORT d[0] (696:696:696) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (981:981:981))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1296:1296:1296))
        (PORT d[1] (758:758:758) (888:888:888))
        (PORT d[2] (1833:1833:1833) (2151:2151:2151))
        (PORT d[3] (1369:1369:1369) (1568:1568:1568))
        (PORT d[4] (2171:2171:2171) (2477:2477:2477))
        (PORT d[5] (954:954:954) (1115:1115:1115))
        (PORT d[6] (1109:1109:1109) (1297:1297:1297))
        (PORT d[7] (2163:2163:2163) (2538:2538:2538))
        (PORT d[8] (1656:1656:1656) (1930:1930:1930))
        (PORT d[9] (2720:2720:2720) (3161:3161:3161))
        (PORT d[10] (1580:1580:1580) (1840:1840:1840))
        (PORT d[11] (900:900:900) (1047:1047:1047))
        (PORT d[12] (1067:1067:1067) (1239:1239:1239))
        (PORT clk (1224:1224:1224) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1126:1126:1126))
        (PORT clk (1224:1224:1224) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1248:1248:1248))
        (PORT d[0] (1325:1325:1325) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (1021:1021:1021))
        (PORT d[1] (686:686:686) (782:782:782))
        (PORT d[2] (686:686:686) (788:788:788))
        (PORT d[3] (736:736:736) (843:843:843))
        (PORT d[4] (1029:1029:1029) (1210:1210:1210))
        (PORT d[5] (938:938:938) (1068:1068:1068))
        (PORT d[6] (811:811:811) (923:923:923))
        (PORT d[7] (778:778:778) (902:902:902))
        (PORT d[8] (919:919:919) (1066:1066:1066))
        (PORT d[9] (755:755:755) (880:880:880))
        (PORT d[10] (1030:1030:1030) (1194:1194:1194))
        (PORT d[11] (917:917:917) (1049:1049:1049))
        (PORT d[12] (916:916:916) (1068:1068:1068))
        (PORT clk (1183:1183:1183) (1207:1207:1207))
        (PORT stall (770:770:770) (733:733:733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1207:1207:1207))
        (PORT d[0] (517:517:517) (561:561:561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (510:510:510))
        (PORT datab (190:190:190) (253:253:253))
        (PORT datac (785:785:785) (879:879:879))
        (PORT datad (627:627:627) (711:711:711))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1873:1873:1873))
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1102:1102:1102))
        (PORT d[1] (1031:1031:1031) (1217:1217:1217))
        (PORT d[2] (1918:1918:1918) (2250:2250:2250))
        (PORT d[3] (1277:1277:1277) (1487:1487:1487))
        (PORT d[4] (2069:2069:2069) (2406:2406:2406))
        (PORT d[5] (1452:1452:1452) (1699:1699:1699))
        (PORT d[6] (1273:1273:1273) (1480:1480:1480))
        (PORT d[7] (1207:1207:1207) (1404:1404:1404))
        (PORT d[8] (1577:1577:1577) (1870:1870:1870))
        (PORT d[9] (1162:1162:1162) (1353:1353:1353))
        (PORT d[10] (2148:2148:2148) (2538:2538:2538))
        (PORT d[11] (1463:1463:1463) (1689:1689:1689))
        (PORT d[12] (1661:1661:1661) (1920:1920:1920))
        (PORT clk (1206:1206:1206) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1270:1270:1270))
        (PORT clk (1206:1206:1206) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (PORT d[0] (1452:1452:1452) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1105:1105:1105))
        (PORT d[1] (1028:1028:1028) (1194:1194:1194))
        (PORT d[2] (934:934:934) (1092:1092:1092))
        (PORT d[3] (985:985:985) (1139:1139:1139))
        (PORT d[4] (1019:1019:1019) (1191:1191:1191))
        (PORT d[5] (1112:1112:1112) (1293:1293:1293))
        (PORT d[6] (1005:1005:1005) (1160:1160:1160))
        (PORT d[7] (1005:1005:1005) (1191:1191:1191))
        (PORT d[8] (1049:1049:1049) (1210:1210:1210))
        (PORT d[9] (1111:1111:1111) (1273:1273:1273))
        (PORT d[10] (1228:1228:1228) (1392:1392:1392))
        (PORT d[11] (1206:1206:1206) (1405:1405:1405))
        (PORT d[12] (1218:1218:1218) (1382:1382:1382))
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (PORT stall (1297:1297:1297) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (PORT d[0] (833:833:833) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1508:1508:1508))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1459:1459:1459))
        (PORT d[1] (1014:1014:1014) (1175:1175:1175))
        (PORT d[2] (2224:2224:2224) (2606:2606:2606))
        (PORT d[3] (1197:1197:1197) (1387:1387:1387))
        (PORT d[4] (2853:2853:2853) (3310:3310:3310))
        (PORT d[5] (1794:1794:1794) (2112:2112:2112))
        (PORT d[6] (1552:1552:1552) (1810:1810:1810))
        (PORT d[7] (1712:1712:1712) (1996:1996:1996))
        (PORT d[8] (1709:1709:1709) (2027:2027:2027))
        (PORT d[9] (2310:2310:2310) (2703:2703:2703))
        (PORT d[10] (2007:2007:2007) (2342:2342:2342))
        (PORT d[11] (2744:2744:2744) (3194:3194:3194))
        (PORT d[12] (3334:3334:3334) (3862:3862:3862))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1369:1369:1369))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
        (PORT d[0] (1521:1521:1521) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (1012:1012:1012))
        (PORT d[1] (846:846:846) (968:968:968))
        (PORT d[2] (856:856:856) (984:984:984))
        (PORT d[3] (938:938:938) (1083:1083:1083))
        (PORT d[4] (1062:1062:1062) (1232:1232:1232))
        (PORT d[5] (692:692:692) (819:819:819))
        (PORT d[6] (994:994:994) (1181:1181:1181))
        (PORT d[7] (1009:1009:1009) (1189:1189:1189))
        (PORT d[8] (978:978:978) (1141:1141:1141))
        (PORT d[9] (1050:1050:1050) (1220:1220:1220))
        (PORT d[10] (838:838:838) (961:961:961))
        (PORT d[11] (848:848:848) (1013:1013:1013))
        (PORT d[12] (969:969:969) (1142:1142:1142))
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT stall (1430:1430:1430) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT d[0] (670:670:670) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (518:518:518))
        (PORT datab (184:184:184) (245:245:245))
        (PORT datac (875:875:875) (991:991:991))
        (PORT datad (900:900:900) (1028:1028:1028))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (921:921:921) (1093:1093:1093))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2126:2126:2126))
        (PORT d[1] (1532:1532:1532) (1740:1740:1740))
        (PORT d[2] (1100:1100:1100) (1298:1298:1298))
        (PORT d[3] (1936:1936:1936) (2191:2191:2191))
        (PORT d[4] (1848:1848:1848) (2102:2102:2102))
        (PORT d[5] (1992:1992:1992) (2315:2315:2315))
        (PORT d[6] (1954:1954:1954) (2277:2277:2277))
        (PORT d[7] (1738:1738:1738) (2051:2051:2051))
        (PORT d[8] (1653:1653:1653) (1922:1922:1922))
        (PORT d[9] (1991:1991:1991) (2298:2298:2298))
        (PORT d[10] (1950:1950:1950) (2284:2284:2284))
        (PORT d[11] (1616:1616:1616) (1866:1866:1866))
        (PORT d[12] (2266:2266:2266) (2616:2616:2616))
        (PORT clk (1230:1230:1230) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1122:1122:1122))
        (PORT clk (1230:1230:1230) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1253:1253:1253))
        (PORT d[0] (1304:1304:1304) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (898:898:898) (1057:1057:1057))
        (PORT d[1] (1178:1178:1178) (1366:1366:1366))
        (PORT d[2] (1169:1169:1169) (1315:1315:1315))
        (PORT d[3] (1209:1209:1209) (1422:1422:1422))
        (PORT d[4] (968:968:968) (1119:1119:1119))
        (PORT d[5] (1214:1214:1214) (1417:1417:1417))
        (PORT d[6] (1161:1161:1161) (1351:1351:1351))
        (PORT d[7] (1178:1178:1178) (1368:1368:1368))
        (PORT d[8] (1052:1052:1052) (1232:1232:1232))
        (PORT d[9] (1200:1200:1200) (1412:1412:1412))
        (PORT d[10] (1000:1000:1000) (1181:1181:1181))
        (PORT d[11] (1130:1130:1130) (1303:1303:1303))
        (PORT d[12] (1038:1038:1038) (1205:1205:1205))
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (PORT stall (1156:1156:1156) (1053:1053:1053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (PORT d[0] (826:826:826) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1201:1201:1201))
        (PORT clk (1223:1223:1223) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1302:1302:1302))
        (PORT d[1] (915:915:915) (1066:1066:1066))
        (PORT d[2] (1696:1696:1696) (2003:2003:2003))
        (PORT d[3] (1361:1361:1361) (1559:1559:1559))
        (PORT d[4] (2182:2182:2182) (2493:2493:2493))
        (PORT d[5] (2256:2256:2256) (2647:2647:2647))
        (PORT d[6] (1134:1134:1134) (1328:1328:1328))
        (PORT d[7] (2149:2149:2149) (2522:2522:2522))
        (PORT d[8] (1645:1645:1645) (1918:1918:1918))
        (PORT d[9] (2736:2736:2736) (3187:3187:3187))
        (PORT d[10] (1414:1414:1414) (1639:1639:1639))
        (PORT d[11] (1092:1092:1092) (1278:1278:1278))
        (PORT d[12] (1210:1210:1210) (1394:1394:1394))
        (PORT clk (1221:1221:1221) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (775:775:775))
        (PORT clk (1221:1221:1221) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1243:1243:1243))
        (PORT d[0] (1003:1003:1003) (1068:1068:1068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1392:1392:1392))
        (PORT d[1] (912:912:912) (1078:1078:1078))
        (PORT d[2] (1003:1003:1003) (1164:1164:1164))
        (PORT d[3] (1014:1014:1014) (1178:1178:1178))
        (PORT d[4] (1018:1018:1018) (1196:1196:1196))
        (PORT d[5] (931:931:931) (1057:1057:1057))
        (PORT d[6] (977:977:977) (1114:1114:1114))
        (PORT d[7] (957:957:957) (1110:1110:1110))
        (PORT d[8] (955:955:955) (1117:1117:1117))
        (PORT d[9] (919:919:919) (1061:1061:1061))
        (PORT d[10] (1078:1078:1078) (1257:1257:1257))
        (PORT d[11] (951:951:951) (1075:1075:1075))
        (PORT d[12] (855:855:855) (995:995:995))
        (PORT clk (1180:1180:1180) (1202:1202:1202))
        (PORT stall (973:973:973) (911:911:911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1202:1202:1202))
        (PORT d[0] (527:527:527) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (516:516:516))
        (PORT datab (185:185:185) (246:246:246))
        (PORT datac (731:731:731) (847:847:847))
        (PORT datad (525:525:525) (598:598:598))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (1022:1022:1022))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1320:1320:1320))
        (PORT d[1] (930:930:930) (1085:1085:1085))
        (PORT d[2] (1686:1686:1686) (1988:1988:1988))
        (PORT d[3] (1358:1358:1358) (1558:1558:1558))
        (PORT d[4] (2181:2181:2181) (2492:2492:2492))
        (PORT d[5] (972:972:972) (1136:1136:1136))
        (PORT d[6] (1140:1140:1140) (1336:1336:1336))
        (PORT d[7] (1989:1989:1989) (2338:2338:2338))
        (PORT d[8] (1471:1471:1471) (1715:1715:1715))
        (PORT d[9] (2713:2713:2713) (3158:3158:3158))
        (PORT d[10] (1365:1365:1365) (1602:1602:1602))
        (PORT d[11] (1311:1311:1311) (1539:1539:1539))
        (PORT d[12] (1230:1230:1230) (1420:1420:1420))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (752:752:752) (818:818:818))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1240:1240:1240))
        (PORT d[0] (1036:1036:1036) (1111:1111:1111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1183:1183:1183))
        (PORT d[1] (1091:1091:1091) (1282:1282:1282))
        (PORT d[2] (860:860:860) (1002:1002:1002))
        (PORT d[3] (897:897:897) (1052:1052:1052))
        (PORT d[4] (1001:1001:1001) (1173:1173:1173))
        (PORT d[5] (935:935:935) (1070:1070:1070))
        (PORT d[6] (950:950:950) (1079:1079:1079))
        (PORT d[7] (979:979:979) (1140:1140:1140))
        (PORT d[8] (946:946:946) (1103:1103:1103))
        (PORT d[9] (912:912:912) (1049:1049:1049))
        (PORT d[10] (1050:1050:1050) (1231:1231:1231))
        (PORT d[11] (980:980:980) (1114:1114:1114))
        (PORT d[12] (900:900:900) (1024:1024:1024))
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT stall (1038:1038:1038) (968:968:968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT d[0] (532:532:532) (592:592:592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (2054:2054:2054))
        (PORT clk (1235:1235:1235) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1373:1373:1373))
        (PORT d[1] (805:805:805) (952:952:952))
        (PORT d[2] (2065:2065:2065) (2417:2417:2417))
        (PORT d[3] (917:917:917) (1072:1072:1072))
        (PORT d[4] (1102:1102:1102) (1285:1285:1285))
        (PORT d[5] (1820:1820:1820) (2119:2119:2119))
        (PORT d[6] (912:912:912) (1062:1062:1062))
        (PORT d[7] (1322:1322:1322) (1526:1526:1526))
        (PORT d[8] (1748:1748:1748) (2058:2058:2058))
        (PORT d[9] (948:948:948) (1109:1109:1109))
        (PORT d[10] (2170:2170:2170) (2540:2540:2540))
        (PORT d[11] (1131:1131:1131) (1322:1322:1322))
        (PORT d[12] (1212:1212:1212) (1402:1402:1402))
        (PORT clk (1233:1233:1233) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1029:1029:1029))
        (PORT clk (1233:1233:1233) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1255:1255:1255))
        (PORT d[0] (1226:1226:1226) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1050:1050:1050))
        (PORT d[1] (1034:1034:1034) (1188:1188:1188))
        (PORT d[2] (879:879:879) (1009:1009:1009))
        (PORT d[3] (804:804:804) (939:939:939))
        (PORT d[4] (976:976:976) (1146:1146:1146))
        (PORT d[5] (1055:1055:1055) (1216:1216:1216))
        (PORT d[6] (1048:1048:1048) (1205:1205:1205))
        (PORT d[7] (916:916:916) (1057:1057:1057))
        (PORT d[8] (902:902:902) (1036:1036:1036))
        (PORT d[9] (921:921:921) (1060:1060:1060))
        (PORT d[10] (1001:1001:1001) (1149:1149:1149))
        (PORT d[11] (951:951:951) (1101:1101:1101))
        (PORT d[12] (935:935:935) (1082:1082:1082))
        (PORT clk (1192:1192:1192) (1214:1214:1214))
        (PORT stall (1269:1269:1269) (1146:1146:1146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1214:1214:1214))
        (PORT d[0] (699:699:699) (778:778:778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (513:513:513))
        (PORT datab (188:188:188) (249:249:249))
        (PORT datac (518:518:518) (586:586:586))
        (PORT datad (694:694:694) (786:786:786))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (474:474:474))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (471:471:471))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (363:363:363))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1055:1055:1055))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (475:475:475) (518:518:518))
        (PORT sload (913:913:913) (1018:1018:1018))
        (PORT ena (931:931:931) (1014:1014:1014))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (504:504:504))
        (PORT datab (321:321:321) (386:386:386))
        (PORT datac (346:346:346) (414:414:414))
        (PORT datad (511:511:511) (598:598:598))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (282:282:282))
        (PORT datab (523:523:523) (624:624:624))
        (PORT datac (279:279:279) (323:323:323))
        (PORT datad (369:369:369) (420:420:420))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (222:222:222))
        (PORT datab (144:144:144) (178:178:178))
        (PORT datac (310:310:310) (363:363:363))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (213:213:213))
        (PORT datab (521:521:521) (621:621:621))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1280:1280:1280))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (815:815:815) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (283:283:283))
        (PORT datab (220:220:220) (278:278:278))
        (PORT datac (343:343:343) (401:401:401))
        (PORT datad (369:369:369) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (445:445:445))
        (PORT datab (339:339:339) (410:410:410))
        (PORT datac (481:481:481) (573:573:573))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (220:220:220))
        (PORT datab (143:143:143) (177:177:177))
        (PORT datac (307:307:307) (352:352:352))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (221:221:221))
        (PORT datab (812:812:812) (953:953:953))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1280:1280:1280))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (815:815:815) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (683:683:683))
        (PORT datab (2046:2046:2046) (2316:2316:2316))
        (PORT datad (903:903:903) (1027:1027:1027))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1278:1278:1278))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1053:1053:1053))
        (PORT asdata (497:497:497) (562:562:562))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1445:1445:1445))
        (PORT clk (1196:1196:1196) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1698:1698:1698))
        (PORT d[1] (1678:1678:1678) (1971:1971:1971))
        (PORT d[2] (1704:1704:1704) (2010:2010:2010))
        (PORT d[3] (1981:1981:1981) (2268:2268:2268))
        (PORT d[4] (1629:1629:1629) (1902:1902:1902))
        (PORT d[5] (1135:1135:1135) (1341:1341:1341))
        (PORT d[6] (2236:2236:2236) (2596:2596:2596))
        (PORT d[7] (1308:1308:1308) (1545:1545:1545))
        (PORT d[8] (1181:1181:1181) (1403:1403:1403))
        (PORT d[9] (1674:1674:1674) (1922:1922:1922))
        (PORT d[10] (1599:1599:1599) (1824:1824:1824))
        (PORT d[11] (1922:1922:1922) (2232:2232:2232))
        (PORT d[12] (2610:2610:2610) (3025:3025:3025))
        (PORT clk (1194:1194:1194) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1460:1460:1460))
        (PORT clk (1194:1194:1194) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1216:1216:1216))
        (PORT d[0] (1598:1598:1598) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1461:1461:1461))
        (PORT d[1] (1329:1329:1329) (1569:1569:1569))
        (PORT d[2] (1273:1273:1273) (1482:1482:1482))
        (PORT d[3] (1158:1158:1158) (1322:1322:1322))
        (PORT d[4] (1169:1169:1169) (1388:1388:1388))
        (PORT d[5] (1232:1232:1232) (1433:1433:1433))
        (PORT d[6] (1178:1178:1178) (1378:1378:1378))
        (PORT d[7] (1246:1246:1246) (1480:1480:1480))
        (PORT d[8] (1271:1271:1271) (1446:1446:1446))
        (PORT d[9] (1023:1023:1023) (1174:1174:1174))
        (PORT d[10] (1168:1168:1168) (1369:1369:1369))
        (PORT d[11] (1306:1306:1306) (1517:1517:1517))
        (PORT d[12] (1215:1215:1215) (1423:1423:1423))
        (PORT clk (1153:1153:1153) (1175:1175:1175))
        (PORT stall (1407:1407:1407) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1175:1175:1175))
        (PORT d[0] (895:895:895) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1613:1613:1613))
        (PORT clk (1197:1197:1197) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1593:1593:1593))
        (PORT d[1] (1972:1972:1972) (2329:2329:2329))
        (PORT d[2] (1292:1292:1292) (1516:1516:1516))
        (PORT d[3] (2688:2688:2688) (3117:3117:3117))
        (PORT d[4] (1443:1443:1443) (1651:1651:1651))
        (PORT d[5] (1759:1759:1759) (2090:2090:2090))
        (PORT d[6] (1791:1791:1791) (2043:2043:2043))
        (PORT d[7] (2007:2007:2007) (2351:2351:2351))
        (PORT d[8] (1611:1611:1611) (1893:1893:1893))
        (PORT d[9] (2584:2584:2584) (2986:2986:2986))
        (PORT d[10] (1657:1657:1657) (1919:1919:1919))
        (PORT d[11] (2225:2225:2225) (2590:2590:2590))
        (PORT d[12] (2199:2199:2199) (2551:2551:2551))
        (PORT clk (1195:1195:1195) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1351:1351:1351))
        (PORT clk (1195:1195:1195) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1218:1218:1218))
        (PORT d[0] (1525:1525:1525) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1436:1436:1436))
        (PORT d[1] (1287:1287:1287) (1527:1527:1527))
        (PORT d[2] (1109:1109:1109) (1267:1267:1267))
        (PORT d[3] (1222:1222:1222) (1397:1397:1397))
        (PORT d[4] (1105:1105:1105) (1297:1297:1297))
        (PORT d[5] (1074:1074:1074) (1251:1251:1251))
        (PORT d[6] (1256:1256:1256) (1474:1474:1474))
        (PORT d[7] (1238:1238:1238) (1436:1436:1436))
        (PORT d[8] (1187:1187:1187) (1367:1367:1367))
        (PORT d[9] (1310:1310:1310) (1517:1517:1517))
        (PORT d[10] (1261:1261:1261) (1468:1468:1468))
        (PORT d[11] (1291:1291:1291) (1471:1471:1471))
        (PORT d[12] (1116:1116:1116) (1327:1327:1327))
        (PORT clk (1154:1154:1154) (1177:1177:1177))
        (PORT stall (1309:1309:1309) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1177:1177:1177))
        (PORT d[0] (982:982:982) (1074:1074:1074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (568:568:568))
        (PORT datab (861:861:861) (1001:1001:1001))
        (PORT datac (534:534:534) (648:648:648))
        (PORT datad (904:904:904) (1055:1055:1055))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1598:1598:1598))
        (PORT clk (1187:1187:1187) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1894:1894:1894))
        (PORT d[1] (1996:1996:1996) (2355:2355:2355))
        (PORT d[2] (1364:1364:1364) (1613:1613:1613))
        (PORT d[3] (2686:2686:2686) (3117:3117:3117))
        (PORT d[4] (1421:1421:1421) (1621:1621:1621))
        (PORT d[5] (1790:1790:1790) (2129:2129:2129))
        (PORT d[6] (1625:1625:1625) (1855:1855:1855))
        (PORT d[7] (2017:2017:2017) (2355:2355:2355))
        (PORT d[8] (1434:1434:1434) (1692:1692:1692))
        (PORT d[9] (2444:2444:2444) (2826:2826:2826))
        (PORT d[10] (1478:1478:1478) (1713:1713:1713))
        (PORT d[11] (2050:2050:2050) (2394:2394:2394))
        (PORT d[12] (2228:2228:2228) (2571:2571:2571))
        (PORT clk (1185:1185:1185) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1279:1279:1279))
        (PORT clk (1185:1185:1185) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1208:1208:1208))
        (PORT d[0] (1365:1365:1365) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1209:1209:1209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1462:1462:1462))
        (PORT d[1] (1266:1266:1266) (1506:1506:1506))
        (PORT d[2] (1232:1232:1232) (1455:1455:1455))
        (PORT d[3] (1208:1208:1208) (1382:1382:1382))
        (PORT d[4] (1154:1154:1154) (1359:1359:1359))
        (PORT d[5] (1086:1086:1086) (1268:1268:1268))
        (PORT d[6] (1226:1226:1226) (1429:1429:1429))
        (PORT d[7] (1203:1203:1203) (1410:1410:1410))
        (PORT d[8] (1190:1190:1190) (1396:1396:1396))
        (PORT d[9] (1303:1303:1303) (1509:1509:1509))
        (PORT d[10] (1339:1339:1339) (1568:1568:1568))
        (PORT d[11] (1347:1347:1347) (1550:1550:1550))
        (PORT d[12] (1147:1147:1147) (1364:1364:1364))
        (PORT clk (1144:1144:1144) (1167:1167:1167))
        (PORT stall (1517:1517:1517) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1167:1167:1167))
        (PORT d[0] (929:929:929) (1055:1055:1055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1974:1974:1974))
        (PORT clk (1221:1221:1221) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1603:1603:1603))
        (PORT d[1] (1416:1416:1416) (1642:1642:1642))
        (PORT d[2] (1332:1332:1332) (1573:1573:1573))
        (PORT d[3] (2389:2389:2389) (2750:2750:2750))
        (PORT d[4] (1611:1611:1611) (1878:1878:1878))
        (PORT d[5] (1338:1338:1338) (1575:1575:1575))
        (PORT d[6] (2121:2121:2121) (2456:2456:2456))
        (PORT d[7] (1493:1493:1493) (1763:1763:1763))
        (PORT d[8] (1366:1366:1366) (1611:1611:1611))
        (PORT d[9] (1301:1301:1301) (1496:1496:1496))
        (PORT d[10] (1613:1613:1613) (1842:1842:1842))
        (PORT d[11] (1737:1737:1737) (2021:2021:2021))
        (PORT d[12] (2956:2956:2956) (3419:3419:3419))
        (PORT clk (1219:1219:1219) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1470:1470:1470))
        (PORT clk (1219:1219:1219) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1241:1241:1241))
        (PORT d[0] (1594:1594:1594) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1469:1469:1469))
        (PORT d[1] (1174:1174:1174) (1395:1395:1395))
        (PORT d[2] (1106:1106:1106) (1303:1303:1303))
        (PORT d[3] (1143:1143:1143) (1303:1303:1303))
        (PORT d[4] (1187:1187:1187) (1407:1407:1407))
        (PORT d[5] (1169:1169:1169) (1361:1361:1361))
        (PORT d[6] (1187:1187:1187) (1392:1392:1392))
        (PORT d[7] (1220:1220:1220) (1445:1445:1445))
        (PORT d[8] (1112:1112:1112) (1299:1299:1299))
        (PORT d[9] (1230:1230:1230) (1437:1437:1437))
        (PORT d[10] (1147:1147:1147) (1344:1344:1344))
        (PORT d[11] (1172:1172:1172) (1333:1333:1333))
        (PORT d[12] (1057:1057:1057) (1243:1243:1243))
        (PORT clk (1178:1178:1178) (1200:1200:1200))
        (PORT stall (1574:1574:1574) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1200:1200:1200))
        (PORT d[0] (865:865:865) (992:992:992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (567:567:567))
        (PORT datab (553:553:553) (669:669:669))
        (PORT datac (947:947:947) (1080:1080:1080))
        (PORT datad (962:962:962) (1120:1120:1120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1568:1568:1568))
        (PORT clk (1202:1202:1202) (1223:1223:1223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1837:1837:1837))
        (PORT d[1] (2121:2121:2121) (2494:2494:2494))
        (PORT d[2] (1283:1283:1283) (1509:1509:1509))
        (PORT d[3] (2405:2405:2405) (2791:2791:2791))
        (PORT d[4] (1249:1249:1249) (1427:1427:1427))
        (PORT d[5] (1967:1967:1967) (2325:2325:2325))
        (PORT d[6] (1802:1802:1802) (2061:2061:2061))
        (PORT d[7] (2186:2186:2186) (2551:2551:2551))
        (PORT d[8] (1409:1409:1409) (1681:1681:1681))
        (PORT d[9] (2209:2209:2209) (2541:2541:2541))
        (PORT d[10] (1644:1644:1644) (1895:1895:1895))
        (PORT d[11] (2088:2088:2088) (2441:2441:2441))
        (PORT d[12] (2386:2386:2386) (2745:2745:2745))
        (PORT clk (1200:1200:1200) (1221:1221:1221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1254:1254:1254))
        (PORT clk (1200:1200:1200) (1221:1221:1221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (PORT d[0] (1401:1401:1401) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1339:1339:1339))
        (PORT d[1] (1251:1251:1251) (1485:1485:1485))
        (PORT d[2] (1291:1291:1291) (1465:1465:1465))
        (PORT d[3] (1218:1218:1218) (1393:1393:1393))
        (PORT d[4] (1201:1201:1201) (1397:1397:1397))
        (PORT d[5] (1094:1094:1094) (1272:1272:1272))
        (PORT d[6] (1228:1228:1228) (1440:1440:1440))
        (PORT d[7] (1280:1280:1280) (1498:1498:1498))
        (PORT d[8] (1169:1169:1169) (1358:1358:1358))
        (PORT d[9] (1307:1307:1307) (1515:1515:1515))
        (PORT d[10] (1272:1272:1272) (1485:1485:1485))
        (PORT d[11] (1314:1314:1314) (1506:1506:1506))
        (PORT d[12] (1170:1170:1170) (1372:1372:1372))
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (PORT stall (1491:1491:1491) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (PORT d[0] (870:870:870) (992:992:992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1655:1655:1655))
        (PORT clk (1207:1207:1207) (1227:1227:1227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1896:1896:1896))
        (PORT d[1] (1826:1826:1826) (2131:2131:2131))
        (PORT d[2] (1623:1623:1623) (1911:1911:1911))
        (PORT d[3] (2157:2157:2157) (2472:2472:2472))
        (PORT d[4] (1616:1616:1616) (1885:1885:1885))
        (PORT d[5] (1159:1159:1159) (1374:1374:1374))
        (PORT d[6] (1936:1936:1936) (2243:2243:2243))
        (PORT d[7] (1354:1354:1354) (1605:1605:1605))
        (PORT d[8] (1263:1263:1263) (1482:1482:1482))
        (PORT d[9] (1472:1472:1472) (1689:1689:1689))
        (PORT d[10] (2176:2176:2176) (2568:2568:2568))
        (PORT d[11] (2050:2050:2050) (2368:2368:2368))
        (PORT d[12] (2775:2775:2775) (3206:3206:3206))
        (PORT clk (1205:1205:1205) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1327:1327:1327))
        (PORT clk (1205:1205:1205) (1225:1225:1225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1227:1227:1227))
        (PORT d[0] (1464:1464:1464) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1471:1471:1471))
        (PORT d[1] (1144:1144:1144) (1349:1349:1349))
        (PORT d[2] (1274:1274:1274) (1456:1456:1456))
        (PORT d[3] (1304:1304:1304) (1489:1489:1489))
        (PORT d[4] (1113:1113:1113) (1336:1336:1336))
        (PORT d[5] (1273:1273:1273) (1466:1466:1466))
        (PORT d[6] (1191:1191:1191) (1388:1388:1388))
        (PORT d[7] (1208:1208:1208) (1416:1416:1416))
        (PORT d[8] (1278:1278:1278) (1483:1483:1483))
        (PORT d[9] (1258:1258:1258) (1465:1465:1465))
        (PORT d[10] (1176:1176:1176) (1379:1379:1379))
        (PORT d[11] (1363:1363:1363) (1563:1563:1563))
        (PORT d[12] (1226:1226:1226) (1426:1426:1426))
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (PORT stall (1405:1405:1405) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (PORT d[0] (912:912:912) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (569:569:569))
        (PORT datab (552:552:552) (667:667:667))
        (PORT datac (833:833:833) (955:955:955))
        (PORT datad (856:856:856) (997:997:997))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1463:1463:1463))
        (PORT clk (1215:1215:1215) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1990:1990:1990))
        (PORT d[1] (1118:1118:1118) (1294:1294:1294))
        (PORT d[2] (1475:1475:1475) (1745:1745:1745))
        (PORT d[3] (1350:1350:1350) (1543:1543:1543))
        (PORT d[4] (1941:1941:1941) (2206:2206:2206))
        (PORT d[5] (1928:1928:1928) (2274:2274:2274))
        (PORT d[6] (1429:1429:1429) (1662:1662:1662))
        (PORT d[7] (1805:1805:1805) (2128:2128:2128))
        (PORT d[8] (1274:1274:1274) (1515:1515:1515))
        (PORT d[9] (2365:2365:2365) (2756:2756:2756))
        (PORT d[10] (1410:1410:1410) (1634:1634:1634))
        (PORT d[11] (1282:1282:1282) (1505:1505:1505))
        (PORT d[12] (1423:1423:1423) (1643:1643:1643))
        (PORT clk (1213:1213:1213) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1026:1026:1026))
        (PORT clk (1213:1213:1213) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1236:1236:1236))
        (PORT d[0] (1221:1221:1221) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (990:990:990) (1175:1175:1175))
        (PORT d[1] (1088:1088:1088) (1263:1263:1263))
        (PORT d[2] (1066:1066:1066) (1231:1231:1231))
        (PORT d[3] (895:895:895) (1049:1049:1049))
        (PORT d[4] (1007:1007:1007) (1181:1181:1181))
        (PORT d[5] (1097:1097:1097) (1250:1250:1250))
        (PORT d[6] (1099:1099:1099) (1260:1260:1260))
        (PORT d[7] (1047:1047:1047) (1206:1206:1206))
        (PORT d[8] (1114:1114:1114) (1282:1282:1282))
        (PORT d[9] (1094:1094:1094) (1253:1253:1253))
        (PORT d[10] (1238:1238:1238) (1435:1435:1435))
        (PORT d[11] (1133:1133:1133) (1282:1282:1282))
        (PORT d[12] (1057:1057:1057) (1222:1222:1222))
        (PORT clk (1172:1172:1172) (1195:1195:1195))
        (PORT stall (1217:1217:1217) (1118:1118:1118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1195:1195:1195))
        (PORT d[0] (726:726:726) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1957:1957:1957))
        (PORT clk (1218:1218:1218) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2151:2151:2151))
        (PORT d[1] (2574:2574:2574) (2998:2998:2998))
        (PORT d[2] (1713:1713:1713) (2021:2021:2021))
        (PORT d[3] (2153:2153:2153) (2473:2473:2473))
        (PORT d[4] (1599:1599:1599) (1865:1865:1865))
        (PORT d[5] (1329:1329:1329) (1567:1567:1567))
        (PORT d[6] (2120:2120:2120) (2456:2456:2456))
        (PORT d[7] (1506:1506:1506) (1782:1782:1782))
        (PORT d[8] (1353:1353:1353) (1591:1591:1591))
        (PORT d[9] (1497:1497:1497) (1729:1729:1729))
        (PORT d[10] (1332:1332:1332) (1533:1533:1533))
        (PORT d[11] (1766:1766:1766) (2060:2060:2060))
        (PORT d[12] (2687:2687:2687) (3128:3128:3128))
        (PORT clk (1216:1216:1216) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1355:1355:1355))
        (PORT clk (1216:1216:1216) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
        (PORT d[0] (1503:1503:1503) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1489:1489:1489))
        (PORT d[1] (1257:1257:1257) (1494:1494:1494))
        (PORT d[2] (1289:1289:1289) (1497:1497:1497))
        (PORT d[3] (1358:1358:1358) (1579:1579:1579))
        (PORT d[4] (1198:1198:1198) (1422:1422:1422))
        (PORT d[5] (1305:1305:1305) (1514:1514:1514))
        (PORT d[6] (1171:1171:1171) (1371:1371:1371))
        (PORT d[7] (1154:1154:1154) (1351:1351:1351))
        (PORT d[8] (1120:1120:1120) (1307:1307:1307))
        (PORT d[9] (1258:1258:1258) (1475:1475:1475))
        (PORT d[10] (1134:1134:1134) (1328:1328:1328))
        (PORT d[11] (1369:1369:1369) (1579:1579:1579))
        (PORT d[12] (1169:1169:1169) (1364:1364:1364))
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (PORT stall (1556:1556:1556) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (PORT d[0] (863:863:863) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1198:1198:1198))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1198:1198:1198))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1198:1198:1198))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (570:570:570))
        (PORT datab (551:551:551) (667:667:667))
        (PORT datac (853:853:853) (957:957:957))
        (PORT datad (1004:1004:1004) (1144:1144:1144))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (612:612:612))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (518:518:518) (612:612:612))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (208:208:208) (247:247:247))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1055:1055:1055))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (367:367:367) (401:401:401))
        (PORT sload (913:913:913) (1018:1018:1018))
        (PORT ena (931:931:931) (1014:1014:1014))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (857:857:857) (1018:1018:1018))
        (PORT datac (358:358:358) (430:430:430))
        (PORT datad (431:431:431) (508:508:508))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (834:834:834) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1750:1750:1750))
        (PORT clk (1214:1214:1214) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1473:1473:1473))
        (PORT d[1] (1947:1947:1947) (2261:2261:2261))
        (PORT d[2] (1882:1882:1882) (2232:2232:2232))
        (PORT d[3] (1536:1536:1536) (1776:1776:1776))
        (PORT d[4] (2747:2747:2747) (3205:3205:3205))
        (PORT d[5] (1805:1805:1805) (2093:2093:2093))
        (PORT d[6] (1854:1854:1854) (2156:2156:2156))
        (PORT d[7] (2014:2014:2014) (2361:2361:2361))
        (PORT d[8] (1810:1810:1810) (2130:2130:2130))
        (PORT d[9] (2502:2502:2502) (2931:2931:2931))
        (PORT d[10] (1643:1643:1643) (1920:1920:1920))
        (PORT d[11] (2380:2380:2380) (2781:2781:2781))
        (PORT d[12] (3005:3005:3005) (3492:3492:3492))
        (PORT clk (1212:1212:1212) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1233:1233:1233))
        (PORT clk (1212:1212:1212) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1233:1233:1233))
        (PORT d[0] (1404:1404:1404) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1195:1195:1195))
        (PORT d[1] (1106:1106:1106) (1306:1306:1306))
        (PORT d[2] (1063:1063:1063) (1262:1262:1262))
        (PORT d[3] (1310:1310:1310) (1541:1541:1541))
        (PORT d[4] (1045:1045:1045) (1208:1208:1208))
        (PORT d[5] (939:939:939) (1099:1099:1099))
        (PORT d[6] (1152:1152:1152) (1350:1350:1350))
        (PORT d[7] (1176:1176:1176) (1380:1380:1380))
        (PORT d[8] (1229:1229:1229) (1448:1448:1448))
        (PORT d[9] (1215:1215:1215) (1433:1433:1433))
        (PORT d[10] (918:918:918) (1077:1077:1077))
        (PORT d[11] (1032:1032:1032) (1220:1220:1220))
        (PORT d[12] (1170:1170:1170) (1358:1358:1358))
        (PORT clk (1171:1171:1171) (1192:1192:1192))
        (PORT stall (1411:1411:1411) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1192:1192:1192))
        (PORT d[0] (841:841:841) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (2091:2091:2091))
        (PORT clk (1187:1187:1187) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1712:1712:1712))
        (PORT d[1] (1444:1444:1444) (1686:1686:1686))
        (PORT d[2] (1870:1870:1870) (2211:2211:2211))
        (PORT d[3] (1918:1918:1918) (2217:2217:2217))
        (PORT d[4] (2533:2533:2533) (2953:2953:2953))
        (PORT d[5] (2152:2152:2152) (2533:2533:2533))
        (PORT d[6] (1705:1705:1705) (1982:1982:1982))
        (PORT d[7] (1644:1644:1644) (1937:1937:1937))
        (PORT d[8] (1505:1505:1505) (1786:1786:1786))
        (PORT d[9] (2654:2654:2654) (3094:3094:3094))
        (PORT d[10] (1636:1636:1636) (1904:1904:1904))
        (PORT d[11] (2178:2178:2178) (2550:2550:2550))
        (PORT d[12] (2665:2665:2665) (3112:3112:3112))
        (PORT clk (1185:1185:1185) (1204:1204:1204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1231:1231:1231))
        (PORT clk (1185:1185:1185) (1204:1204:1204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1206:1206:1206))
        (PORT d[0] (1395:1395:1395) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1373:1373:1373))
        (PORT d[1] (1153:1153:1153) (1361:1361:1361))
        (PORT d[2] (1257:1257:1257) (1471:1471:1471))
        (PORT d[3] (1316:1316:1316) (1544:1544:1544))
        (PORT d[4] (1188:1188:1188) (1402:1402:1402))
        (PORT d[5] (936:936:936) (1094:1094:1094))
        (PORT d[6] (1140:1140:1140) (1338:1338:1338))
        (PORT d[7] (1199:1199:1199) (1406:1406:1406))
        (PORT d[8] (1113:1113:1113) (1314:1314:1314))
        (PORT d[9] (1185:1185:1185) (1399:1399:1399))
        (PORT d[10] (1117:1117:1117) (1308:1308:1308))
        (PORT d[11] (1285:1285:1285) (1495:1495:1495))
        (PORT d[12] (1164:1164:1164) (1384:1384:1384))
        (PORT clk (1144:1144:1144) (1165:1165:1165))
        (PORT stall (1267:1267:1267) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1165:1165:1165))
        (PORT d[0] (856:856:856) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1166:1166:1166))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1166:1166:1166))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1166:1166:1166))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (731:731:731))
        (PORT datab (840:840:840) (988:988:988))
        (PORT datac (803:803:803) (916:916:916))
        (PORT datad (1007:1007:1007) (1170:1170:1170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1988:1988:1988))
        (PORT clk (1234:1234:1234) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1880:1880:1880))
        (PORT d[1] (1406:1406:1406) (1640:1640:1640))
        (PORT d[2] (1722:1722:1722) (2030:2030:2030))
        (PORT d[3] (1682:1682:1682) (1932:1932:1932))
        (PORT d[4] (2393:2393:2393) (2788:2788:2788))
        (PORT d[5] (1757:1757:1757) (2082:2082:2082))
        (PORT d[6] (1657:1657:1657) (1922:1922:1922))
        (PORT d[7] (1916:1916:1916) (2241:2241:2241))
        (PORT d[8] (2037:2037:2037) (2396:2396:2396))
        (PORT d[9] (2723:2723:2723) (3192:3192:3192))
        (PORT d[10] (2170:2170:2170) (2544:2544:2544))
        (PORT d[11] (2851:2851:2851) (3329:3329:3329))
        (PORT d[12] (3207:3207:3207) (3728:3728:3728))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1327:1327:1327))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1255:1255:1255))
        (PORT d[0] (1480:1480:1480) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1387:1387:1387))
        (PORT d[1] (1118:1118:1118) (1295:1295:1295))
        (PORT d[2] (1250:1250:1250) (1463:1463:1463))
        (PORT d[3] (1145:1145:1145) (1340:1340:1340))
        (PORT d[4] (1181:1181:1181) (1359:1359:1359))
        (PORT d[5] (898:898:898) (1042:1042:1042))
        (PORT d[6] (1192:1192:1192) (1364:1364:1364))
        (PORT d[7] (1244:1244:1244) (1431:1431:1431))
        (PORT d[8] (1098:1098:1098) (1267:1267:1267))
        (PORT d[9] (1145:1145:1145) (1335:1335:1335))
        (PORT d[10] (1170:1170:1170) (1362:1362:1362))
        (PORT d[11] (1060:1060:1060) (1257:1257:1257))
        (PORT d[12] (1163:1163:1163) (1352:1352:1352))
        (PORT clk (1191:1191:1191) (1214:1214:1214))
        (PORT stall (1340:1340:1340) (1210:1210:1210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1214:1214:1214))
        (PORT d[0] (892:892:892) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1546:1546:1546))
        (PORT clk (1213:1213:1213) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (2102:2102:2102))
        (PORT d[1] (1884:1884:1884) (2215:2215:2215))
        (PORT d[2] (1472:1472:1472) (1732:1732:1732))
        (PORT d[3] (2813:2813:2813) (3241:3241:3241))
        (PORT d[4] (1889:1889:1889) (2149:2149:2149))
        (PORT d[5] (1659:1659:1659) (1960:1960:1960))
        (PORT d[6] (1726:1726:1726) (2011:2011:2011))
        (PORT d[7] (1587:1587:1587) (1878:1878:1878))
        (PORT d[8] (1088:1088:1088) (1276:1276:1276))
        (PORT d[9] (1992:1992:1992) (2321:2321:2321))
        (PORT d[10] (1391:1391:1391) (1621:1621:1621))
        (PORT d[11] (1871:1871:1871) (2188:2188:2188))
        (PORT d[12] (2050:2050:2050) (2375:2375:2375))
        (PORT clk (1211:1211:1211) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1280:1280:1280))
        (PORT clk (1211:1211:1211) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1233:1233:1233))
        (PORT d[0] (1434:1434:1434) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1436:1436:1436))
        (PORT d[1] (1188:1188:1188) (1402:1402:1402))
        (PORT d[2] (1290:1290:1290) (1502:1502:1502))
        (PORT d[3] (1232:1232:1232) (1448:1448:1448))
        (PORT d[4] (1011:1011:1011) (1175:1175:1175))
        (PORT d[5] (1251:1251:1251) (1443:1443:1443))
        (PORT d[6] (1275:1275:1275) (1482:1482:1482))
        (PORT d[7] (1293:1293:1293) (1506:1506:1506))
        (PORT d[8] (1302:1302:1302) (1523:1523:1523))
        (PORT d[9] (1194:1194:1194) (1398:1398:1398))
        (PORT d[10] (1326:1326:1326) (1544:1544:1544))
        (PORT d[11] (1239:1239:1239) (1434:1434:1434))
        (PORT d[12] (965:965:965) (1140:1140:1140))
        (PORT clk (1170:1170:1170) (1192:1192:1192))
        (PORT stall (1456:1456:1456) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1192:1192:1192))
        (PORT d[0] (907:907:907) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (472:472:472))
        (PORT datab (911:911:911) (1053:1053:1053))
        (PORT datac (593:593:593) (705:705:705))
        (PORT datad (1090:1090:1090) (1267:1267:1267))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (1062:1062:1062))
        (PORT clk (1241:1241:1241) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1500:1500:1500))
        (PORT d[1] (655:655:655) (784:784:784))
        (PORT d[2] (2085:2085:2085) (2447:2447:2447))
        (PORT d[3] (917:917:917) (1074:1074:1074))
        (PORT d[4] (1238:1238:1238) (1442:1442:1442))
        (PORT d[5] (1817:1817:1817) (2112:2112:2112))
        (PORT d[6] (911:911:911) (1061:1061:1061))
        (PORT d[7] (763:763:763) (895:895:895))
        (PORT d[8] (938:938:938) (1094:1094:1094))
        (PORT d[9] (928:928:928) (1081:1081:1081))
        (PORT d[10] (2347:2347:2347) (2764:2764:2764))
        (PORT d[11] (1113:1113:1113) (1295:1295:1295))
        (PORT d[12] (1210:1210:1210) (1403:1403:1403))
        (PORT clk (1239:1239:1239) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (987:987:987))
        (PORT clk (1239:1239:1239) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1262:1262:1262))
        (PORT d[0] (1198:1198:1198) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (901:901:901))
        (PORT d[1] (911:911:911) (1057:1057:1057))
        (PORT d[2] (733:733:733) (848:848:848))
        (PORT d[3] (587:587:587) (685:685:685))
        (PORT d[4] (812:812:812) (939:939:939))
        (PORT d[5] (807:807:807) (935:935:935))
        (PORT d[6] (900:900:900) (1039:1039:1039))
        (PORT d[7] (792:792:792) (922:922:922))
        (PORT d[8] (907:907:907) (1046:1046:1046))
        (PORT d[9] (742:742:742) (854:854:854))
        (PORT d[10] (985:985:985) (1134:1134:1134))
        (PORT d[11] (772:772:772) (898:898:898))
        (PORT d[12] (906:906:906) (1041:1041:1041))
        (PORT clk (1198:1198:1198) (1221:1221:1221))
        (PORT stall (1203:1203:1203) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1221:1221:1221))
        (PORT d[0] (681:681:681) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1367:1367:1367))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1806:1806:1806))
        (PORT d[1] (1596:1596:1596) (1866:1866:1866))
        (PORT d[2] (1325:1325:1325) (1578:1578:1578))
        (PORT d[3] (1363:1363:1363) (1558:1558:1558))
        (PORT d[4] (1797:1797:1797) (2047:2047:2047))
        (PORT d[5] (2059:2059:2059) (2420:2420:2420))
        (PORT d[6] (1590:1590:1590) (1841:1841:1841))
        (PORT d[7] (1796:1796:1796) (2119:2119:2119))
        (PORT d[8] (1419:1419:1419) (1675:1675:1675))
        (PORT d[9] (2644:2644:2644) (3079:3079:3079))
        (PORT d[10] (1539:1539:1539) (1796:1796:1796))
        (PORT d[11] (1477:1477:1477) (1726:1726:1726))
        (PORT d[12] (1421:1421:1421) (1641:1641:1641))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1223:1223:1223))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1240:1240:1240))
        (PORT d[0] (1394:1394:1394) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1346:1346:1346))
        (PORT d[1] (1080:1080:1080) (1258:1258:1258))
        (PORT d[2] (1211:1211:1211) (1401:1401:1401))
        (PORT d[3] (1044:1044:1044) (1203:1203:1203))
        (PORT d[4] (1008:1008:1008) (1182:1182:1182))
        (PORT d[5] (933:933:933) (1064:1064:1064))
        (PORT d[6] (883:883:883) (1022:1022:1022))
        (PORT d[7] (1134:1134:1134) (1307:1307:1307))
        (PORT d[8] (1114:1114:1114) (1304:1304:1304))
        (PORT d[9] (1108:1108:1108) (1273:1273:1273))
        (PORT d[10] (1145:1145:1145) (1289:1289:1289))
        (PORT d[11] (1186:1186:1186) (1368:1368:1368))
        (PORT d[12] (885:885:885) (1031:1031:1031))
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT stall (1186:1186:1186) (1095:1095:1095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT d[0] (727:727:727) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (727:727:727))
        (PORT datab (841:841:841) (988:988:988))
        (PORT datac (798:798:798) (901:901:901))
        (PORT datad (759:759:759) (857:857:857))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1272:1272:1272))
        (PORT clk (1214:1214:1214) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (961:961:961))
        (PORT d[1] (1041:1041:1041) (1231:1231:1231))
        (PORT d[2] (1749:1749:1749) (2057:2057:2057))
        (PORT d[3] (1105:1105:1105) (1292:1292:1292))
        (PORT d[4] (2088:2088:2088) (2430:2430:2430))
        (PORT d[5] (1458:1458:1458) (1705:1705:1705))
        (PORT d[6] (1100:1100:1100) (1276:1276:1276))
        (PORT d[7] (1091:1091:1091) (1261:1261:1261))
        (PORT d[8] (1573:1573:1573) (1860:1860:1860))
        (PORT d[9] (1157:1157:1157) (1351:1351:1351))
        (PORT d[10] (2139:2139:2139) (2544:2544:2544))
        (PORT d[11] (2167:2167:2167) (2532:2532:2532))
        (PORT d[12] (1675:1675:1675) (1948:1948:1948))
        (PORT clk (1212:1212:1212) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1146:1146:1146))
        (PORT clk (1212:1212:1212) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1233:1233:1233))
        (PORT d[0] (1325:1325:1325) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1293:1293:1293))
        (PORT d[1] (1168:1168:1168) (1343:1343:1343))
        (PORT d[2] (960:960:960) (1136:1136:1136))
        (PORT d[3] (990:990:990) (1149:1149:1149))
        (PORT d[4] (1002:1002:1002) (1184:1184:1184))
        (PORT d[5] (1109:1109:1109) (1287:1287:1287))
        (PORT d[6] (1005:1005:1005) (1165:1165:1165))
        (PORT d[7] (1085:1085:1085) (1244:1244:1244))
        (PORT d[8] (881:881:881) (1031:1031:1031))
        (PORT d[9] (1104:1104:1104) (1265:1265:1265))
        (PORT d[10] (1143:1143:1143) (1304:1304:1304))
        (PORT d[11] (1045:1045:1045) (1221:1221:1221))
        (PORT d[12] (1265:1265:1265) (1452:1452:1452))
        (PORT clk (1171:1171:1171) (1192:1192:1192))
        (PORT stall (1122:1122:1122) (1013:1013:1013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1192:1192:1192))
        (PORT d[0] (715:715:715) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1699:1699:1699))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1913:1913:1913))
        (PORT d[1] (2282:2282:2282) (2668:2668:2668))
        (PORT d[2] (1705:1705:1705) (2010:2010:2010))
        (PORT d[3] (2376:2376:2376) (2710:2710:2710))
        (PORT d[4] (1370:1370:1370) (1562:1562:1562))
        (PORT d[5] (1800:1800:1800) (2108:2108:2108))
        (PORT d[6] (1939:1939:1939) (2261:2261:2261))
        (PORT d[7] (1543:1543:1543) (1826:1826:1826))
        (PORT d[8] (1402:1402:1402) (1639:1639:1639))
        (PORT d[9] (2114:2114:2114) (2450:2450:2450))
        (PORT d[10] (1713:1713:1713) (1999:1999:1999))
        (PORT d[11] (2078:2078:2078) (2434:2434:2434))
        (PORT d[12] (2258:2258:2258) (2615:2615:2615))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (1106:1106:1106))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
        (PORT d[0] (1256:1256:1256) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1102:1102:1102))
        (PORT d[1] (1156:1156:1156) (1372:1372:1372))
        (PORT d[2] (1219:1219:1219) (1423:1423:1423))
        (PORT d[3] (1260:1260:1260) (1476:1476:1476))
        (PORT d[4] (1122:1122:1122) (1295:1295:1295))
        (PORT d[5] (1196:1196:1196) (1390:1390:1390))
        (PORT d[6] (1084:1084:1084) (1270:1270:1270))
        (PORT d[7] (1238:1238:1238) (1444:1444:1444))
        (PORT d[8] (1099:1099:1099) (1292:1292:1292))
        (PORT d[9] (1226:1226:1226) (1428:1428:1428))
        (PORT d[10] (1171:1171:1171) (1374:1374:1374))
        (PORT d[11] (1277:1277:1277) (1486:1486:1486))
        (PORT d[12] (1121:1121:1121) (1322:1322:1322))
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT stall (1169:1169:1169) (1059:1059:1059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT d[0] (824:824:824) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (734:734:734))
        (PORT datab (840:840:840) (988:988:988))
        (PORT datac (901:901:901) (1030:1030:1030))
        (PORT datad (740:740:740) (856:856:856))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (508:508:508))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (421:421:421) (510:510:510))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (320:320:320) (376:376:376))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (365:365:365) (399:399:399))
        (PORT sload (811:811:811) (913:913:913))
        (PORT ena (922:922:922) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (206:206:206))
        (PORT datab (532:532:532) (613:613:613))
        (PORT datac (525:525:525) (607:607:607))
        (PORT datad (510:510:510) (578:578:578))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (389:389:389))
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (454:454:454))
        (PORT datab (760:760:760) (875:875:875))
        (PORT datac (559:559:559) (644:644:644))
        (PORT datad (534:534:534) (618:618:618))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (867:867:867))
        (PORT datab (342:342:342) (410:410:410))
        (PORT datac (557:557:557) (642:642:642))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (423:423:423))
        (PORT datab (330:330:330) (378:378:378))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (313:313:313) (361:361:361))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (426:426:426))
        (PORT datab (706:706:706) (830:830:830))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (457:457:457))
        (PORT datab (187:187:187) (225:225:225))
        (PORT datac (314:314:314) (362:362:362))
        (PORT datad (171:171:171) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (222:222:222))
        (PORT datab (285:285:285) (326:326:326))
        (PORT datac (322:322:322) (377:377:377))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (210:210:210))
        (PORT datac (332:332:332) (394:394:394))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (335:335:335))
        (PORT datab (289:289:289) (337:337:337))
        (PORT datac (272:272:272) (315:315:315))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffZ\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1279:1279:1279))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1007:1007:1007) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (154:154:154))
        (PORT datab (502:502:502) (599:599:599))
        (PORT datac (414:414:414) (469:469:469))
        (PORT datad (477:477:477) (560:560:560))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (287:287:287))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (758:758:758) (878:878:878))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (563:563:563))
        (PORT datab (308:308:308) (358:358:358))
        (PORT datac (337:337:337) (402:402:402))
        (PORT datad (299:299:299) (339:339:339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (203:203:203))
        (PORT datac (332:332:332) (397:397:397))
        (PORT datad (328:328:328) (395:395:395))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (566:566:566))
        (PORT datab (308:308:308) (354:354:354))
        (PORT datac (472:472:472) (564:564:564))
        (PORT datad (444:444:444) (522:522:522))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (362:362:362) (441:441:441))
        (PORT datac (263:263:263) (304:304:304))
        (PORT datad (668:668:668) (752:752:752))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|WideOr0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (611:611:611))
        (PORT datab (240:240:240) (307:307:307))
        (PORT datac (637:637:637) (760:760:760))
        (PORT datad (113:113:113) (134:134:134))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (308:308:308) (357:357:357))
        (PORT datad (348:348:348) (427:427:427))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (423:423:423))
        (PORT datab (257:257:257) (327:327:327))
        (PORT datad (243:243:243) (312:312:312))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (286:286:286))
        (PORT datad (297:297:297) (341:341:341))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (456:456:456))
        (PORT datab (652:652:652) (775:775:775))
        (PORT datad (110:110:110) (130:130:130))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (512:512:512))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (294:294:294) (340:340:340))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (243:243:243))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (925:925:925) (1050:1050:1050))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (549:549:549))
        (PORT datab (203:203:203) (241:241:241))
        (PORT datac (474:474:474) (566:566:566))
        (PORT datad (106:106:106) (130:130:130))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (308:308:308))
        (PORT datab (324:324:324) (392:392:392))
        (PORT datac (136:136:136) (182:182:182))
        (PORT datad (102:102:102) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (286:286:286) (328:328:328))
        (PORT datad (317:317:317) (363:363:363))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (314:314:314))
        (PORT datab (239:239:239) (300:300:300))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (402:402:402))
        (PORT datac (309:309:309) (365:365:365))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (481:481:481))
        (PORT datac (919:919:919) (1069:1069:1069))
        (PORT datad (373:373:373) (434:434:434))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (518:518:518))
        (PORT datac (182:182:182) (216:216:216))
        (PORT datad (361:361:361) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (1065:1065:1065))
        (PORT clk (1238:1238:1238) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1365:1365:1365))
        (PORT d[1] (645:645:645) (769:769:769))
        (PORT d[2] (1926:1926:1926) (2268:2268:2268))
        (PORT d[3] (918:918:918) (1075:1075:1075))
        (PORT d[4] (1215:1215:1215) (1412:1412:1412))
        (PORT d[5] (1821:1821:1821) (2119:2119:2119))
        (PORT d[6] (745:745:745) (873:873:873))
        (PORT d[7] (1327:1327:1327) (1535:1535:1535))
        (PORT d[8] (777:777:777) (909:909:909))
        (PORT d[9] (768:768:768) (905:905:905))
        (PORT d[10] (2161:2161:2161) (2527:2527:2527))
        (PORT d[11] (1124:1124:1124) (1314:1314:1314))
        (PORT d[12] (1194:1194:1194) (1381:1381:1381))
        (PORT clk (1236:1236:1236) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1016:1016:1016))
        (PORT clk (1236:1236:1236) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1258:1258:1258))
        (PORT d[0] (1209:1209:1209) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (1011:1011:1011))
        (PORT d[1] (922:922:922) (1067:1067:1067))
        (PORT d[2] (722:722:722) (833:833:833))
        (PORT d[3] (626:626:626) (732:732:732))
        (PORT d[4] (805:805:805) (938:938:938))
        (PORT d[5] (794:794:794) (917:917:917))
        (PORT d[6] (901:901:901) (1040:1040:1040))
        (PORT d[7] (783:783:783) (910:910:910))
        (PORT d[8] (902:902:902) (1038:1038:1038))
        (PORT d[9] (743:743:743) (855:855:855))
        (PORT d[10] (989:989:989) (1125:1125:1125))
        (PORT d[11] (769:769:769) (894:894:894))
        (PORT d[12] (945:945:945) (1095:1095:1095))
        (PORT clk (1195:1195:1195) (1217:1217:1217))
        (PORT stall (1237:1237:1237) (1124:1124:1124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1217:1217:1217))
        (PORT d[0] (679:679:679) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (2007:2007:2007))
        (PORT clk (1214:1214:1214) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (966:966:966))
        (PORT d[1] (1011:1011:1011) (1188:1188:1188))
        (PORT d[2] (1896:1896:1896) (2222:2222:2222))
        (PORT d[3] (1271:1271:1271) (1479:1479:1479))
        (PORT d[4] (2056:2056:2056) (2390:2390:2390))
        (PORT d[5] (1116:1116:1116) (1318:1318:1318))
        (PORT d[6] (1106:1106:1106) (1283:1283:1283))
        (PORT d[7] (1155:1155:1155) (1343:1343:1343))
        (PORT d[8] (1256:1256:1256) (1505:1505:1505))
        (PORT d[9] (1163:1163:1163) (1354:1354:1354))
        (PORT d[10] (2159:2159:2159) (2549:2549:2549))
        (PORT d[11] (2028:2028:2028) (2372:2372:2372))
        (PORT d[12] (1655:1655:1655) (1923:1923:1923))
        (PORT clk (1212:1212:1212) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1166:1166:1166))
        (PORT clk (1212:1212:1212) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1233:1233:1233))
        (PORT d[0] (1186:1186:1186) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1252:1252:1252))
        (PORT d[1] (1003:1003:1003) (1170:1170:1170))
        (PORT d[2] (971:971:971) (1150:1150:1150))
        (PORT d[3] (998:998:998) (1157:1157:1157))
        (PORT d[4] (1000:1000:1000) (1167:1167:1167))
        (PORT d[5] (962:962:962) (1122:1122:1122))
        (PORT d[6] (1175:1175:1175) (1355:1355:1355))
        (PORT d[7] (1152:1152:1152) (1349:1349:1349))
        (PORT d[8] (935:935:935) (1088:1088:1088))
        (PORT d[9] (1112:1112:1112) (1274:1274:1274))
        (PORT d[10] (1175:1175:1175) (1342:1342:1342))
        (PORT d[11] (1056:1056:1056) (1234:1234:1234))
        (PORT d[12] (1249:1249:1249) (1427:1427:1427))
        (PORT clk (1171:1171:1171) (1192:1192:1192))
        (PORT stall (1296:1296:1296) (1174:1174:1174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1192:1192:1192))
        (PORT d[0] (708:708:708) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (748:748:748))
        (PORT datab (478:478:478) (589:589:589))
        (PORT datac (523:523:523) (593:593:593))
        (PORT datad (847:847:847) (963:963:963))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (1032:1032:1032))
        (PORT clk (1245:1245:1245) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (1119:1119:1119))
        (PORT d[1] (612:612:612) (730:730:730))
        (PORT d[2] (2249:2249:2249) (2628:2628:2628))
        (PORT d[3] (754:754:754) (889:889:889))
        (PORT d[4] (1245:1245:1245) (1448:1448:1448))
        (PORT d[5] (1992:1992:1992) (2311:2311:2311))
        (PORT d[6] (776:776:776) (920:920:920))
        (PORT d[7] (1493:1493:1493) (1718:1718:1718))
        (PORT d[8] (758:758:758) (890:890:890))
        (PORT d[9] (1075:1075:1075) (1252:1252:1252))
        (PORT d[10] (1109:1109:1109) (1269:1269:1269))
        (PORT d[11] (1042:1042:1042) (1217:1217:1217))
        (PORT d[12] (1030:1030:1030) (1192:1192:1192))
        (PORT clk (1243:1243:1243) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (813:813:813))
        (PORT clk (1243:1243:1243) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1265:1265:1265))
        (PORT d[0] (1039:1039:1039) (1106:1106:1106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (866:866:866))
        (PORT d[1] (739:739:739) (864:864:864))
        (PORT d[2] (717:717:717) (821:821:821))
        (PORT d[3] (617:617:617) (724:724:724))
        (PORT d[4] (786:786:786) (918:918:918))
        (PORT d[5] (784:784:784) (909:909:909))
        (PORT d[6] (867:867:867) (1001:1001:1001))
        (PORT d[7] (763:763:763) (893:893:893))
        (PORT d[8] (701:701:701) (804:804:804))
        (PORT d[9] (736:736:736) (851:851:851))
        (PORT d[10] (843:843:843) (970:970:970))
        (PORT d[11] (776:776:776) (906:906:906))
        (PORT d[12] (749:749:749) (871:871:871))
        (PORT clk (1202:1202:1202) (1224:1224:1224))
        (PORT stall (1246:1246:1246) (1144:1144:1144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1224:1224:1224))
        (PORT d[0] (506:506:506) (555:555:555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (733:733:733) (863:863:863))
        (PORT clk (1247:1247:1247) (1269:1269:1269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1145:1145:1145))
        (PORT d[1] (465:465:465) (567:567:567))
        (PORT d[2] (748:748:748) (875:875:875))
        (PORT d[3] (600:600:600) (716:716:716))
        (PORT d[4] (777:777:777) (918:918:918))
        (PORT d[5] (599:599:599) (705:705:705))
        (PORT d[6] (770:770:770) (912:912:912))
        (PORT d[7] (594:594:594) (701:701:701))
        (PORT d[8] (860:860:860) (1006:1006:1006))
        (PORT d[9] (591:591:591) (707:707:707))
        (PORT d[10] (1045:1045:1045) (1214:1214:1214))
        (PORT d[11] (759:759:759) (891:891:891))
        (PORT d[12] (1504:1504:1504) (1733:1733:1733))
        (PORT clk (1245:1245:1245) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (724:724:724) (777:777:777))
        (PORT clk (1245:1245:1245) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
        (PORT d[0] (1008:1008:1008) (1070:1070:1070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (599:599:599) (709:709:709))
        (PORT d[1] (693:693:693) (805:805:805))
        (PORT d[2] (549:549:549) (638:638:638))
        (PORT d[3] (419:419:419) (495:495:495))
        (PORT d[4] (639:639:639) (748:748:748))
        (PORT d[5] (611:611:611) (703:703:703))
        (PORT d[6] (705:705:705) (825:825:825))
        (PORT d[7] (591:591:591) (686:686:686))
        (PORT d[8] (602:602:602) (709:709:709))
        (PORT d[9] (637:637:637) (761:761:761))
        (PORT d[10] (829:829:829) (954:954:954))
        (PORT d[11] (592:592:592) (691:691:691))
        (PORT d[12] (724:724:724) (838:838:838))
        (PORT clk (1204:1204:1204) (1228:1228:1228))
        (PORT stall (1231:1231:1231) (1129:1129:1129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1228:1228:1228))
        (PORT d[0] (496:496:496) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (752:752:752))
        (PORT datab (473:473:473) (583:583:583))
        (PORT datac (356:356:356) (405:405:405))
        (PORT datad (347:347:347) (398:398:398))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2522:2522:2522))
        (PORT clk (1236:1236:1236) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1685:1685:1685))
        (PORT d[1] (1908:1908:1908) (2193:2193:2193))
        (PORT d[2] (1324:1324:1324) (1568:1568:1568))
        (PORT d[3] (1694:1694:1694) (1928:1928:1928))
        (PORT d[4] (1743:1743:1743) (2032:2032:2032))
        (PORT d[5] (1637:1637:1637) (1916:1916:1916))
        (PORT d[6] (2409:2409:2409) (2801:2801:2801))
        (PORT d[7] (1167:1167:1167) (1385:1385:1385))
        (PORT d[8] (997:997:997) (1181:1181:1181))
        (PORT d[9] (1954:1954:1954) (2255:2255:2255))
        (PORT d[10] (1917:1917:1917) (2233:2233:2233))
        (PORT d[11] (1617:1617:1617) (1876:1876:1876))
        (PORT d[12] (2489:2489:2489) (2887:2887:2887))
        (PORT clk (1234:1234:1234) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1413:1413:1413))
        (PORT clk (1234:1234:1234) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1257:1257:1257))
        (PORT d[0] (1390:1390:1390) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1317:1317:1317))
        (PORT d[1] (1244:1244:1244) (1455:1455:1455))
        (PORT d[2] (1065:1065:1065) (1243:1243:1243))
        (PORT d[3] (1118:1118:1118) (1299:1299:1299))
        (PORT d[4] (1076:1076:1076) (1259:1259:1259))
        (PORT d[5] (1036:1036:1036) (1214:1214:1214))
        (PORT d[6] (1005:1005:1005) (1181:1181:1181))
        (PORT d[7] (1207:1207:1207) (1403:1403:1403))
        (PORT d[8] (1108:1108:1108) (1292:1292:1292))
        (PORT d[9] (1040:1040:1040) (1227:1227:1227))
        (PORT d[10] (986:986:986) (1159:1159:1159))
        (PORT d[11] (1205:1205:1205) (1397:1397:1397))
        (PORT d[12] (1236:1236:1236) (1433:1433:1433))
        (PORT clk (1193:1193:1193) (1216:1216:1216))
        (PORT stall (1351:1351:1351) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1216:1216:1216))
        (PORT d[0] (879:879:879) (1002:1002:1002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2911:2911:2911))
        (PORT clk (1240:1240:1240) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2080:2080:2080))
        (PORT d[1] (1851:1851:1851) (2094:2094:2094))
        (PORT d[2] (1131:1131:1131) (1342:1342:1342))
        (PORT d[3] (1671:1671:1671) (1894:1894:1894))
        (PORT d[4] (1930:1930:1930) (2242:2242:2242))
        (PORT d[5] (1803:1803:1803) (2101:2101:2101))
        (PORT d[6] (2592:2592:2592) (3013:3013:3013))
        (PORT d[7] (1530:1530:1530) (1805:1805:1805))
        (PORT d[8] (1148:1148:1148) (1347:1347:1347))
        (PORT d[9] (1823:1823:1823) (2109:2109:2109))
        (PORT d[10] (1764:1764:1764) (2068:2068:2068))
        (PORT d[11] (1445:1445:1445) (1678:1678:1678))
        (PORT d[12] (2664:2664:2664) (3081:3081:3081))
        (PORT clk (1238:1238:1238) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1413:1413:1413))
        (PORT clk (1238:1238:1238) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (PORT d[0] (1547:1547:1547) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1121:1121:1121))
        (PORT d[1] (1157:1157:1157) (1339:1339:1339))
        (PORT d[2] (857:857:857) (1005:1005:1005))
        (PORT d[3] (945:945:945) (1114:1114:1114))
        (PORT d[4] (1008:1008:1008) (1180:1180:1180))
        (PORT d[5] (1049:1049:1049) (1233:1233:1233))
        (PORT d[6] (1008:1008:1008) (1181:1181:1181))
        (PORT d[7] (1240:1240:1240) (1451:1451:1451))
        (PORT d[8] (1100:1100:1100) (1290:1290:1290))
        (PORT d[9] (1121:1121:1121) (1319:1319:1319))
        (PORT d[10] (955:955:955) (1125:1125:1125))
        (PORT d[11] (1045:1045:1045) (1210:1210:1210))
        (PORT d[12] (1257:1257:1257) (1465:1465:1465))
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (PORT stall (1552:1552:1552) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (PORT d[0] (838:838:838) (943:943:943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (745:745:745))
        (PORT datab (483:483:483) (595:595:595))
        (PORT datac (742:742:742) (867:867:867))
        (PORT datad (702:702:702) (822:822:822))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (835:835:835))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1614:1614:1614))
        (PORT clk (1227:1227:1227) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1427:1427:1427))
        (PORT d[1] (1406:1406:1406) (1639:1639:1639))
        (PORT d[2] (1934:1934:1934) (2269:2269:2269))
        (PORT d[3] (1204:1204:1204) (1394:1394:1394))
        (PORT d[4] (2513:2513:2513) (2926:2926:2926))
        (PORT d[5] (1281:1281:1281) (1497:1497:1497))
        (PORT d[6] (2236:2236:2236) (2594:2594:2594))
        (PORT d[7] (1534:1534:1534) (1800:1800:1800))
        (PORT d[8] (1696:1696:1696) (2023:2023:2023))
        (PORT d[9] (2516:2516:2516) (2937:2937:2937))
        (PORT d[10] (1967:1967:1967) (2301:2301:2301))
        (PORT d[11] (2811:2811:2811) (3264:3264:3264))
        (PORT d[12] (3049:3049:3049) (3545:3545:3545))
        (PORT clk (1225:1225:1225) (1245:1245:1245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1401:1401:1401))
        (PORT clk (1225:1225:1225) (1245:1245:1245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1247:1247:1247))
        (PORT d[0] (1471:1471:1471) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (1013:1013:1013))
        (PORT d[1] (1061:1061:1061) (1252:1252:1252))
        (PORT d[2] (1218:1218:1218) (1436:1436:1436))
        (PORT d[3] (1106:1106:1106) (1305:1305:1305))
        (PORT d[4] (1141:1141:1141) (1348:1348:1348))
        (PORT d[5] (1131:1131:1131) (1313:1313:1313))
        (PORT d[6] (952:952:952) (1131:1131:1131))
        (PORT d[7] (1003:1003:1003) (1179:1179:1179))
        (PORT d[8] (933:933:933) (1107:1107:1107))
        (PORT d[9] (1043:1043:1043) (1219:1219:1219))
        (PORT d[10] (1121:1121:1121) (1300:1300:1300))
        (PORT d[11] (1109:1109:1109) (1300:1300:1300))
        (PORT d[12] (932:932:932) (1098:1098:1098))
        (PORT clk (1184:1184:1184) (1206:1206:1206))
        (PORT stall (1652:1652:1652) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1206:1206:1206))
        (PORT d[0] (838:838:838) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1598:1598:1598))
        (PORT clk (1246:1246:1246) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1698:1698:1698))
        (PORT d[1] (1391:1391:1391) (1608:1608:1608))
        (PORT d[2] (1754:1754:1754) (2071:2071:2071))
        (PORT d[3] (1502:1502:1502) (1726:1726:1726))
        (PORT d[4] (2206:2206:2206) (2585:2585:2585))
        (PORT d[5] (1609:1609:1609) (1913:1913:1913))
        (PORT d[6] (1717:1717:1717) (1987:1987:1987))
        (PORT d[7] (1738:1738:1738) (2043:2043:2043))
        (PORT d[8] (1880:1880:1880) (2218:2218:2218))
        (PORT d[9] (2593:2593:2593) (3043:3043:3043))
        (PORT d[10] (1991:1991:1991) (2344:2344:2344))
        (PORT d[11] (2683:2683:2683) (3139:3139:3139))
        (PORT d[12] (3022:3022:3022) (3513:3513:3513))
        (PORT clk (1244:1244:1244) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1341:1341:1341))
        (PORT clk (1244:1244:1244) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1266:1266:1266))
        (PORT d[0] (1486:1486:1486) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (1175:1175:1175))
        (PORT d[1] (1277:1277:1277) (1489:1489:1489))
        (PORT d[2] (1143:1143:1143) (1336:1336:1336))
        (PORT d[3] (1284:1284:1284) (1500:1500:1500))
        (PORT d[4] (1273:1273:1273) (1499:1499:1499))
        (PORT d[5] (1050:1050:1050) (1208:1208:1208))
        (PORT d[6] (1141:1141:1141) (1342:1342:1342))
        (PORT d[7] (1230:1230:1230) (1457:1457:1457))
        (PORT d[8] (1094:1094:1094) (1286:1286:1286))
        (PORT d[9] (1120:1120:1120) (1296:1296:1296))
        (PORT d[10] (1257:1257:1257) (1457:1457:1457))
        (PORT d[11] (1217:1217:1217) (1431:1431:1431))
        (PORT d[12] (1160:1160:1160) (1363:1363:1363))
        (PORT clk (1203:1203:1203) (1225:1225:1225))
        (PORT stall (1525:1525:1525) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1225:1225:1225))
        (PORT d[0] (917:917:917) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1226:1226:1226))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (751:751:751))
        (PORT datab (474:474:474) (584:584:584))
        (PORT datac (748:748:748) (869:869:869))
        (PORT datad (942:942:942) (1080:1080:1080))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (833:833:833))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (508:508:508) (596:596:596))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (518:518:518) (564:564:564))
        (PORT sload (811:811:811) (913:913:913))
        (PORT ena (922:922:922) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (600:600:600))
        (PORT datab (373:373:373) (448:448:448))
        (PORT datac (557:557:557) (642:642:642))
        (PORT datad (530:530:530) (614:614:614))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (279:279:279))
        (PORT datab (755:755:755) (869:869:869))
        (PORT datac (557:557:557) (642:642:642))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (670:670:670))
        (PORT datab (505:505:505) (606:606:606))
        (PORT datac (493:493:493) (559:559:559))
        (PORT datad (487:487:487) (557:557:557))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (539:539:539))
        (PORT datab (336:336:336) (389:389:389))
        (PORT datac (315:315:315) (364:364:364))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (708:708:708))
        (PORT datab (338:338:338) (392:392:392))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1056:1056:1056))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (813:813:813) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (492:492:492))
        (PORT datab (505:505:505) (599:599:599))
        (PORT datac (628:628:628) (720:720:720))
        (PORT datad (651:651:651) (746:746:746))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (457:457:457))
        (PORT datab (777:777:777) (914:914:914))
        (PORT datac (680:680:680) (798:798:798))
        (PORT datad (319:319:319) (370:370:370))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (606:606:606))
        (PORT datab (526:526:526) (608:608:608))
        (PORT datac (614:614:614) (700:700:700))
        (PORT datad (374:374:374) (458:458:458))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (682:682:682))
        (PORT datab (171:171:171) (205:205:205))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (366:366:366))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (323:323:323) (379:379:379))
        (PORT datad (585:585:585) (657:657:657))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (684:684:684))
        (PORT datab (779:779:779) (916:916:916))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1279:1279:1279))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1007:1007:1007) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (932:932:932))
        (PORT datab (2333:2333:2333) (2653:2653:2653))
        (PORT datad (491:491:491) (575:575:575))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1291:1291:1291))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1291:1291:1291))
        (PORT asdata (682:682:682) (784:784:784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (586:586:586) (700:700:700))
        (PORT clk (1247:1247:1247) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1176:1176:1176))
        (PORT d[1] (446:446:446) (541:541:541))
        (PORT d[2] (760:760:760) (891:891:891))
        (PORT d[3] (591:591:591) (706:706:706))
        (PORT d[4] (931:931:931) (1091:1091:1091))
        (PORT d[5] (592:592:592) (698:698:698))
        (PORT d[6] (593:593:593) (708:708:708))
        (PORT d[7] (586:586:586) (692:692:692))
        (PORT d[8] (734:734:734) (860:860:860))
        (PORT d[9] (760:760:760) (900:900:900))
        (PORT d[10] (894:894:894) (1042:1042:1042))
        (PORT d[11] (772:772:772) (910:910:910))
        (PORT d[12] (865:865:865) (1006:1006:1006))
        (PORT clk (1245:1245:1245) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (703:703:703) (748:748:748))
        (PORT clk (1245:1245:1245) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1267:1267:1267))
        (PORT d[0] (987:987:987) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (519:519:519) (595:595:595))
        (PORT d[1] (572:572:572) (666:666:666))
        (PORT d[2] (568:568:568) (651:651:651))
        (PORT d[3] (443:443:443) (519:519:519))
        (PORT d[4] (796:796:796) (929:929:929))
        (PORT d[5] (691:691:691) (792:792:792))
        (PORT d[6] (574:574:574) (662:662:662))
        (PORT d[7] (596:596:596) (696:696:696))
        (PORT d[8] (577:577:577) (676:676:676))
        (PORT d[9] (750:750:750) (867:867:867))
        (PORT d[10] (660:660:660) (757:757:757))
        (PORT d[11] (597:597:597) (702:702:702))
        (PORT d[12] (539:539:539) (622:622:622))
        (PORT clk (1204:1204:1204) (1226:1226:1226))
        (PORT stall (1038:1038:1038) (958:958:958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1226:1226:1226))
        (PORT d[0] (668:668:668) (726:726:726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1322:1322:1322))
        (PORT clk (1232:1232:1232) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1345:1345:1345))
        (PORT d[1] (829:829:829) (983:983:983))
        (PORT d[2] (1919:1919:1919) (2261:2261:2261))
        (PORT d[3] (1257:1257:1257) (1464:1464:1464))
        (PORT d[4] (2266:2266:2266) (2630:2630:2630))
        (PORT d[5] (1799:1799:1799) (2094:2094:2094))
        (PORT d[6] (1078:1078:1078) (1255:1255:1255))
        (PORT d[7] (1396:1396:1396) (1615:1615:1615))
        (PORT d[8] (1758:1758:1758) (2073:2073:2073))
        (PORT d[9] (964:964:964) (1131:1131:1131))
        (PORT d[10] (1506:1506:1506) (1742:1742:1742))
        (PORT d[11] (1273:1273:1273) (1473:1473:1473))
        (PORT d[12] (1210:1210:1210) (1398:1398:1398))
        (PORT clk (1230:1230:1230) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (962:962:962))
        (PORT clk (1230:1230:1230) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1252:1252:1252))
        (PORT d[0] (1157:1157:1157) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1101:1101:1101))
        (PORT d[1] (1058:1058:1058) (1227:1227:1227))
        (PORT d[2] (901:901:901) (1036:1036:1036))
        (PORT d[3] (806:806:806) (940:940:940))
        (PORT d[4] (850:850:850) (1013:1013:1013))
        (PORT d[5] (967:967:967) (1130:1130:1130))
        (PORT d[6] (913:913:913) (1061:1061:1061))
        (PORT d[7] (897:897:897) (1029:1029:1029))
        (PORT d[8] (895:895:895) (1028:1028:1028))
        (PORT d[9] (921:921:921) (1056:1056:1056))
        (PORT d[10] (991:991:991) (1135:1135:1135))
        (PORT d[11] (958:958:958) (1110:1110:1110))
        (PORT d[12] (1062:1062:1062) (1217:1217:1217))
        (PORT clk (1189:1189:1189) (1211:1211:1211))
        (PORT stall (1324:1324:1324) (1194:1194:1194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1211:1211:1211))
        (PORT d[0] (689:689:689) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (746:746:746))
        (PORT datab (482:482:482) (593:593:593))
        (PORT datac (292:292:292) (333:333:333))
        (PORT datad (629:629:629) (716:716:716))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (555:555:555) (655:655:655))
        (PORT clk (1248:1248:1248) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1335:1335:1335))
        (PORT d[1] (422:422:422) (512:512:512))
        (PORT d[2] (741:741:741) (870:870:870))
        (PORT d[3] (577:577:577) (683:683:683))
        (PORT d[4] (956:956:956) (1121:1121:1121))
        (PORT d[5] (581:581:581) (686:686:686))
        (PORT d[6] (578:578:578) (692:692:692))
        (PORT d[7] (726:726:726) (859:859:859))
        (PORT d[8] (900:900:900) (1051:1051:1051))
        (PORT d[9] (783:783:783) (927:927:927))
        (PORT d[10] (883:883:883) (1028:1028:1028))
        (PORT d[11] (959:959:959) (1110:1110:1110))
        (PORT d[12] (857:857:857) (997:997:997))
        (PORT clk (1246:1246:1246) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (540:540:540) (572:572:572))
        (PORT clk (1246:1246:1246) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1268:1268:1268))
        (PORT d[0] (823:823:823) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (521:521:521) (600:600:600))
        (PORT d[1] (560:560:560) (649:649:649))
        (PORT d[2] (563:563:563) (647:647:647))
        (PORT d[3] (390:390:390) (459:459:459))
        (PORT d[4] (600:600:600) (708:708:708))
        (PORT d[5] (594:594:594) (679:679:679))
        (PORT d[6] (561:561:561) (644:644:644))
        (PORT d[7] (574:574:574) (673:673:673))
        (PORT d[8] (561:561:561) (657:657:657))
        (PORT d[9] (743:743:743) (854:854:854))
        (PORT d[10] (567:567:567) (655:655:655))
        (PORT d[11] (570:570:570) (665:665:665))
        (PORT d[12] (642:642:642) (737:737:737))
        (PORT clk (1205:1205:1205) (1227:1227:1227))
        (PORT stall (1043:1043:1043) (962:962:962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1227:1227:1227))
        (PORT d[0] (341:341:341) (367:367:367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (1081:1081:1081))
        (PORT clk (1243:1243:1243) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (907:907:907))
        (PORT d[1] (636:636:636) (759:759:759))
        (PORT d[2] (2098:2098:2098) (2462:2462:2462))
        (PORT d[3] (783:783:783) (931:931:931))
        (PORT d[4] (878:878:878) (1016:1016:1016))
        (PORT d[5] (1818:1818:1818) (2113:2113:2113))
        (PORT d[6] (932:932:932) (1086:1086:1086))
        (PORT d[7] (757:757:757) (888:888:888))
        (PORT d[8] (1064:1064:1064) (1229:1229:1229))
        (PORT d[9] (923:923:923) (1074:1074:1074))
        (PORT d[10] (960:960:960) (1103:1103:1103))
        (PORT d[11] (938:938:938) (1097:1097:1097))
        (PORT d[12] (1042:1042:1042) (1212:1212:1212))
        (PORT clk (1241:1241:1241) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (987:987:987))
        (PORT clk (1241:1241:1241) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1264:1264:1264))
        (PORT d[0] (1193:1193:1193) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (866:866:866))
        (PORT d[1] (725:725:725) (837:837:837))
        (PORT d[2] (724:724:724) (837:837:837))
        (PORT d[3] (635:635:635) (737:737:737))
        (PORT d[4] (794:794:794) (918:918:918))
        (PORT d[5] (800:800:800) (928:928:928))
        (PORT d[6] (881:881:881) (1017:1017:1017))
        (PORT d[7] (792:792:792) (922:922:922))
        (PORT d[8] (747:747:747) (867:867:867))
        (PORT d[9] (803:803:803) (944:944:944))
        (PORT d[10] (825:825:825) (948:948:948))
        (PORT d[11] (775:775:775) (905:905:905))
        (PORT d[12] (917:917:917) (1061:1061:1061))
        (PORT clk (1200:1200:1200) (1223:1223:1223))
        (PORT stall (1076:1076:1076) (975:975:975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1223:1223:1223))
        (PORT d[0] (508:508:508) (556:556:556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (745:745:745))
        (PORT datab (482:482:482) (594:594:594))
        (PORT datac (347:347:347) (394:394:394))
        (PORT datad (453:453:453) (512:512:512))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (837:837:837))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1324:1324:1324))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1161:1161:1161))
        (PORT d[1] (1012:1012:1012) (1193:1193:1193))
        (PORT d[2] (1923:1923:1923) (2254:2254:2254))
        (PORT d[3] (1088:1088:1088) (1269:1269:1269))
        (PORT d[4] (2088:2088:2088) (2431:2431:2431))
        (PORT d[5] (1623:1623:1623) (1892:1892:1892))
        (PORT d[6] (1089:1089:1089) (1264:1264:1264))
        (PORT d[7] (1157:1157:1157) (1344:1344:1344))
        (PORT d[8] (1574:1574:1574) (1861:1861:1861))
        (PORT d[9] (1141:1141:1141) (1330:1330:1330))
        (PORT d[10] (2148:2148:2148) (2516:2516:2516))
        (PORT d[11] (2313:2313:2313) (2694:2694:2694))
        (PORT d[12] (1663:1663:1663) (1930:1930:1930))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1095:1095:1095))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1240:1240:1240))
        (PORT d[0] (1289:1289:1289) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (1091:1091:1091))
        (PORT d[1] (1014:1014:1014) (1191:1191:1191))
        (PORT d[2] (934:934:934) (1092:1092:1092))
        (PORT d[3] (983:983:983) (1132:1132:1132))
        (PORT d[4] (1002:1002:1002) (1185:1185:1185))
        (PORT d[5] (1108:1108:1108) (1286:1286:1286))
        (PORT d[6] (1074:1074:1074) (1221:1221:1221))
        (PORT d[7] (986:986:986) (1164:1164:1164))
        (PORT d[8] (1070:1070:1070) (1219:1219:1219))
        (PORT d[9] (1104:1104:1104) (1269:1269:1269))
        (PORT d[10] (1012:1012:1012) (1167:1167:1167))
        (PORT d[11] (1134:1134:1134) (1308:1308:1308))
        (PORT d[12] (1254:1254:1254) (1439:1439:1439))
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT stall (1270:1270:1270) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT d[0] (842:842:842) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (2203:2203:2203))
        (PORT clk (1228:1228:1228) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1581:1581:1581))
        (PORT d[1] (1396:1396:1396) (1626:1626:1626))
        (PORT d[2] (2086:2086:2086) (2437:2437:2437))
        (PORT d[3] (1195:1195:1195) (1383:1383:1383))
        (PORT d[4] (2687:2687:2687) (3124:3124:3124))
        (PORT d[5] (1444:1444:1444) (1689:1689:1689))
        (PORT d[6] (2387:2387:2387) (2764:2764:2764))
        (PORT d[7] (1528:1528:1528) (1788:1788:1788))
        (PORT d[8] (2310:2310:2310) (2696:2696:2696))
        (PORT d[9] (2711:2711:2711) (3165:3165:3165))
        (PORT d[10] (2133:2133:2133) (2489:2489:2489))
        (PORT d[11] (2988:2988:2988) (3468:3468:3468))
        (PORT d[12] (2963:2963:2963) (3446:3446:3446))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1401:1401:1401))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1248:1248:1248))
        (PORT d[0] (1530:1530:1530) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (992:992:992))
        (PORT d[1] (1110:1110:1110) (1308:1308:1308))
        (PORT d[2] (1052:1052:1052) (1206:1206:1206))
        (PORT d[3] (1121:1121:1121) (1323:1323:1323))
        (PORT d[4] (1112:1112:1112) (1302:1302:1302))
        (PORT d[5] (1155:1155:1155) (1347:1347:1347))
        (PORT d[6] (928:928:928) (1099:1099:1099))
        (PORT d[7] (1008:1008:1008) (1190:1190:1190))
        (PORT d[8] (998:998:998) (1170:1170:1170))
        (PORT d[9] (1027:1027:1027) (1196:1196:1196))
        (PORT d[10] (1004:1004:1004) (1146:1146:1146))
        (PORT d[11] (997:997:997) (1184:1184:1184))
        (PORT d[12] (941:941:941) (1112:1112:1112))
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT stall (1529:1529:1529) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1207:1207:1207))
        (PORT d[0] (848:848:848) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (747:747:747))
        (PORT datab (480:480:480) (591:591:591))
        (PORT datac (687:687:687) (775:775:775))
        (PORT datad (845:845:845) (972:972:972))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (2008:2008:2008))
        (PORT clk (1223:1223:1223) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1237:1237:1237))
        (PORT d[1] (2060:2060:2060) (2404:2404:2404))
        (PORT d[2] (1751:1751:1751) (2052:2052:2052))
        (PORT d[3] (1390:1390:1390) (1611:1611:1611))
        (PORT d[4] (2515:2515:2515) (2932:2932:2932))
        (PORT d[5] (1610:1610:1610) (1879:1879:1879))
        (PORT d[6] (2228:2228:2228) (2585:2585:2585))
        (PORT d[7] (1350:1350:1350) (1586:1586:1586))
        (PORT d[8] (2144:2144:2144) (2512:2512:2512))
        (PORT d[9] (2530:2530:2530) (2961:2961:2961))
        (PORT d[10] (2135:2135:2135) (2505:2505:2505))
        (PORT d[11] (2622:2622:2622) (3048:3048:3048))
        (PORT d[12] (2945:2945:2945) (3429:3429:3429))
        (PORT clk (1221:1221:1221) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1402:1402:1402))
        (PORT clk (1221:1221:1221) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1242:1242:1242))
        (PORT d[0] (1556:1556:1556) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1212:1212:1212))
        (PORT d[1] (1127:1127:1127) (1331:1331:1331))
        (PORT d[2] (1189:1189:1189) (1399:1399:1399))
        (PORT d[3] (1103:1103:1103) (1301:1301:1301))
        (PORT d[4] (1075:1075:1075) (1274:1274:1274))
        (PORT d[5] (1109:1109:1109) (1289:1289:1289))
        (PORT d[6] (973:973:973) (1152:1152:1152))
        (PORT d[7] (1141:1141:1141) (1353:1353:1353))
        (PORT d[8] (944:944:944) (1122:1122:1122))
        (PORT d[9] (1079:1079:1079) (1267:1267:1267))
        (PORT d[10] (1140:1140:1140) (1332:1332:1332))
        (PORT d[11] (1108:1108:1108) (1292:1292:1292))
        (PORT d[12] (950:950:950) (1117:1117:1117))
        (PORT clk (1180:1180:1180) (1201:1201:1201))
        (PORT stall (1630:1630:1630) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1201:1201:1201))
        (PORT d[0] (888:888:888) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (901:901:901))
        (PORT clk (1246:1246:1246) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1314:1314:1314))
        (PORT d[1] (455:455:455) (552:552:552))
        (PORT d[2] (2104:2104:2104) (2468:2468:2468))
        (PORT d[3] (729:729:729) (863:863:863))
        (PORT d[4] (1404:1404:1404) (1624:1624:1624))
        (PORT d[5] (600:600:600) (706:706:706))
        (PORT d[6] (574:574:574) (678:678:678))
        (PORT d[7] (769:769:769) (903:903:903))
        (PORT d[8] (766:766:766) (901:901:901))
        (PORT d[9] (577:577:577) (682:682:682))
        (PORT d[10] (1147:1147:1147) (1318:1318:1318))
        (PORT d[11] (943:943:943) (1108:1108:1108))
        (PORT d[12] (1323:1323:1323) (1525:1525:1525))
        (PORT clk (1244:1244:1244) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (936:936:936))
        (PORT clk (1244:1244:1244) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1267:1267:1267))
        (PORT d[0] (1156:1156:1156) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (729:729:729) (850:850:850))
        (PORT d[1] (538:538:538) (617:617:617))
        (PORT d[2] (539:539:539) (623:623:623))
        (PORT d[3] (436:436:436) (516:516:516))
        (PORT d[4] (660:660:660) (776:776:776))
        (PORT d[5] (612:612:612) (711:711:711))
        (PORT d[6] (709:709:709) (826:826:826))
        (PORT d[7] (606:606:606) (708:708:708))
        (PORT d[8] (721:721:721) (832:832:832))
        (PORT d[9] (792:792:792) (931:931:931))
        (PORT d[10] (843:843:843) (970:970:970))
        (PORT d[11] (593:593:593) (692:692:692))
        (PORT d[12] (723:723:723) (833:833:833))
        (PORT clk (1203:1203:1203) (1226:1226:1226))
        (PORT stall (1240:1240:1240) (1138:1138:1138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1226:1226:1226))
        (PORT d[0] (486:486:486) (523:523:523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (750:750:750))
        (PORT datab (476:476:476) (586:586:586))
        (PORT datac (846:846:846) (980:980:980))
        (PORT datad (443:443:443) (501:501:501))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (695:695:695) (816:816:816))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (504:504:504) (592:592:592))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (523:523:523) (572:572:572))
        (PORT sload (811:811:811) (913:913:913))
        (PORT ena (922:922:922) (997:997:997))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (414:414:414))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (290:290:290) (335:335:335))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (563:563:563))
        (PORT datab (607:607:607) (708:708:708))
        (PORT datac (395:395:395) (482:482:482))
        (PORT datad (367:367:367) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (549:549:549))
        (PORT datac (342:342:342) (396:396:396))
        (PORT datad (342:342:342) (401:401:401))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (881:881:881) (1009:1009:1009))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1349:1349:1349) (1527:1527:1527))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (847:847:847) (957:957:957))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (897:897:897) (1025:1025:1025))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (855:855:855) (968:968:968))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1280:1280:1280) (1454:1454:1454))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1343:1343:1343) (1530:1530:1530))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1066:1066:1066) (1195:1195:1195))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (866:866:866))
        (PORT datac (367:367:367) (436:436:436))
        (PORT datad (372:372:372) (432:432:432))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (290:290:290) (348:348:348))
        (PORT datad (361:361:361) (411:411:411))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1061:1061:1061))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (976:976:976))
        (PORT clk (1222:1222:1222) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (961:961:961))
        (PORT d[1] (827:827:827) (945:945:945))
        (PORT d[2] (899:899:899) (1061:1061:1061))
        (PORT d[3] (1794:1794:1794) (2070:2070:2070))
        (PORT d[4] (814:814:814) (930:930:930))
        (PORT d[5] (1336:1336:1336) (1589:1589:1589))
        (PORT d[6] (1649:1649:1649) (1895:1895:1895))
        (PORT d[7] (1302:1302:1302) (1479:1479:1479))
        (PORT d[8] (1244:1244:1244) (1470:1470:1470))
        (PORT d[9] (1967:1967:1967) (2257:2257:2257))
        (PORT d[10] (1298:1298:1298) (1485:1485:1485))
        (PORT d[11] (1770:1770:1770) (2029:2029:2029))
        (PORT d[12] (2786:2786:2786) (3234:3234:3234))
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1224:1224:1224))
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (PORT d[0] (1398:1398:1398) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1162:1162:1162))
        (PORT d[1] (913:913:913) (1025:1025:1025))
        (PORT d[2] (726:726:726) (813:813:813))
        (PORT d[3] (769:769:769) (868:868:868))
        (PORT d[4] (728:728:728) (844:844:844))
        (PORT d[5] (822:822:822) (924:924:924))
        (PORT d[6] (823:823:823) (934:934:934))
        (PORT d[7] (835:835:835) (937:937:937))
        (PORT d[8] (1081:1081:1081) (1264:1264:1264))
        (PORT d[9] (814:814:814) (915:915:915))
        (PORT d[10] (969:969:969) (1138:1138:1138))
        (PORT d[11] (869:869:869) (994:994:994))
        (PORT d[12] (855:855:855) (1010:1010:1010))
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (PORT stall (1312:1312:1312) (1195:1195:1195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (PORT d[0] (753:753:753) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (616:616:616) (720:720:720))
        (PORT clk (1206:1206:1206) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1853:1853:1853))
        (PORT d[1] (1407:1407:1407) (1599:1599:1599))
        (PORT d[2] (1280:1280:1280) (1504:1504:1504))
        (PORT d[3] (2570:2570:2570) (2963:2963:2963))
        (PORT d[4] (1426:1426:1426) (1630:1630:1630))
        (PORT d[5] (1973:1973:1973) (2332:2332:2332))
        (PORT d[6] (1813:1813:1813) (2076:2076:2076))
        (PORT d[7] (2192:2192:2192) (2557:2557:2557))
        (PORT d[8] (1569:1569:1569) (1859:1859:1859))
        (PORT d[9] (2221:2221:2221) (2596:2596:2596))
        (PORT d[10] (1649:1649:1649) (1905:1905:1905))
        (PORT d[11] (2230:2230:2230) (2602:2602:2602))
        (PORT d[12] (2607:2607:2607) (3030:3030:3030))
        (PORT clk (1204:1204:1204) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1352:1352:1352))
        (PORT clk (1204:1204:1204) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1226:1226:1226))
        (PORT d[0] (1329:1329:1329) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1479:1479:1479))
        (PORT d[1] (1253:1253:1253) (1473:1473:1473))
        (PORT d[2] (1278:1278:1278) (1502:1502:1502))
        (PORT d[3] (1211:1211:1211) (1424:1424:1424))
        (PORT d[4] (1433:1433:1433) (1680:1680:1680))
        (PORT d[5] (1255:1255:1255) (1456:1456:1456))
        (PORT d[6] (1209:1209:1209) (1410:1410:1410))
        (PORT d[7] (1276:1276:1276) (1492:1492:1492))
        (PORT d[8] (1198:1198:1198) (1388:1388:1388))
        (PORT d[9] (1300:1300:1300) (1508:1508:1508))
        (PORT d[10] (1265:1265:1265) (1473:1473:1473))
        (PORT d[11] (1291:1291:1291) (1513:1513:1513))
        (PORT d[12] (1224:1224:1224) (1450:1450:1450))
        (PORT clk (1163:1163:1163) (1185:1185:1185))
        (PORT stall (1490:1490:1490) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1185:1185:1185))
        (PORT d[0] (910:910:910) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1186:1186:1186))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1067:1067:1067))
        (PORT datab (762:762:762) (877:877:877))
        (PORT datac (714:714:714) (813:813:813))
        (PORT datad (557:557:557) (635:635:635))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (616:616:616) (699:699:699))
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1893:1893:1893))
        (PORT d[1] (2272:2272:2272) (2656:2656:2656))
        (PORT d[2] (1498:1498:1498) (1767:1767:1767))
        (PORT d[3] (2581:2581:2581) (2967:2967:2967))
        (PORT d[4] (1515:1515:1515) (1720:1720:1720))
        (PORT d[5] (1810:1810:1810) (2127:2127:2127))
        (PORT d[6] (1920:1920:1920) (2238:2238:2238))
        (PORT d[7] (1380:1380:1380) (1635:1635:1635))
        (PORT d[8] (1405:1405:1405) (1642:1642:1642))
        (PORT d[9] (2135:2135:2135) (2470:2470:2470))
        (PORT d[10] (1565:1565:1565) (1830:1830:1830))
        (PORT d[11] (2063:2063:2063) (2409:2409:2409))
        (PORT d[12] (2257:2257:2257) (2607:2607:2607))
        (PORT clk (1224:1224:1224) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1286:1286:1286))
        (PORT clk (1224:1224:1224) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
        (PORT d[0] (1397:1397:1397) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1315:1315:1315))
        (PORT d[1] (1167:1167:1167) (1384:1384:1384))
        (PORT d[2] (1137:1137:1137) (1325:1325:1325))
        (PORT d[3] (1253:1253:1253) (1475:1475:1475))
        (PORT d[4] (1062:1062:1062) (1228:1228:1228))
        (PORT d[5] (1273:1273:1273) (1475:1475:1475))
        (PORT d[6] (1238:1238:1238) (1440:1440:1440))
        (PORT d[7] (1105:1105:1105) (1293:1293:1293))
        (PORT d[8] (1244:1244:1244) (1456:1456:1456))
        (PORT d[9] (1231:1231:1231) (1433:1433:1433))
        (PORT d[10] (1289:1289:1289) (1510:1510:1510))
        (PORT d[11] (1283:1283:1283) (1492:1492:1492))
        (PORT d[12] (1116:1116:1116) (1316:1316:1316))
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (PORT stall (1297:1297:1297) (1186:1186:1186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (PORT d[0] (844:844:844) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1206:1206:1206))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1206:1206:1206))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1206:1206:1206))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (463:463:463) (547:547:547))
        (PORT clk (1215:1215:1215) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1865:1865:1865))
        (PORT d[1] (1259:1259:1259) (1442:1442:1442))
        (PORT d[2] (1115:1115:1115) (1313:1313:1313))
        (PORT d[3] (2451:2451:2451) (2832:2832:2832))
        (PORT d[4] (1070:1070:1070) (1222:1222:1222))
        (PORT d[5] (1598:1598:1598) (1898:1898:1898))
        (PORT d[6] (1261:1261:1261) (1435:1435:1435))
        (PORT d[7] (1523:1523:1523) (1787:1787:1787))
        (PORT d[8] (1588:1588:1588) (1879:1879:1879))
        (PORT d[9] (2396:2396:2396) (2800:2800:2800))
        (PORT d[10] (1837:1837:1837) (2118:2118:2118))
        (PORT d[11] (2254:2254:2254) (2630:2630:2630))
        (PORT d[12] (2587:2587:2587) (3011:3011:3011))
        (PORT clk (1213:1213:1213) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1226:1226:1226))
        (PORT clk (1213:1213:1213) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1235:1235:1235))
        (PORT d[0] (1386:1386:1386) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1418:1418:1418))
        (PORT d[1] (1245:1245:1245) (1481:1481:1481))
        (PORT d[2] (1077:1077:1077) (1218:1218:1218))
        (PORT d[3] (1199:1199:1199) (1398:1398:1398))
        (PORT d[4] (1097:1097:1097) (1269:1269:1269))
        (PORT d[5] (1298:1298:1298) (1518:1518:1518))
        (PORT d[6] (1163:1163:1163) (1316:1316:1316))
        (PORT d[7] (1284:1284:1284) (1451:1451:1451))
        (PORT d[8] (1218:1218:1218) (1409:1409:1409))
        (PORT d[9] (1067:1067:1067) (1237:1237:1237))
        (PORT d[10] (1288:1288:1288) (1508:1508:1508))
        (PORT d[11] (1227:1227:1227) (1407:1407:1407))
        (PORT d[12] (1123:1123:1123) (1319:1319:1319))
        (PORT clk (1172:1172:1172) (1194:1194:1194))
        (PORT stall (1297:1297:1297) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1194:1194:1194))
        (PORT d[0] (810:810:810) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1067:1067:1067))
        (PORT datab (758:758:758) (873:873:873))
        (PORT datac (644:644:644) (738:738:738))
        (PORT datad (396:396:396) (457:457:457))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (637:637:637) (747:747:747))
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1723:1723:1723))
        (PORT d[1] (1324:1324:1324) (1528:1528:1528))
        (PORT d[2] (1102:1102:1102) (1298:1298:1298))
        (PORT d[3] (1816:1816:1816) (2096:2096:2096))
        (PORT d[4] (927:927:927) (1063:1063:1063))
        (PORT d[5] (1751:1751:1751) (2065:2065:2065))
        (PORT d[6] (1459:1459:1459) (1672:1672:1672))
        (PORT d[7] (1148:1148:1148) (1313:1313:1313))
        (PORT d[8] (970:970:970) (1158:1158:1158))
        (PORT d[9] (1865:1865:1865) (2150:2150:2150))
        (PORT d[10] (1289:1289:1289) (1480:1480:1480))
        (PORT d[11] (1570:1570:1570) (1797:1797:1797))
        (PORT d[12] (2762:2762:2762) (3204:3204:3204))
        (PORT clk (1218:1218:1218) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1020:1020:1020))
        (PORT clk (1218:1218:1218) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (PORT d[0] (1247:1247:1247) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1168:1168:1168))
        (PORT d[1] (1199:1199:1199) (1423:1423:1423))
        (PORT d[2] (896:896:896) (1016:1016:1016))
        (PORT d[3] (953:953:953) (1089:1089:1089))
        (PORT d[4] (1070:1070:1070) (1247:1247:1247))
        (PORT d[5] (1149:1149:1149) (1297:1297:1297))
        (PORT d[6] (998:998:998) (1131:1131:1131))
        (PORT d[7] (1115:1115:1115) (1260:1260:1260))
        (PORT d[8] (1067:1067:1067) (1247:1247:1247))
        (PORT d[9] (989:989:989) (1120:1120:1120))
        (PORT d[10] (1048:1048:1048) (1172:1172:1172))
        (PORT d[11] (1054:1054:1054) (1206:1206:1206))
        (PORT d[12] (1147:1147:1147) (1355:1355:1355))
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (PORT stall (1305:1305:1305) (1184:1184:1184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (PORT d[0] (828:828:828) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1201:1201:1201))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (894:894:894))
        (PORT clk (1193:1193:1193) (1213:1213:1213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1455:1455:1455))
        (PORT d[1] (2009:2009:2009) (2374:2374:2374))
        (PORT d[2] (1287:1287:1287) (1510:1510:1510))
        (PORT d[3] (2664:2664:2664) (3091:3091:3091))
        (PORT d[4] (1264:1264:1264) (1443:1443:1443))
        (PORT d[5] (1707:1707:1707) (2024:2024:2024))
        (PORT d[6] (1784:1784:1784) (2032:2032:2032))
        (PORT d[7] (2016:2016:2016) (2360:2360:2360))
        (PORT d[8] (1437:1437:1437) (1693:1693:1693))
        (PORT d[9] (2054:2054:2054) (2406:2406:2406))
        (PORT d[10] (1290:1290:1290) (1485:1485:1485))
        (PORT d[11] (2386:2386:2386) (2773:2773:2773))
        (PORT d[12] (2226:2226:2226) (2582:2582:2582))
        (PORT clk (1191:1191:1191) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1408:1408:1408))
        (PORT clk (1191:1191:1191) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1213:1213:1213))
        (PORT d[0] (1540:1540:1540) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1627:1627:1627))
        (PORT d[1] (1079:1079:1079) (1274:1274:1274))
        (PORT d[2] (1129:1129:1129) (1292:1292:1292))
        (PORT d[3] (1231:1231:1231) (1443:1443:1443))
        (PORT d[4] (1144:1144:1144) (1343:1343:1343))
        (PORT d[5] (1099:1099:1099) (1283:1283:1283))
        (PORT d[6] (1252:1252:1252) (1472:1472:1472))
        (PORT d[7] (1245:1245:1245) (1450:1450:1450))
        (PORT d[8] (1329:1329:1329) (1522:1522:1522))
        (PORT d[9] (1176:1176:1176) (1380:1380:1380))
        (PORT d[10] (1191:1191:1191) (1399:1399:1399))
        (PORT d[11] (1269:1269:1269) (1449:1449:1449))
        (PORT d[12] (1124:1124:1124) (1331:1331:1331))
        (PORT clk (1150:1150:1150) (1172:1172:1172))
        (PORT stall (1535:1535:1535) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1172:1172:1172))
        (PORT d[0] (930:930:930) (1062:1062:1062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1067:1067:1067))
        (PORT datab (759:759:759) (874:874:874))
        (PORT datac (552:552:552) (632:632:632))
        (PORT datad (732:732:732) (830:830:830))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (881:881:881) (1007:1007:1007))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (601:601:601) (702:702:702))
        (PORT clk (1212:1212:1212) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1449:1449:1449))
        (PORT d[1] (2195:2195:2195) (2583:2583:2583))
        (PORT d[2] (1487:1487:1487) (1747:1747:1747))
        (PORT d[3] (2111:2111:2111) (2446:2446:2446))
        (PORT d[4] (1101:1101:1101) (1262:1262:1262))
        (PORT d[5] (1572:1572:1572) (1864:1864:1864))
        (PORT d[6] (1622:1622:1622) (1856:1856:1856))
        (PORT d[7] (1524:1524:1524) (1792:1792:1792))
        (PORT d[8] (1587:1587:1587) (1878:1878:1878))
        (PORT d[9] (2032:2032:2032) (2339:2339:2339))
        (PORT d[10] (1836:1836:1836) (2117:2117:2117))
        (PORT d[11] (2250:2250:2250) (2623:2623:2623))
        (PORT d[12] (2735:2735:2735) (3173:3173:3173))
        (PORT clk (1210:1210:1210) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1128:1128:1128))
        (PORT clk (1210:1210:1210) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1233:1233:1233))
        (PORT d[0] (1346:1346:1346) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1412:1412:1412))
        (PORT d[1] (1266:1266:1266) (1505:1505:1505))
        (PORT d[2] (1192:1192:1192) (1399:1399:1399))
        (PORT d[3] (1098:1098:1098) (1247:1247:1247))
        (PORT d[4] (1274:1274:1274) (1475:1475:1475))
        (PORT d[5] (1260:1260:1260) (1429:1429:1429))
        (PORT d[6] (1151:1151:1151) (1300:1300:1300))
        (PORT d[7] (1291:1291:1291) (1459:1459:1459))
        (PORT d[8] (1230:1230:1230) (1428:1428:1428))
        (PORT d[9] (1139:1139:1139) (1286:1286:1286))
        (PORT d[10] (1311:1311:1311) (1537:1537:1537))
        (PORT d[11] (1157:1157:1157) (1312:1312:1312))
        (PORT d[12] (1070:1070:1070) (1258:1258:1258))
        (PORT clk (1169:1169:1169) (1192:1192:1192))
        (PORT stall (1349:1349:1349) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1192:1192:1192))
        (PORT d[0] (956:956:956) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (790:790:790) (919:919:919))
        (PORT clk (1193:1193:1193) (1213:1213:1213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1912:1912:1912))
        (PORT d[1] (2181:2181:2181) (2560:2560:2560))
        (PORT d[2] (1161:1161:1161) (1365:1365:1365))
        (PORT d[3] (2690:2690:2690) (3120:3120:3120))
        (PORT d[4] (1416:1416:1416) (1614:1614:1614))
        (PORT d[5] (1784:1784:1784) (2122:2122:2122))
        (PORT d[6] (1653:1653:1653) (1895:1895:1895))
        (PORT d[7] (2009:2009:2009) (2352:2352:2352))
        (PORT d[8] (1590:1590:1590) (1867:1867:1867))
        (PORT d[9] (2216:2216:2216) (2586:2586:2586))
        (PORT d[10] (1646:1646:1646) (1906:1906:1906))
        (PORT d[11] (2355:2355:2355) (2735:2735:2735))
        (PORT d[12] (2228:2228:2228) (2590:2590:2590))
        (PORT clk (1191:1191:1191) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1351:1351:1351))
        (PORT clk (1191:1191:1191) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1213:1213:1213))
        (PORT d[0] (1483:1483:1483) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1301:1301:1301))
        (PORT d[1] (1267:1267:1267) (1503:1503:1503))
        (PORT d[2] (1217:1217:1217) (1423:1423:1423))
        (PORT d[3] (1129:1129:1129) (1296:1296:1296))
        (PORT d[4] (1131:1131:1131) (1328:1328:1328))
        (PORT d[5] (1076:1076:1076) (1248:1248:1248))
        (PORT d[6] (1088:1088:1088) (1255:1255:1255))
        (PORT d[7] (1185:1185:1185) (1343:1343:1343))
        (PORT d[8] (1183:1183:1183) (1364:1364:1364))
        (PORT d[9] (1188:1188:1188) (1401:1401:1401))
        (PORT d[10] (1265:1265:1265) (1475:1475:1475))
        (PORT d[11] (1167:1167:1167) (1334:1334:1334))
        (PORT d[12] (1126:1126:1126) (1336:1336:1336))
        (PORT clk (1150:1150:1150) (1172:1172:1172))
        (PORT stall (1441:1441:1441) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1172:1172:1172))
        (PORT d[0] (959:959:959) (1101:1101:1101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1173:1173:1173))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1066:1066:1066))
        (PORT datab (759:759:759) (873:873:873))
        (PORT datac (550:550:550) (629:629:629))
        (PORT datad (734:734:734) (842:842:842))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (1137:1137:1137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (569:569:569) (639:639:639))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1037:1037:1037))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT sload (995:995:995) (1128:1128:1128))
        (PORT ena (1161:1161:1161) (1306:1306:1306))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (504:504:504))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (825:825:825) (946:946:946))
        (PORT datad (859:859:859) (990:990:990))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (877:877:877) (1015:1015:1015))
        (PORT datac (306:306:306) (353:353:353))
        (PORT datad (330:330:330) (379:379:379))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (723:723:723))
        (PORT datab (549:549:549) (637:637:637))
        (PORT datac (556:556:556) (650:650:650))
        (PORT datad (749:749:749) (869:869:869))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (571:571:571))
        (PORT datab (564:564:564) (661:661:661))
        (PORT datac (520:520:520) (602:602:602))
        (PORT datad (532:532:532) (616:616:616))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (641:641:641))
        (PORT datab (353:353:353) (430:430:430))
        (PORT datac (519:519:519) (601:601:601))
        (PORT datad (613:613:613) (699:699:699))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (723:723:723))
        (PORT datab (548:548:548) (637:637:637))
        (PORT datac (555:555:555) (648:648:648))
        (PORT datad (326:326:326) (384:384:384))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (723:723:723))
        (PORT datab (548:548:548) (637:637:637))
        (PORT datac (555:555:555) (649:649:649))
        (PORT datad (595:595:595) (692:692:692))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (489:489:489) (576:576:576))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (500:500:500))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (385:385:385))
        (PORT datab (283:283:283) (327:327:327))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (340:340:340))
        (PORT datab (621:621:621) (726:726:726))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (695:695:695))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (308:308:308) (354:354:354))
        (PORT datad (325:325:325) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1278:1278:1278))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1000:1000:1000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (629:629:629))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (562:562:562) (645:645:645))
        (PORT datad (506:506:506) (581:581:581))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (657:657:657) (766:766:766))
        (PORT datac (527:527:527) (603:603:603))
        (PORT datad (658:658:658) (768:768:768))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (175:175:175) (215:215:215))
        (PORT datac (452:452:452) (515:515:515))
        (PORT datad (322:322:322) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (396:396:396))
        (PORT datab (660:660:660) (770:770:770))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1056:1056:1056))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (854:854:854) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1505:1505:1505))
        (PORT datab (1990:1990:1990) (2268:2268:2268))
        (PORT datad (687:687:687) (785:785:785))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (145:145:145) (182:182:182))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (2036:2036:2036))
        (PORT clk (1214:1214:1214) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1431:1431:1431))
        (PORT d[1] (1876:1876:1876) (2195:2195:2195))
        (PORT d[2] (1783:1783:1783) (2100:2100:2100))
        (PORT d[3] (1391:1391:1391) (1607:1607:1607))
        (PORT d[4] (2311:2311:2311) (2686:2686:2686))
        (PORT d[5] (1253:1253:1253) (1478:1478:1478))
        (PORT d[6] (2038:2038:2038) (2368:2368:2368))
        (PORT d[7] (1265:1265:1265) (1495:1495:1495))
        (PORT d[8] (1685:1685:1685) (2002:2002:2002))
        (PORT d[9] (2350:2350:2350) (2752:2752:2752))
        (PORT d[10] (1982:1982:1982) (2325:2325:2325))
        (PORT d[11] (2343:2343:2343) (2730:2730:2730))
        (PORT d[12] (3062:3062:3062) (3560:3560:3560))
        (PORT clk (1212:1212:1212) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1317:1317:1317))
        (PORT clk (1212:1212:1212) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1232:1232:1232))
        (PORT d[0] (1470:1470:1470) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1197:1197:1197))
        (PORT d[1] (1305:1305:1305) (1533:1533:1533))
        (PORT d[2] (1176:1176:1176) (1377:1377:1377))
        (PORT d[3] (1138:1138:1138) (1343:1343:1343))
        (PORT d[4] (1059:1059:1059) (1256:1256:1256))
        (PORT d[5] (1125:1125:1125) (1308:1308:1308))
        (PORT d[6] (1144:1144:1144) (1346:1346:1346))
        (PORT d[7] (1203:1203:1203) (1422:1422:1422))
        (PORT d[8] (1142:1142:1142) (1352:1352:1352))
        (PORT d[9] (1234:1234:1234) (1433:1433:1433))
        (PORT d[10] (1218:1218:1218) (1417:1417:1417))
        (PORT d[11] (1179:1179:1179) (1380:1380:1380))
        (PORT d[12] (1123:1123:1123) (1310:1310:1310))
        (PORT clk (1171:1171:1171) (1191:1191:1191))
        (PORT stall (1392:1392:1392) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1191:1191:1191))
        (PORT d[0] (909:909:909) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2218:2218:2218))
        (PORT clk (1220:1220:1220) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1249:1249:1249))
        (PORT d[1] (1230:1230:1230) (1438:1438:1438))
        (PORT d[2] (1762:1762:1762) (2071:2071:2071))
        (PORT d[3] (1383:1383:1383) (1598:1598:1598))
        (PORT d[4] (2490:2490:2490) (2899:2899:2899))
        (PORT d[5] (1454:1454:1454) (1700:1700:1700))
        (PORT d[6] (2215:2215:2215) (2571:2571:2571))
        (PORT d[7] (1356:1356:1356) (1597:1597:1597))
        (PORT d[8] (1875:1875:1875) (2222:2222:2222))
        (PORT d[9] (2274:2274:2274) (2665:2665:2665))
        (PORT d[10] (1977:1977:1977) (2319:2319:2319))
        (PORT d[11] (2506:2506:2506) (2916:2916:2916))
        (PORT d[12] (2878:2878:2878) (3350:3350:3350))
        (PORT clk (1218:1218:1218) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1240:1240:1240))
        (PORT clk (1218:1218:1218) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d[0] (1405:1405:1405) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1213:1213:1213))
        (PORT d[1] (1137:1137:1137) (1344:1344:1344))
        (PORT d[2] (1188:1188:1188) (1399:1399:1399))
        (PORT d[3] (1129:1129:1129) (1335:1335:1335))
        (PORT d[4] (1069:1069:1069) (1267:1267:1267))
        (PORT d[5] (1119:1119:1119) (1305:1305:1305))
        (PORT d[6] (988:988:988) (1174:1174:1174))
        (PORT d[7] (1173:1173:1173) (1370:1370:1370))
        (PORT d[8] (1111:1111:1111) (1311:1311:1311))
        (PORT d[9] (1225:1225:1225) (1423:1423:1423))
        (PORT d[10] (1187:1187:1187) (1380:1380:1380))
        (PORT d[11] (1026:1026:1026) (1215:1215:1215))
        (PORT d[12] (1107:1107:1107) (1292:1292:1292))
        (PORT clk (1177:1177:1177) (1198:1198:1198))
        (PORT stall (1436:1436:1436) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1198:1198:1198))
        (PORT d[0] (894:894:894) (1009:1009:1009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (550:550:550))
        (PORT datab (810:810:810) (956:956:956))
        (PORT datac (891:891:891) (1035:1035:1035))
        (PORT datad (1037:1037:1037) (1203:1203:1203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2432:2432:2432))
        (PORT clk (1229:1229:1229) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1495:1495:1495))
        (PORT d[1] (1195:1195:1195) (1370:1370:1370))
        (PORT d[2] (2083:2083:2083) (2433:2433:2433))
        (PORT d[3] (1190:1190:1190) (1379:1379:1379))
        (PORT d[4] (2690:2690:2690) (3130:3130:3130))
        (PORT d[5] (1465:1465:1465) (1716:1716:1716))
        (PORT d[6] (2397:2397:2397) (2775:2775:2775))
        (PORT d[7] (1516:1516:1516) (1775:1775:1775))
        (PORT d[8] (2311:2311:2311) (2697:2697:2697))
        (PORT d[9] (2709:2709:2709) (3161:3161:3161))
        (PORT d[10] (2302:2302:2302) (2696:2696:2696))
        (PORT d[11] (2531:2531:2531) (2967:2967:2967))
        (PORT d[12] (3125:3125:3125) (3634:3634:3634))
        (PORT clk (1227:1227:1227) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1551:1551:1551))
        (PORT clk (1227:1227:1227) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1249:1249:1249))
        (PORT d[0] (1465:1465:1465) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1177:1177:1177))
        (PORT d[1] (1113:1113:1113) (1310:1310:1310))
        (PORT d[2] (1062:1062:1062) (1221:1221:1221))
        (PORT d[3] (1129:1129:1129) (1331:1331:1331))
        (PORT d[4] (970:970:970) (1160:1160:1160))
        (PORT d[5] (758:758:758) (888:888:888))
        (PORT d[6] (940:940:940) (1111:1111:1111))
        (PORT d[7] (982:982:982) (1155:1155:1155))
        (PORT d[8] (867:867:867) (1034:1034:1034))
        (PORT d[9] (1062:1062:1062) (1245:1245:1245))
        (PORT d[10] (982:982:982) (1110:1110:1110))
        (PORT d[11] (992:992:992) (1166:1166:1166))
        (PORT d[12] (1064:1064:1064) (1248:1248:1248))
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (PORT stall (1603:1603:1603) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1208:1208:1208))
        (PORT d[0] (861:861:861) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1882:1882:1882))
        (PORT clk (1190:1190:1190) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1460:1460:1460))
        (PORT d[1] (1663:1663:1663) (1948:1948:1948))
        (PORT d[2] (1932:1932:1932) (2269:2269:2269))
        (PORT d[3] (1787:1787:1787) (2064:2064:2064))
        (PORT d[4] (2134:2134:2134) (2491:2491:2491))
        (PORT d[5] (1263:1263:1263) (1488:1488:1488))
        (PORT d[6] (1743:1743:1743) (2026:2026:2026))
        (PORT d[7] (1140:1140:1140) (1344:1344:1344))
        (PORT d[8] (1494:1494:1494) (1782:1782:1782))
        (PORT d[9] (2135:2135:2135) (2498:2498:2498))
        (PORT d[10] (1912:1912:1912) (2240:2240:2240))
        (PORT d[11] (2148:2148:2148) (2508:2508:2508))
        (PORT d[12] (3143:3143:3143) (3655:3655:3655))
        (PORT clk (1188:1188:1188) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1406:1406:1406))
        (PORT clk (1188:1188:1188) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1208:1208:1208))
        (PORT d[0] (1556:1556:1556) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1209:1209:1209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (1214:1214:1214))
        (PORT d[1] (1166:1166:1166) (1375:1375:1375))
        (PORT d[2] (1205:1205:1205) (1414:1414:1414))
        (PORT d[3] (1250:1250:1250) (1458:1458:1458))
        (PORT d[4] (1082:1082:1082) (1277:1277:1277))
        (PORT d[5] (1196:1196:1196) (1391:1391:1391))
        (PORT d[6] (1124:1124:1124) (1319:1319:1319))
        (PORT d[7] (1222:1222:1222) (1443:1443:1443))
        (PORT d[8] (1104:1104:1104) (1301:1301:1301))
        (PORT d[9] (1105:1105:1105) (1294:1294:1294))
        (PORT d[10] (1144:1144:1144) (1347:1347:1347))
        (PORT d[11] (1334:1334:1334) (1557:1557:1557))
        (PORT d[12] (1138:1138:1138) (1331:1331:1331))
        (PORT clk (1147:1147:1147) (1167:1167:1167))
        (PORT stall (1383:1383:1383) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1167:1167:1167))
        (PORT d[0] (962:962:962) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1168:1168:1168))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (812:812:812))
        (PORT datab (813:813:813) (959:959:959))
        (PORT datac (423:423:423) (524:524:524))
        (PORT datad (851:851:851) (990:990:990))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2446:2446:2446))
        (PORT clk (1236:1236:1236) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1501:1501:1501))
        (PORT d[1] (1586:1586:1586) (1841:1841:1841))
        (PORT d[2] (2254:2254:2254) (2657:2657:2657))
        (PORT d[3] (1008:1008:1008) (1169:1169:1169))
        (PORT d[4] (2682:2682:2682) (3115:3115:3115))
        (PORT d[5] (1453:1453:1453) (1698:1698:1698))
        (PORT d[6] (1707:1707:1707) (1980:1980:1980))
        (PORT d[7] (1699:1699:1699) (1984:1984:1984))
        (PORT d[8] (1697:1697:1697) (2012:2012:2012))
        (PORT d[9] (2308:2308:2308) (2705:2705:2705))
        (PORT d[10] (2164:2164:2164) (2516:2516:2516))
        (PORT d[11] (2557:2557:2557) (3000:3000:3000))
        (PORT d[12] (3229:3229:3229) (3748:3748:3748))
        (PORT clk (1234:1234:1234) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1342:1342:1342))
        (PORT clk (1234:1234:1234) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1256:1256:1256))
        (PORT d[0] (1499:1499:1499) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (991:991:991))
        (PORT d[1] (1142:1142:1142) (1348:1348:1348))
        (PORT d[2] (1106:1106:1106) (1284:1284:1284))
        (PORT d[3] (1128:1128:1128) (1330:1330:1330))
        (PORT d[4] (1131:1131:1131) (1340:1340:1340))
        (PORT d[5] (751:751:751) (880:880:880))
        (PORT d[6] (958:958:958) (1131:1131:1131))
        (PORT d[7] (970:970:970) (1151:1151:1151))
        (PORT d[8] (912:912:912) (1080:1080:1080))
        (PORT d[9] (1054:1054:1054) (1234:1234:1234))
        (PORT d[10] (1009:1009:1009) (1158:1158:1158))
        (PORT d[11] (898:898:898) (1062:1062:1062))
        (PORT d[12] (946:946:946) (1112:1112:1112))
        (PORT clk (1193:1193:1193) (1215:1215:1215))
        (PORT stall (1593:1593:1593) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1215:1215:1215))
        (PORT d[0] (810:810:810) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2936:2936:2936))
        (PORT clk (1232:1232:1232) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1876:1876:1876))
        (PORT d[1] (2383:2383:2383) (2782:2782:2782))
        (PORT d[2] (1323:1323:1323) (1565:1565:1565))
        (PORT d[3] (1701:1701:1701) (1934:1934:1934))
        (PORT d[4] (1892:1892:1892) (2199:2199:2199))
        (PORT d[5] (1283:1283:1283) (1513:1513:1513))
        (PORT d[6] (2381:2381:2381) (2766:2766:2766))
        (PORT d[7] (1154:1154:1154) (1374:1374:1374))
        (PORT d[8] (1189:1189:1189) (1400:1400:1400))
        (PORT d[9] (1436:1436:1436) (1672:1672:1672))
        (PORT d[10] (1889:1889:1889) (2195:2195:2195))
        (PORT d[11] (1794:1794:1794) (2084:2084:2084))
        (PORT d[12] (2461:2461:2461) (2851:2851:2851))
        (PORT clk (1230:1230:1230) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1433:1433:1433))
        (PORT clk (1230:1230:1230) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1251:1251:1251))
        (PORT d[0] (1417:1417:1417) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1518:1518:1518))
        (PORT d[1] (1252:1252:1252) (1465:1465:1465))
        (PORT d[2] (1129:1129:1129) (1325:1325:1325))
        (PORT d[3] (1224:1224:1224) (1434:1434:1434))
        (PORT d[4] (1111:1111:1111) (1320:1320:1320))
        (PORT d[5] (1215:1215:1215) (1419:1419:1419))
        (PORT d[6] (1160:1160:1160) (1354:1354:1354))
        (PORT d[7] (1224:1224:1224) (1449:1449:1449))
        (PORT d[8] (1291:1291:1291) (1502:1502:1502))
        (PORT d[9] (1074:1074:1074) (1255:1255:1255))
        (PORT d[10] (1155:1155:1155) (1352:1352:1352))
        (PORT d[11] (1226:1226:1226) (1429:1429:1429))
        (PORT d[12] (1078:1078:1078) (1260:1260:1260))
        (PORT clk (1189:1189:1189) (1210:1210:1210))
        (PORT stall (1670:1670:1670) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1210:1210:1210))
        (PORT d[0] (1013:1013:1013) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (551:551:551))
        (PORT datab (810:810:810) (955:955:955))
        (PORT datac (736:736:736) (843:843:843))
        (PORT datad (772:772:772) (904:904:904))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (3140:3140:3140))
        (PORT clk (1239:1239:1239) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2074:2074:2074))
        (PORT d[1] (1937:1937:1937) (2228:2228:2228))
        (PORT d[2] (1130:1130:1130) (1340:1340:1340))
        (PORT d[3] (1694:1694:1694) (1924:1924:1924))
        (PORT d[4] (1904:1904:1904) (2211:2211:2211))
        (PORT d[5] (1434:1434:1434) (1685:1685:1685))
        (PORT d[6] (2547:2547:2547) (2950:2950:2950))
        (PORT d[7] (1351:1351:1351) (1601:1601:1601))
        (PORT d[8] (1303:1303:1303) (1523:1523:1523))
        (PORT d[9] (1948:1948:1948) (2244:2244:2244))
        (PORT d[10] (2085:2085:2085) (2427:2427:2427))
        (PORT d[11] (1606:1606:1606) (1869:1869:1869))
        (PORT d[12] (2583:2583:2583) (2989:2989:2989))
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1314:1314:1314))
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1260:1260:1260))
        (PORT d[0] (1455:1455:1455) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1341:1341:1341))
        (PORT d[1] (1134:1134:1134) (1339:1339:1339))
        (PORT d[2] (1079:1079:1079) (1264:1264:1264))
        (PORT d[3] (1042:1042:1042) (1232:1232:1232))
        (PORT d[4] (1013:1013:1013) (1186:1186:1186))
        (PORT d[5] (1020:1020:1020) (1196:1196:1196))
        (PORT d[6] (956:956:956) (1115:1115:1115))
        (PORT d[7] (1038:1038:1038) (1220:1220:1220))
        (PORT d[8] (1118:1118:1118) (1302:1302:1302))
        (PORT d[9] (1130:1130:1130) (1331:1331:1331))
        (PORT d[10] (1170:1170:1170) (1373:1373:1373))
        (PORT d[11] (1054:1054:1054) (1221:1221:1221))
        (PORT d[12] (1054:1054:1054) (1230:1230:1230))
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (PORT stall (1552:1552:1552) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (PORT d[0] (902:902:902) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2224:2224:2224))
        (PORT clk (1225:1225:1225) (1245:1245:1245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1439:1439:1439))
        (PORT d[1] (1216:1216:1216) (1423:1423:1423))
        (PORT d[2] (1604:1604:1604) (1902:1902:1902))
        (PORT d[3] (1216:1216:1216) (1411:1411:1411))
        (PORT d[4] (2513:2513:2513) (2925:2925:2925))
        (PORT d[5] (1312:1312:1312) (1541:1541:1541))
        (PORT d[6] (2235:2235:2235) (2594:2594:2594))
        (PORT d[7] (1522:1522:1522) (1786:1786:1786))
        (PORT d[8] (1852:1852:1852) (2187:2187:2187))
        (PORT d[9] (2528:2528:2528) (2957:2957:2957))
        (PORT d[10] (1724:1724:1724) (2020:2020:2020))
        (PORT d[11] (2827:2827:2827) (3289:3289:3289))
        (PORT d[12] (2945:2945:2945) (3424:3424:3424))
        (PORT clk (1223:1223:1223) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1428:1428:1428))
        (PORT clk (1223:1223:1223) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (PORT d[0] (1345:1345:1345) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (850:850:850) (1014:1014:1014))
        (PORT d[1] (1269:1269:1269) (1492:1492:1492))
        (PORT d[2] (1206:1206:1206) (1420:1420:1420))
        (PORT d[3] (1050:1050:1050) (1238:1238:1238))
        (PORT d[4] (1076:1076:1076) (1274:1274:1274))
        (PORT d[5] (1123:1123:1123) (1305:1305:1305))
        (PORT d[6] (964:964:964) (1141:1141:1141))
        (PORT d[7] (1004:1004:1004) (1180:1180:1180))
        (PORT d[8] (930:930:930) (1102:1102:1102))
        (PORT d[9] (1242:1242:1242) (1451:1451:1451))
        (PORT d[10] (1144:1144:1144) (1329:1329:1329))
        (PORT d[11] (1005:1005:1005) (1187:1187:1187))
        (PORT d[12] (957:957:957) (1130:1130:1130))
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (PORT stall (1618:1618:1618) (1435:1435:1435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (PORT d[0] (897:897:897) (1030:1030:1030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (548:548:548))
        (PORT datab (812:812:812) (958:958:958))
        (PORT datac (794:794:794) (935:935:935))
        (PORT datad (813:813:813) (934:934:934))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (834:834:834) (973:973:973))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (835:835:835) (975:975:975))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (485:485:485) (558:558:558))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (278:278:278) (297:297:297))
        (PORT sload (968:968:968) (1088:1088:1088))
        (PORT ena (1114:1114:1114) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT asdata (1027:1027:1027) (1168:1168:1168))
        (PORT ena (1088:1088:1088) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (611:611:611))
        (PORT datab (244:244:244) (312:312:312))
        (PORT datac (640:640:640) (764:764:764))
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (781:781:781))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (455:455:455) (520:520:520))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (506:506:506))
        (PORT datab (528:528:528) (620:620:620))
        (PORT datac (864:864:864) (989:989:989))
        (PORT datad (136:136:136) (177:177:177))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (504:504:504))
        (PORT datab (636:636:636) (731:731:731))
        (PORT datac (444:444:444) (530:530:530))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (1013:1013:1013))
        (PORT datac (437:437:437) (523:523:523))
        (PORT datad (508:508:508) (594:594:594))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (643:643:643))
        (PORT datab (1087:1087:1087) (1258:1258:1258))
        (PORT datac (520:520:520) (602:602:602))
        (PORT datad (613:613:613) (699:699:699))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (638:638:638))
        (PORT datab (580:580:580) (705:705:705))
        (PORT datac (518:518:518) (599:599:599))
        (PORT datad (614:614:614) (700:700:700))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (472:472:472))
        (PORT datab (273:273:273) (316:316:316))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (587:587:587) (690:690:690))
        (PORT datad (263:263:263) (299:299:299))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (178:178:178) (215:215:215))
        (PORT datac (622:622:622) (714:714:714))
        (PORT datad (312:312:312) (361:361:361))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffN\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (445:445:445) (481:481:481))
        (PORT ena (824:824:824) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2522:2522:2522))
        (PORT datab (816:816:816) (938:938:938))
        (PORT datad (1199:1199:1199) (1366:1366:1366))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1044:1044:1044))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[64\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1044:1044:1044))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1768:1768:1768))
        (PORT clk (1201:1201:1201) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1301:1301:1301))
        (PORT d[1] (2068:2068:2068) (2411:2411:2411))
        (PORT d[2] (2308:2308:2308) (2706:2706:2706))
        (PORT d[3] (1629:1629:1629) (1870:1870:1870))
        (PORT d[4] (1631:1631:1631) (1901:1901:1901))
        (PORT d[5] (1437:1437:1437) (1691:1691:1691))
        (PORT d[6] (2066:2066:2066) (2406:2406:2406))
        (PORT d[7] (1300:1300:1300) (1490:1490:1490))
        (PORT d[8] (1580:1580:1580) (1854:1854:1854))
        (PORT d[9] (1856:1856:1856) (2166:2166:2166))
        (PORT d[10] (2183:2183:2183) (2575:2575:2575))
        (PORT d[11] (2102:2102:2102) (2443:2443:2443))
        (PORT d[12] (2792:2792:2792) (3236:3236:3236))
        (PORT clk (1199:1199:1199) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1564:1564:1564))
        (PORT clk (1199:1199:1199) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1222:1222:1222))
        (PORT d[0] (1678:1678:1678) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1486:1486:1486))
        (PORT d[1] (1267:1267:1267) (1499:1499:1499))
        (PORT d[2] (1279:1279:1279) (1508:1508:1508))
        (PORT d[3] (1338:1338:1338) (1562:1562:1562))
        (PORT d[4] (1172:1172:1172) (1394:1394:1394))
        (PORT d[5] (1200:1200:1200) (1396:1396:1396))
        (PORT d[6] (1195:1195:1195) (1392:1392:1392))
        (PORT d[7] (1220:1220:1220) (1429:1429:1429))
        (PORT d[8] (1310:1310:1310) (1520:1520:1520))
        (PORT d[9] (1175:1175:1175) (1342:1342:1342))
        (PORT d[10] (1245:1245:1245) (1459:1459:1459))
        (PORT d[11] (1340:1340:1340) (1540:1540:1540))
        (PORT d[12] (1243:1243:1243) (1457:1457:1457))
        (PORT clk (1158:1158:1158) (1181:1181:1181))
        (PORT stall (1428:1428:1428) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1181:1181:1181))
        (PORT d[0] (1000:1000:1000) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (921:921:921) (1060:1060:1060))
        (PORT clk (1238:1238:1238) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1894:1894:1894))
        (PORT d[1] (1909:1909:1909) (2192:2192:2192))
        (PORT d[2] (1299:1299:1299) (1537:1537:1537))
        (PORT d[3] (1399:1399:1399) (1592:1592:1592))
        (PORT d[4] (1897:1897:1897) (2203:2203:2203))
        (PORT d[5] (1625:1625:1625) (1898:1898:1898))
        (PORT d[6] (2409:2409:2409) (2802:2802:2802))
        (PORT d[7] (1623:1623:1623) (1903:1903:1903))
        (PORT d[8] (1302:1302:1302) (1528:1528:1528))
        (PORT d[9] (1960:1960:1960) (2262:2262:2262))
        (PORT d[10] (2062:2062:2062) (2398:2398:2398))
        (PORT d[11] (1869:1869:1869) (2146:2146:2146))
        (PORT d[12] (1382:1382:1382) (1608:1608:1608))
        (PORT clk (1236:1236:1236) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1314:1314:1314))
        (PORT clk (1236:1236:1236) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1259:1259:1259))
        (PORT d[0] (1460:1460:1460) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1332:1332:1332))
        (PORT d[1] (1136:1136:1136) (1344:1344:1344))
        (PORT d[2] (1064:1064:1064) (1242:1242:1242))
        (PORT d[3] (1047:1047:1047) (1238:1238:1238))
        (PORT d[4] (994:994:994) (1182:1182:1182))
        (PORT d[5] (1023:1023:1023) (1199:1199:1199))
        (PORT d[6] (992:992:992) (1166:1166:1166))
        (PORT d[7] (1126:1126:1126) (1315:1315:1315))
        (PORT d[8] (1109:1109:1109) (1291:1291:1291))
        (PORT d[9] (1187:1187:1187) (1395:1395:1395))
        (PORT d[10] (985:985:985) (1158:1158:1158))
        (PORT d[11] (1206:1206:1206) (1392:1392:1392))
        (PORT d[12] (1235:1235:1235) (1434:1434:1434))
        (PORT clk (1195:1195:1195) (1218:1218:1218))
        (PORT stall (1545:1545:1545) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1218:1218:1218))
        (PORT d[0] (904:904:904) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1063:1063:1063))
        (PORT datab (858:858:858) (985:985:985))
        (PORT datac (1048:1048:1048) (1232:1232:1232))
        (PORT datad (947:947:947) (1088:1088:1088))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1210:1210:1210))
        (PORT clk (1227:1227:1227) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1273:1273:1273))
        (PORT d[1] (1401:1401:1401) (1626:1626:1626))
        (PORT d[2] (1442:1442:1442) (1709:1709:1709))
        (PORT d[3] (1098:1098:1098) (1260:1260:1260))
        (PORT d[4] (1378:1378:1378) (1598:1598:1598))
        (PORT d[5] (1144:1144:1144) (1369:1369:1369))
        (PORT d[6] (2313:2313:2313) (2678:2678:2678))
        (PORT d[7] (1645:1645:1645) (1937:1937:1937))
        (PORT d[8] (1137:1137:1137) (1347:1347:1347))
        (PORT d[9] (1761:1761:1761) (2025:2025:2025))
        (PORT d[10] (1319:1319:1319) (1513:1513:1513))
        (PORT d[11] (1967:1967:1967) (2256:2256:2256))
        (PORT d[12] (2613:2613:2613) (3033:3033:3033))
        (PORT clk (1225:1225:1225) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1451:1451:1451))
        (PORT clk (1225:1225:1225) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1248:1248:1248))
        (PORT d[0] (1573:1573:1573) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1517:1517:1517))
        (PORT d[1] (1195:1195:1195) (1422:1422:1422))
        (PORT d[2] (1070:1070:1070) (1243:1243:1243))
        (PORT d[3] (1188:1188:1188) (1396:1396:1396))
        (PORT d[4] (1121:1121:1121) (1282:1282:1282))
        (PORT d[5] (1177:1177:1177) (1368:1368:1368))
        (PORT d[6] (1130:1130:1130) (1311:1311:1311))
        (PORT d[7] (1149:1149:1149) (1345:1345:1345))
        (PORT d[8] (1102:1102:1102) (1283:1283:1283))
        (PORT d[9] (1179:1179:1179) (1382:1382:1382))
        (PORT d[10] (962:962:962) (1129:1129:1129))
        (PORT d[11] (1234:1234:1234) (1416:1416:1416))
        (PORT d[12] (1166:1166:1166) (1352:1352:1352))
        (PORT clk (1184:1184:1184) (1207:1207:1207))
        (PORT stall (1495:1495:1495) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1207:1207:1207))
        (PORT d[0] (912:912:912) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (880:880:880) (1029:1029:1029))
        (PORT clk (1229:1229:1229) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1674:1674:1674))
        (PORT d[1] (1114:1114:1114) (1292:1292:1292))
        (PORT d[2] (1038:1038:1038) (1232:1232:1232))
        (PORT d[3] (1692:1692:1692) (1933:1933:1933))
        (PORT d[4] (1295:1295:1295) (1501:1501:1501))
        (PORT d[5] (1143:1143:1143) (1362:1362:1362))
        (PORT d[6] (1665:1665:1665) (1909:1909:1909))
        (PORT d[7] (1655:1655:1655) (1952:1952:1952))
        (PORT d[8] (966:966:966) (1153:1153:1153))
        (PORT d[9] (1779:1779:1779) (2045:2045:2045))
        (PORT d[10] (1011:1011:1011) (1162:1162:1162))
        (PORT d[11] (1281:1281:1281) (1467:1467:1467))
        (PORT d[12] (2610:2610:2610) (3030:3030:3030))
        (PORT clk (1227:1227:1227) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1253:1253:1253))
        (PORT clk (1227:1227:1227) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (PORT d[0] (1404:1404:1404) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1184:1184:1184))
        (PORT d[1] (1088:1088:1088) (1230:1230:1230))
        (PORT d[2] (943:943:943) (1073:1073:1073))
        (PORT d[3] (1049:1049:1049) (1179:1179:1179))
        (PORT d[4] (977:977:977) (1124:1124:1124))
        (PORT d[5] (1112:1112:1112) (1297:1297:1297))
        (PORT d[6] (955:955:955) (1078:1078:1078))
        (PORT d[7] (1120:1120:1120) (1263:1263:1263))
        (PORT d[8] (997:997:997) (1136:1136:1136))
        (PORT d[9] (1018:1018:1018) (1202:1202:1202))
        (PORT d[10] (1069:1069:1069) (1250:1250:1250))
        (PORT d[11] (1085:1085:1085) (1251:1251:1251))
        (PORT d[12] (1078:1078:1078) (1262:1262:1262))
        (PORT clk (1186:1186:1186) (1210:1210:1210))
        (PORT stall (1397:1397:1397) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1210:1210:1210))
        (PORT d[0] (903:903:903) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1064:1064:1064))
        (PORT datab (863:863:863) (990:990:990))
        (PORT datac (734:734:734) (843:843:843))
        (PORT datad (590:590:590) (689:689:689))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (685:685:685) (804:804:804))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1705:1705:1705))
        (PORT d[1] (1109:1109:1109) (1276:1276:1276))
        (PORT d[2] (1327:1327:1327) (1565:1565:1565))
        (PORT d[3] (2083:2083:2083) (2412:2412:2412))
        (PORT d[4] (916:916:916) (1045:1045:1045))
        (PORT d[5] (1591:1591:1591) (1886:1886:1886))
        (PORT d[6] (1094:1094:1094) (1244:1244:1244))
        (PORT d[7] (1530:1530:1530) (1794:1794:1794))
        (PORT d[8] (1129:1129:1129) (1339:1339:1339))
        (PORT d[9] (2591:2591:2591) (3023:3023:3023))
        (PORT d[10] (1109:1109:1109) (1270:1270:1270))
        (PORT d[11] (1245:1245:1245) (1427:1427:1427))
        (PORT d[12] (2592:2592:2592) (3012:3012:3012))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1058:1058:1058))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1240:1240:1240))
        (PORT d[0] (1280:1280:1280) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1172:1172:1172))
        (PORT d[1] (1055:1055:1055) (1248:1248:1248))
        (PORT d[2] (1217:1217:1217) (1426:1426:1426))
        (PORT d[3] (986:986:986) (1118:1118:1118))
        (PORT d[4] (934:934:934) (1097:1097:1097))
        (PORT d[5] (1241:1241:1241) (1398:1398:1398))
        (PORT d[6] (985:985:985) (1112:1112:1112))
        (PORT d[7] (1116:1116:1116) (1261:1261:1261))
        (PORT d[8] (1234:1234:1234) (1442:1442:1442))
        (PORT d[9] (974:974:974) (1096:1096:1096))
        (PORT d[10] (1051:1051:1051) (1174:1174:1174))
        (PORT d[11] (1067:1067:1067) (1227:1227:1227))
        (PORT d[12] (1033:1033:1033) (1206:1206:1206))
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT stall (1173:1173:1173) (1061:1061:1061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT d[0] (660:660:660) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (483:483:483) (574:574:574))
        (PORT clk (1221:1221:1221) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1144:1144:1144))
        (PORT d[1] (1333:1333:1333) (1534:1534:1534))
        (PORT d[2] (1070:1070:1070) (1255:1255:1255))
        (PORT d[3] (1930:1930:1930) (2212:2212:2212))
        (PORT d[4] (898:898:898) (1024:1024:1024))
        (PORT d[5] (1355:1355:1355) (1611:1611:1611))
        (PORT d[6] (1767:1767:1767) (2030:2030:2030))
        (PORT d[7] (1296:1296:1296) (1473:1473:1473))
        (PORT d[8] (964:964:964) (1154:1154:1154))
        (PORT d[9] (1857:1857:1857) (2140:2140:2140))
        (PORT d[10] (1320:1320:1320) (1517:1517:1517))
        (PORT d[11] (973:973:973) (1121:1121:1121))
        (PORT d[12] (2608:2608:2608) (3025:3025:3025))
        (PORT clk (1219:1219:1219) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1185:1185:1185))
        (PORT clk (1219:1219:1219) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1243:1243:1243))
        (PORT d[0] (1368:1368:1368) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (1066:1066:1066))
        (PORT d[1] (1225:1225:1225) (1441:1441:1441))
        (PORT d[2] (884:884:884) (999:999:999))
        (PORT d[3] (878:878:878) (982:982:982))
        (PORT d[4] (909:909:909) (1068:1068:1068))
        (PORT d[5] (984:984:984) (1111:1111:1111))
        (PORT d[6] (964:964:964) (1088:1088:1088))
        (PORT d[7] (1102:1102:1102) (1295:1295:1295))
        (PORT d[8] (1068:1068:1068) (1255:1255:1255))
        (PORT d[9] (1065:1065:1065) (1235:1235:1235))
        (PORT d[10] (1084:1084:1084) (1213:1213:1213))
        (PORT d[11] (1032:1032:1032) (1182:1182:1182))
        (PORT d[12] (1010:1010:1010) (1179:1179:1179))
        (PORT clk (1178:1178:1178) (1202:1202:1202))
        (PORT stall (1481:1481:1481) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1202:1202:1202))
        (PORT d[0] (821:821:821) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1203:1203:1203))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1063:1063:1063))
        (PORT datab (857:857:857) (984:984:984))
        (PORT datac (562:562:562) (643:643:643))
        (PORT datad (399:399:399) (461:461:461))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (681:681:681) (804:804:804))
        (PORT clk (1230:1230:1230) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1073:1073:1073))
        (PORT d[1] (1110:1110:1110) (1296:1296:1296))
        (PORT d[2] (1213:1213:1213) (1428:1428:1428))
        (PORT d[3] (1522:1522:1522) (1752:1752:1752))
        (PORT d[4] (1286:1286:1286) (1502:1502:1502))
        (PORT d[5] (1342:1342:1342) (1594:1594:1594))
        (PORT d[6] (1767:1767:1767) (2023:2023:2023))
        (PORT d[7] (1824:1824:1824) (2140:2140:2140))
        (PORT d[8] (1281:1281:1281) (1518:1518:1518))
        (PORT d[9] (1853:1853:1853) (2137:2137:2137))
        (PORT d[10] (994:994:994) (1147:1147:1147))
        (PORT d[11] (1775:1775:1775) (2034:2034:2034))
        (PORT d[12] (2797:2797:2797) (3245:3245:3245))
        (PORT clk (1228:1228:1228) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1324:1324:1324))
        (PORT clk (1228:1228:1228) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1251:1251:1251))
        (PORT d[0] (1458:1458:1458) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1087:1087:1087))
        (PORT d[1] (894:894:894) (1015:1015:1015))
        (PORT d[2] (897:897:897) (1014:1014:1014))
        (PORT d[3] (895:895:895) (1005:1005:1005))
        (PORT d[4] (1005:1005:1005) (1168:1168:1168))
        (PORT d[5] (1122:1122:1122) (1259:1259:1259))
        (PORT d[6] (966:966:966) (1091:1091:1091))
        (PORT d[7] (1090:1090:1090) (1225:1225:1225))
        (PORT d[8] (962:962:962) (1092:1092:1092))
        (PORT d[9] (1074:1074:1074) (1244:1244:1244))
        (PORT d[10] (952:952:952) (1120:1120:1120))
        (PORT d[11] (1053:1053:1053) (1212:1212:1212))
        (PORT d[12] (1015:1015:1015) (1182:1182:1182))
        (PORT clk (1187:1187:1187) (1210:1210:1210))
        (PORT stall (1553:1553:1553) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1210:1210:1210))
        (PORT d[0] (827:827:827) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2629:2629:2629))
        (PORT clk (1217:1217:1217) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (2017:2017:2017))
        (PORT d[1] (2256:2256:2256) (2642:2642:2642))
        (PORT d[2] (1506:1506:1506) (1774:1774:1774))
        (PORT d[3] (2268:2268:2268) (2601:2601:2601))
        (PORT d[4] (1840:1840:1840) (2124:2124:2124))
        (PORT d[5] (1314:1314:1314) (1558:1558:1558))
        (PORT d[6] (2029:2029:2029) (2363:2363:2363))
        (PORT d[7] (1332:1332:1332) (1575:1575:1575))
        (PORT d[8] (1751:1751:1751) (2040:2040:2040))
        (PORT d[9] (1531:1531:1531) (1787:1787:1787))
        (PORT d[10] (2243:2243:2243) (2609:2609:2609))
        (PORT d[11] (1955:1955:1955) (2267:2267:2267))
        (PORT d[12] (2653:2653:2653) (3069:3069:3069))
        (PORT clk (1215:1215:1215) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1240:1240:1240))
        (PORT clk (1215:1215:1215) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1237:1237:1237))
        (PORT d[0] (1528:1528:1528) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1566:1566:1566))
        (PORT d[1] (1139:1139:1139) (1349:1349:1349))
        (PORT d[2] (1305:1305:1305) (1511:1511:1511))
        (PORT d[3] (1401:1401:1401) (1633:1633:1633))
        (PORT d[4] (1080:1080:1080) (1278:1278:1278))
        (PORT d[5] (1222:1222:1222) (1425:1425:1425))
        (PORT d[6] (1163:1163:1163) (1354:1354:1354))
        (PORT d[7] (1234:1234:1234) (1436:1436:1436))
        (PORT d[8] (1305:1305:1305) (1526:1526:1526))
        (PORT d[9] (1122:1122:1122) (1302:1302:1302))
        (PORT d[10] (1207:1207:1207) (1417:1417:1417))
        (PORT d[11] (1305:1305:1305) (1527:1527:1527))
        (PORT d[12] (1246:1246:1246) (1448:1448:1448))
        (PORT clk (1174:1174:1174) (1196:1196:1196))
        (PORT stall (1434:1434:1434) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1196:1196:1196))
        (PORT d[0] (950:950:950) (1084:1084:1084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1063:1063:1063))
        (PORT datab (857:857:857) (985:985:985))
        (PORT datac (566:566:566) (649:649:649))
        (PORT datad (869:869:869) (1001:1001:1001))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (1006:1006:1006))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (873:873:873) (1005:1005:1005))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (672:672:672))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1044:1044:1044))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (280:280:280) (299:299:299))
        (PORT sload (998:998:998) (1144:1144:1144))
        (PORT ena (1173:1173:1173) (1317:1317:1317))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT asdata (1390:1390:1390) (1574:1574:1574))
        (PORT ena (961:961:961) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (442:442:442))
        (PORT datab (330:330:330) (406:406:406))
        (PORT datac (271:271:271) (306:306:306))
        (PORT datad (334:334:334) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (PORT datab (496:496:496) (587:587:587))
        (PORT datac (611:611:611) (700:700:700))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (836:836:836) (947:947:947))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1093:1093:1093) (1242:1242:1242))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (820:820:820) (925:925:925))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (707:707:707) (799:799:799))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (890:890:890) (1015:1015:1015))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (687:687:687) (773:773:773))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (559:559:559) (633:633:633))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1090:1090:1090) (1236:1236:1236))
        (PORT sload (765:765:765) (846:846:846))
        (PORT ena (485:485:485) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (451:451:451))
        (PORT datac (531:531:531) (631:631:631))
        (PORT datad (430:430:430) (507:507:507))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (555:555:555))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (507:507:507) (594:594:594))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1055:1055:1055))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (645:645:645) (708:708:708))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (560:560:560))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (212:212:212) (266:266:266))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (508:508:508) (599:599:599))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (644:644:644) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (667:667:667) (736:736:736))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (503:503:503) (566:566:566))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (1427:1427:1427) (1618:1618:1618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (687:687:687) (778:778:778))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (651:651:651) (717:717:717))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (456:456:456) (521:521:521))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (522:522:522))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (561:561:561))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT asdata (622:622:622) (678:678:678))
        (PORT ena (1116:1116:1116) (1230:1230:1230))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (522:522:522) (613:613:613))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1060:1060:1060))
        (PORT asdata (478:478:478) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (877:877:877) (1020:1020:1020))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT asdata (639:639:639) (709:709:709))
        (PORT ena (709:709:709) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT asdata (644:644:644) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (471:471:471) (551:551:551))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (709:709:709) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT asdata (547:547:547) (625:625:625))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT asdata (728:728:728) (797:797:797))
        (PORT ena (709:709:709) (786:786:786))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (833:833:833))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1062:1062:1062))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (117:117:117) (152:152:152))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (402:402:402))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (829:829:829) (906:906:906))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1060:1060:1060))
        (PORT asdata (341:341:341) (398:398:398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1264:1264:1264))
        (PORT asdata (650:650:650) (718:718:718))
        (PORT ena (829:829:829) (906:906:906))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (308:308:308) (348:348:348))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (357:357:357) (428:428:428))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (204:204:204))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (168:168:168) (223:223:223))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1264:1264:1264))
        (PORT asdata (613:613:613) (672:672:672))
        (PORT ena (829:829:829) (906:906:906))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (605:605:605))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1264:1264:1264))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (829:829:829) (906:906:906))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (271:271:271) (315:315:315))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (PORT datac (602:602:602) (692:692:692))
        (PORT datad (414:414:414) (461:461:461))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1744:1744:1744))
        (PORT clk (1222:1222:1222) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2119:2119:2119))
        (PORT d[1] (2275:2275:2275) (2661:2661:2661))
        (PORT d[2] (1532:1532:1532) (1813:1813:1813))
        (PORT d[3] (2445:2445:2445) (2814:2814:2814))
        (PORT d[4] (1851:1851:1851) (2105:2105:2105))
        (PORT d[5] (1470:1470:1470) (1738:1738:1738))
        (PORT d[6] (1967:1967:1967) (2294:2294:2294))
        (PORT d[7] (1881:1881:1881) (2209:2209:2209))
        (PORT d[8] (1383:1383:1383) (1632:1632:1632))
        (PORT d[9] (1950:1950:1950) (2261:2261:2261))
        (PORT d[10] (1707:1707:1707) (1984:1984:1984))
        (PORT d[11] (2088:2088:2088) (2440:2440:2440))
        (PORT d[12] (2257:2257:2257) (2606:2606:2606))
        (PORT clk (1220:1220:1220) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1286:1286:1286))
        (PORT clk (1220:1220:1220) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1244:1244:1244))
        (PORT d[0] (1439:1439:1439) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1406:1406:1406))
        (PORT d[1] (1164:1164:1164) (1378:1378:1378))
        (PORT d[2] (1252:1252:1252) (1455:1455:1455))
        (PORT d[3] (1245:1245:1245) (1467:1467:1467))
        (PORT d[4] (1123:1123:1123) (1304:1304:1304))
        (PORT d[5] (1214:1214:1214) (1415:1415:1415))
        (PORT d[6] (1236:1236:1236) (1430:1430:1430))
        (PORT d[7] (1270:1270:1270) (1477:1477:1477))
        (PORT d[8] (1282:1282:1282) (1506:1506:1506))
        (PORT d[9] (1220:1220:1220) (1407:1407:1407))
        (PORT d[10] (1298:1298:1298) (1521:1521:1521))
        (PORT d[11] (1267:1267:1267) (1470:1470:1470))
        (PORT d[12] (1118:1118:1118) (1322:1322:1322))
        (PORT clk (1179:1179:1179) (1203:1203:1203))
        (PORT stall (1459:1459:1459) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1203:1203:1203))
        (PORT d[0] (711:711:711) (799:799:799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1748:1748:1748))
        (PORT clk (1201:1201:1201) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1452:1452:1452))
        (PORT d[1] (1686:1686:1686) (1975:1975:1975))
        (PORT d[2] (2110:2110:2110) (2469:2469:2469))
        (PORT d[3] (1590:1590:1590) (1843:1843:1843))
        (PORT d[4] (2141:2141:2141) (2500:2500:2500))
        (PORT d[5] (1315:1315:1315) (1544:1544:1544))
        (PORT d[6] (2047:2047:2047) (2379:2379:2379))
        (PORT d[7] (1158:1158:1158) (1371:1371:1371))
        (PORT d[8] (1767:1767:1767) (2086:2086:2086))
        (PORT d[9] (2153:2153:2153) (2516:2516:2516))
        (PORT d[10] (2121:2121:2121) (2500:2500:2500))
        (PORT d[11] (2319:2319:2319) (2702:2702:2702))
        (PORT d[12] (3134:3134:3134) (3645:3645:3645))
        (PORT clk (1199:1199:1199) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1567:1567:1567))
        (PORT clk (1199:1199:1199) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1220:1220:1220))
        (PORT d[0] (1540:1540:1540) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1221:1221:1221))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1184:1184:1184))
        (PORT d[1] (1298:1298:1298) (1521:1521:1521))
        (PORT d[2] (1233:1233:1233) (1451:1451:1451))
        (PORT d[3] (1324:1324:1324) (1556:1556:1556))
        (PORT d[4] (1081:1081:1081) (1281:1281:1281))
        (PORT d[5] (1215:1215:1215) (1410:1410:1410))
        (PORT d[6] (1269:1269:1269) (1483:1483:1483))
        (PORT d[7] (1238:1238:1238) (1463:1463:1463))
        (PORT d[8] (1131:1131:1131) (1333:1333:1333))
        (PORT d[9] (1239:1239:1239) (1443:1443:1443))
        (PORT d[10] (1223:1223:1223) (1436:1436:1436))
        (PORT d[11] (1328:1328:1328) (1546:1546:1546))
        (PORT d[12] (1286:1286:1286) (1494:1494:1494))
        (PORT clk (1158:1158:1158) (1179:1179:1179))
        (PORT stall (1383:1383:1383) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1179:1179:1179))
        (PORT d[0] (949:949:949) (1064:1064:1064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1180:1180:1180))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (588:588:588))
        (PORT datab (664:664:664) (780:780:780))
        (PORT datac (861:861:861) (1003:1003:1003))
        (PORT datad (916:916:916) (1066:1066:1066))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1812:1812:1812))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1106:1106:1106))
        (PORT d[1] (1183:1183:1183) (1385:1385:1385))
        (PORT d[2] (1763:1763:1763) (2072:2072:2072))
        (PORT d[3] (1293:1293:1293) (1505:1505:1505))
        (PORT d[4] (1921:1921:1921) (2237:2237:2237))
        (PORT d[5] (1290:1290:1290) (1515:1515:1515))
        (PORT d[6] (1830:1830:1830) (2127:2127:2127))
        (PORT d[7] (1056:1056:1056) (1232:1232:1232))
        (PORT d[8] (1424:1424:1424) (1689:1689:1689))
        (PORT d[9] (1305:1305:1305) (1516:1516:1516))
        (PORT d[10] (2165:2165:2165) (2556:2556:2556))
        (PORT d[11] (2151:2151:2151) (2511:2511:2511))
        (PORT d[12] (1692:1692:1692) (1962:1962:1962))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1169:1169:1169))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1240:1240:1240))
        (PORT d[0] (1186:1186:1186) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1290:1290:1290))
        (PORT d[1] (1014:1014:1014) (1184:1184:1184))
        (PORT d[2] (954:954:954) (1127:1127:1127))
        (PORT d[3] (1163:1163:1163) (1344:1344:1344))
        (PORT d[4] (883:883:883) (1052:1052:1052))
        (PORT d[5] (1099:1099:1099) (1275:1275:1275))
        (PORT d[6] (1021:1021:1021) (1184:1184:1184))
        (PORT d[7] (1149:1149:1149) (1332:1332:1332))
        (PORT d[8] (950:950:950) (1103:1103:1103))
        (PORT d[9] (1267:1267:1267) (1447:1447:1447))
        (PORT d[10] (1148:1148:1148) (1353:1353:1353))
        (PORT d[11] (1050:1050:1050) (1229:1229:1229))
        (PORT d[12] (1103:1103:1103) (1263:1263:1263))
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT stall (1302:1302:1302) (1180:1180:1180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1199:1199:1199))
        (PORT d[0] (856:856:856) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1200:1200:1200))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1768:1768:1768))
        (PORT clk (1216:1216:1216) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2132:2132:2132))
        (PORT d[1] (2089:2089:2089) (2446:2446:2446))
        (PORT d[2] (1521:1521:1521) (1801:1801:1801))
        (PORT d[3] (2564:2564:2564) (2948:2948:2948))
        (PORT d[4] (1543:1543:1543) (1759:1759:1759))
        (PORT d[5] (2001:2001:2001) (2347:2347:2347))
        (PORT d[6] (2081:2081:2081) (2368:2368:2368))
        (PORT d[7] (1875:1875:1875) (2202:2202:2202))
        (PORT d[8] (1374:1374:1374) (1620:1620:1620))
        (PORT d[9] (2329:2329:2329) (2702:2702:2702))
        (PORT d[10] (1551:1551:1551) (1815:1815:1815))
        (PORT d[11] (2048:2048:2048) (2391:2391:2391))
        (PORT d[12] (2238:2238:2238) (2586:2586:2586))
        (PORT clk (1214:1214:1214) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1284:1284:1284))
        (PORT clk (1214:1214:1214) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (PORT d[0] (1435:1435:1435) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1459:1459:1459))
        (PORT d[1] (1333:1333:1333) (1554:1554:1554))
        (PORT d[2] (1131:1131:1131) (1319:1319:1319))
        (PORT d[3] (1251:1251:1251) (1472:1472:1472))
        (PORT d[4] (1151:1151:1151) (1338:1338:1338))
        (PORT d[5] (1207:1207:1207) (1401:1401:1401))
        (PORT d[6] (1255:1255:1255) (1457:1457:1457))
        (PORT d[7] (1284:1284:1284) (1497:1497:1497))
        (PORT d[8] (1326:1326:1326) (1554:1554:1554))
        (PORT d[9] (1193:1193:1193) (1393:1393:1393))
        (PORT d[10] (1340:1340:1340) (1566:1566:1566))
        (PORT d[11] (1238:1238:1238) (1440:1440:1440))
        (PORT d[12] (1138:1138:1138) (1342:1342:1342))
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (PORT stall (1465:1465:1465) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (PORT d[0] (933:933:933) (1066:1066:1066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (588:588:588))
        (PORT datab (664:664:664) (780:780:780))
        (PORT datac (902:902:902) (1031:1031:1031))
        (PORT datad (882:882:882) (1022:1022:1022))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1712:1712:1712))
        (PORT clk (1221:1221:1221) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1684:1684:1684))
        (PORT d[1] (1848:1848:1848) (2150:2150:2150))
        (PORT d[2] (1501:1501:1501) (1768:1768:1768))
        (PORT d[3] (2528:2528:2528) (2888:2888:2888))
        (PORT d[4] (2033:2033:2033) (2360:2360:2360))
        (PORT d[5] (1628:1628:1628) (1908:1908:1908))
        (PORT d[6] (2219:2219:2219) (2583:2583:2583))
        (PORT d[7] (1636:1636:1636) (1917:1917:1917))
        (PORT d[8] (1031:1031:1031) (1224:1224:1224))
        (PORT d[9] (1517:1517:1517) (1765:1765:1765))
        (PORT d[10] (1904:1904:1904) (2218:2218:2218))
        (PORT d[11] (2266:2266:2266) (2610:2610:2610))
        (PORT d[12] (2474:2474:2474) (2872:2872:2872))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1239:1239:1239))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (PORT d[0] (1415:1415:1415) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1520:1520:1520))
        (PORT d[1] (1130:1130:1130) (1326:1326:1326))
        (PORT d[2] (1261:1261:1261) (1465:1465:1465))
        (PORT d[3] (1384:1384:1384) (1612:1612:1612))
        (PORT d[4] (1102:1102:1102) (1312:1312:1312))
        (PORT d[5] (1203:1203:1203) (1403:1403:1403))
        (PORT d[6] (1181:1181:1181) (1377:1377:1377))
        (PORT d[7] (1263:1263:1263) (1501:1501:1501))
        (PORT d[8] (1320:1320:1320) (1539:1539:1539))
        (PORT d[9] (1116:1116:1116) (1300:1300:1300))
        (PORT d[10] (1185:1185:1185) (1385:1385:1385))
        (PORT d[11] (1219:1219:1219) (1419:1419:1419))
        (PORT d[12] (1282:1282:1282) (1494:1494:1494))
        (PORT clk (1178:1178:1178) (1201:1201:1201))
        (PORT stall (1463:1463:1463) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1201:1201:1201))
        (PORT d[0] (872:872:872) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1567:1567:1567))
        (PORT clk (1202:1202:1202) (1223:1223:1223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1919:1919:1919))
        (PORT d[1] (1908:1908:1908) (2244:2244:2244))
        (PORT d[2] (1309:1309:1309) (1534:1534:1534))
        (PORT d[3] (2936:2936:2936) (3403:3403:3403))
        (PORT d[4] (1437:1437:1437) (1638:1638:1638))
        (PORT d[5] (1707:1707:1707) (2031:2031:2031))
        (PORT d[6] (1815:1815:1815) (2073:2073:2073))
        (PORT d[7] (1835:1835:1835) (2162:2162:2162))
        (PORT d[8] (1606:1606:1606) (1885:1885:1885))
        (PORT d[9] (2601:2601:2601) (3005:3005:3005))
        (PORT d[10] (1660:1660:1660) (1919:1919:1919))
        (PORT d[11] (2224:2224:2224) (2589:2589:2589))
        (PORT d[12] (2216:2216:2216) (2564:2564:2564))
        (PORT clk (1200:1200:1200) (1221:1221:1221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1387:1387:1387))
        (PORT clk (1200:1200:1200) (1221:1221:1221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (PORT d[0] (1368:1368:1368) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1462:1462:1462))
        (PORT d[1] (1299:1299:1299) (1545:1545:1545))
        (PORT d[2] (1055:1055:1055) (1237:1237:1237))
        (PORT d[3] (1147:1147:1147) (1319:1319:1319))
        (PORT d[4] (1023:1023:1023) (1201:1201:1201))
        (PORT d[5] (1097:1097:1097) (1279:1279:1279))
        (PORT d[6] (1230:1230:1230) (1433:1433:1433))
        (PORT d[7] (1305:1305:1305) (1531:1531:1531))
        (PORT d[8] (1321:1321:1321) (1517:1517:1517))
        (PORT d[9] (1232:1232:1232) (1450:1450:1450))
        (PORT d[10] (1274:1274:1274) (1487:1487:1487))
        (PORT d[11] (1296:1296:1296) (1475:1475:1475))
        (PORT d[12] (954:954:954) (1138:1138:1138))
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (PORT stall (1302:1302:1302) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (PORT d[0] (878:878:878) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1183:1183:1183))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (589:589:589))
        (PORT datab (666:666:666) (782:782:782))
        (PORT datac (951:951:951) (1104:1104:1104))
        (PORT datad (935:935:935) (1085:1085:1085))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (989:989:989))
        (PORT clk (1215:1215:1215) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1343:1343:1343))
        (PORT d[1] (937:937:937) (1091:1091:1091))
        (PORT d[2] (1667:1667:1667) (1965:1965:1965))
        (PORT d[3] (1182:1182:1182) (1357:1357:1357))
        (PORT d[4] (2194:2194:2194) (2512:2512:2512))
        (PORT d[5] (2094:2094:2094) (2468:2468:2468))
        (PORT d[6] (1587:1587:1587) (1847:1847:1847))
        (PORT d[7] (1977:1977:1977) (2324:2324:2324))
        (PORT d[8] (1472:1472:1472) (1716:1716:1716))
        (PORT d[9] (2707:2707:2707) (3153:3153:3153))
        (PORT d[10] (1394:1394:1394) (1624:1624:1624))
        (PORT d[11] (1320:1320:1320) (1551:1551:1551))
        (PORT d[12] (1244:1244:1244) (1443:1443:1443))
        (PORT clk (1213:1213:1213) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (782:782:782))
        (PORT clk (1213:1213:1213) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1236:1236:1236))
        (PORT d[0] (1009:1009:1009) (1075:1075:1075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1400:1400:1400))
        (PORT d[1] (929:929:929) (1099:1099:1099))
        (PORT d[2] (1013:1013:1013) (1178:1178:1178))
        (PORT d[3] (762:762:762) (874:874:874))
        (PORT d[4] (1010:1010:1010) (1188:1188:1188))
        (PORT d[5] (927:927:927) (1057:1057:1057))
        (PORT d[6] (931:931:931) (1073:1073:1073))
        (PORT d[7] (965:965:965) (1119:1119:1119))
        (PORT d[8] (1131:1131:1131) (1316:1316:1316))
        (PORT d[9] (926:926:926) (1068:1068:1068))
        (PORT d[10] (1072:1072:1072) (1251:1251:1251))
        (PORT d[11] (969:969:969) (1099:1099:1099))
        (PORT d[12] (718:718:718) (842:842:842))
        (PORT clk (1172:1172:1172) (1195:1195:1195))
        (PORT stall (1045:1045:1045) (975:975:975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1195:1195:1195))
        (PORT d[0] (691:691:691) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1702:1702:1702))
        (PORT clk (1212:1212:1212) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1837:1837:1837))
        (PORT d[1] (1698:1698:1698) (1990:1990:1990))
        (PORT d[2] (1662:1662:1662) (1950:1950:1950))
        (PORT d[3] (2543:2543:2543) (2906:2906:2906))
        (PORT d[4] (1812:1812:1812) (2088:2088:2088))
        (PORT d[5] (1285:1285:1285) (1506:1506:1506))
        (PORT d[6] (2070:2070:2070) (2408:2408:2408))
        (PORT d[7] (1622:1622:1622) (1900:1900:1900))
        (PORT d[8] (1905:1905:1905) (2218:2218:2218))
        (PORT d[9] (1777:1777:1777) (2057:2057:2057))
        (PORT d[10] (2237:2237:2237) (2606:2606:2606))
        (PORT d[11] (2113:2113:2113) (2443:2443:2443))
        (PORT d[12] (2489:2489:2489) (2883:2883:2883))
        (PORT clk (1210:1210:1210) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1457:1457:1457))
        (PORT clk (1210:1210:1210) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1233:1233:1233))
        (PORT d[0] (1585:1585:1585) (1750:1750:1750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1321:1321:1321))
        (PORT d[1] (1253:1253:1253) (1476:1476:1476))
        (PORT d[2] (1323:1323:1323) (1545:1545:1545))
        (PORT d[3] (1218:1218:1218) (1430:1430:1430))
        (PORT d[4] (1244:1244:1244) (1462:1462:1462))
        (PORT d[5] (1354:1354:1354) (1564:1564:1564))
        (PORT d[6] (1337:1337:1337) (1552:1552:1552))
        (PORT d[7] (1226:1226:1226) (1453:1453:1453))
        (PORT d[8] (1306:1306:1306) (1522:1522:1522))
        (PORT d[9] (1283:1283:1283) (1488:1488:1488))
        (PORT d[10] (1190:1190:1190) (1396:1396:1396))
        (PORT d[11] (1222:1222:1222) (1422:1422:1422))
        (PORT d[12] (1102:1102:1102) (1291:1291:1291))
        (PORT clk (1169:1169:1169) (1192:1192:1192))
        (PORT stall (1437:1437:1437) (1270:1270:1270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1192:1192:1192))
        (PORT d[0] (942:942:942) (1074:1074:1074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (587:587:587))
        (PORT datab (663:663:663) (779:779:779))
        (PORT datac (520:520:520) (588:588:588))
        (PORT datad (1085:1085:1085) (1256:1256:1256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (669:669:669))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (567:567:567) (673:673:673))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (575:575:575) (659:659:659))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (281:281:281) (301:301:301))
        (PORT sload (642:642:642) (718:718:718))
        (PORT ena (815:815:815) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (419:419:419))
        (PORT datab (691:691:691) (813:813:813))
        (PORT datac (344:344:344) (400:400:400))
        (PORT datad (376:376:376) (430:430:430))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (744:744:744))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datac (163:163:163) (192:192:192))
        (PORT datad (376:376:376) (431:431:431))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (539:539:539))
        (PORT datab (325:325:325) (380:380:380))
        (PORT datac (321:321:321) (369:369:369))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (745:745:745))
        (PORT datab (740:740:740) (844:844:844))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1024:1024:1024) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (611:611:611) (697:697:697))
        (PORT datad (507:507:507) (582:582:582))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (630:630:630))
        (PORT datab (786:786:786) (931:931:931))
        (PORT datac (756:756:756) (884:884:884))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datab (782:782:782) (928:928:928))
        (PORT datac (451:451:451) (515:515:515))
        (PORT datad (323:323:323) (373:373:373))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (402:402:402))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (177:177:177) (213:213:213))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1056:1056:1056))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (854:854:854) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (346:346:346) (406:406:406))
        (PORT datad (2192:2192:2192) (2466:2466:2466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[56\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1055:1055:1055))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (407:407:407))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1548:1548:1548))
        (PORT clk (1197:1197:1197) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1527:1527:1527))
        (PORT d[1] (1746:1746:1746) (2034:2034:2034))
        (PORT d[2] (1880:1880:1880) (2217:2217:2217))
        (PORT d[3] (1768:1768:1768) (2058:2058:2058))
        (PORT d[4] (2519:2519:2519) (2939:2939:2939))
        (PORT d[5] (1801:1801:1801) (2114:2114:2114))
        (PORT d[6] (1687:1687:1687) (1963:1963:1963))
        (PORT d[7] (1816:1816:1816) (2134:2134:2134))
        (PORT d[8] (1527:1527:1527) (1811:1811:1811))
        (PORT d[9] (2494:2494:2494) (2921:2921:2921))
        (PORT d[10] (1639:1639:1639) (1912:1912:1912))
        (PORT d[11] (2176:2176:2176) (2541:2541:2541))
        (PORT d[12] (2833:2833:2833) (3298:3298:3298))
        (PORT clk (1195:1195:1195) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1220:1220:1220))
        (PORT clk (1195:1195:1195) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1216:1216:1216))
        (PORT d[0] (1387:1387:1387) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1393:1393:1393))
        (PORT d[1] (1176:1176:1176) (1389:1389:1389))
        (PORT d[2] (1125:1125:1125) (1329:1329:1329))
        (PORT d[3] (1317:1317:1317) (1546:1546:1546))
        (PORT d[4] (1188:1188:1188) (1400:1400:1400))
        (PORT d[5] (955:955:955) (1114:1114:1114))
        (PORT d[6] (1137:1137:1137) (1338:1338:1338))
        (PORT d[7] (1209:1209:1209) (1419:1419:1419))
        (PORT d[8] (1214:1214:1214) (1430:1430:1430))
        (PORT d[9] (1238:1238:1238) (1455:1455:1455))
        (PORT d[10] (1122:1122:1122) (1315:1315:1315))
        (PORT d[11] (1044:1044:1044) (1233:1233:1233))
        (PORT d[12] (1243:1243:1243) (1440:1440:1440))
        (PORT clk (1154:1154:1154) (1175:1175:1175))
        (PORT stall (1417:1417:1417) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1175:1175:1175))
        (PORT d[0] (838:838:838) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1859:1859:1859))
        (PORT clk (1205:1205:1205) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1500:1500:1500))
        (PORT d[1] (1756:1756:1756) (2042:2042:2042))
        (PORT d[2] (1685:1685:1685) (2002:2002:2002))
        (PORT d[3] (1750:1750:1750) (2027:2027:2027))
        (PORT d[4] (2573:2573:2573) (2996:2996:2996))
        (PORT d[5] (1820:1820:1820) (2134:2134:2134))
        (PORT d[6] (1835:1835:1835) (2135:2135:2135))
        (PORT d[7] (1835:1835:1835) (2157:2157:2157))
        (PORT d[8] (1789:1789:1789) (2106:2106:2106))
        (PORT d[9] (2826:2826:2826) (3288:3288:3288))
        (PORT d[10] (1936:1936:1936) (2257:2257:2257))
        (PORT d[11] (2367:2367:2367) (2768:2768:2768))
        (PORT d[12] (2843:2843:2843) (3314:3314:3314))
        (PORT clk (1203:1203:1203) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1335:1335:1335))
        (PORT clk (1203:1203:1203) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1224:1224:1224))
        (PORT d[0] (1479:1479:1479) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1185:1185:1185))
        (PORT d[1] (1340:1340:1340) (1573:1573:1573))
        (PORT d[2] (1277:1277:1277) (1494:1494:1494))
        (PORT d[3] (1324:1324:1324) (1556:1556:1556))
        (PORT d[4] (1348:1348:1348) (1583:1583:1583))
        (PORT d[5] (940:940:940) (1096:1096:1096))
        (PORT d[6] (1155:1155:1155) (1361:1361:1361))
        (PORT d[7] (1205:1205:1205) (1413:1413:1413))
        (PORT d[8] (1220:1220:1220) (1433:1433:1433))
        (PORT d[9] (1248:1248:1248) (1473:1473:1473))
        (PORT d[10] (1094:1094:1094) (1285:1285:1285))
        (PORT d[11] (1166:1166:1166) (1362:1362:1362))
        (PORT d[12] (1159:1159:1159) (1345:1345:1345))
        (PORT clk (1162:1162:1162) (1183:1183:1183))
        (PORT stall (1397:1397:1397) (1270:1270:1270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1183:1183:1183))
        (PORT d[0] (903:903:903) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (972:972:972))
        (PORT datab (406:406:406) (489:489:489))
        (PORT datac (920:920:920) (1068:1068:1068))
        (PORT datad (867:867:867) (1001:1001:1001))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1380:1380:1380))
        (PORT clk (1208:1208:1208) (1229:1229:1229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2098:2098:2098))
        (PORT d[1] (2089:2089:2089) (2451:2451:2451))
        (PORT d[2] (1340:1340:1340) (1580:1580:1580))
        (PORT d[3] (2793:2793:2793) (3225:3225:3225))
        (PORT d[4] (1702:1702:1702) (1934:1934:1934))
        (PORT d[5] (1958:1958:1958) (2293:2293:2293))
        (PORT d[6] (1914:1914:1914) (2231:2231:2231))
        (PORT d[7] (1670:1670:1670) (1953:1953:1953))
        (PORT d[8] (1188:1188:1188) (1405:1405:1405))
        (PORT d[9] (2311:2311:2311) (2683:2683:2683))
        (PORT d[10] (1674:1674:1674) (1943:1943:1943))
        (PORT d[11] (1892:1892:1892) (2216:2216:2216))
        (PORT d[12] (2233:2233:2233) (2574:2574:2574))
        (PORT clk (1206:1206:1206) (1227:1227:1227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1239:1239:1239))
        (PORT clk (1206:1206:1206) (1227:1227:1227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1229:1229:1229))
        (PORT d[0] (1398:1398:1398) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1230:1230:1230))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1437:1437:1437))
        (PORT d[1] (1168:1168:1168) (1382:1382:1382))
        (PORT d[2] (1280:1280:1280) (1473:1473:1473))
        (PORT d[3] (1232:1232:1232) (1451:1451:1451))
        (PORT d[4] (1290:1290:1290) (1489:1489:1489))
        (PORT d[5] (1222:1222:1222) (1421:1421:1421))
        (PORT d[6] (1240:1240:1240) (1455:1455:1455))
        (PORT d[7] (1322:1322:1322) (1543:1543:1543))
        (PORT d[8] (1210:1210:1210) (1420:1420:1420))
        (PORT d[9] (1188:1188:1188) (1392:1392:1392))
        (PORT d[10] (1318:1318:1318) (1540:1540:1540))
        (PORT d[11] (1245:1245:1245) (1446:1446:1446))
        (PORT d[12] (1122:1122:1122) (1318:1318:1318))
        (PORT clk (1165:1165:1165) (1188:1188:1188))
        (PORT stall (1390:1390:1390) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1188:1188:1188))
        (PORT d[0] (905:905:905) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1189:1189:1189))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1189:1189:1189))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1189:1189:1189))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2276:2276:2276))
        (PORT clk (1219:1219:1219) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1517:1517:1517))
        (PORT d[1] (1348:1348:1348) (1549:1549:1549))
        (PORT d[2] (2069:2069:2069) (2448:2448:2448))
        (PORT d[3] (1534:1534:1534) (1770:1770:1770))
        (PORT d[4] (2929:2929:2929) (3413:3413:3413))
        (PORT d[5] (1788:1788:1788) (2073:2073:2073))
        (PORT d[6] (1542:1542:1542) (1802:1802:1802))
        (PORT d[7] (1897:1897:1897) (2211:2211:2211))
        (PORT d[8] (1990:1990:1990) (2337:2337:2337))
        (PORT d[9] (2646:2646:2646) (3084:3084:3084))
        (PORT d[10] (1820:1820:1820) (2121:2121:2121))
        (PORT d[11] (2573:2573:2573) (3006:3006:3006))
        (PORT d[12] (3323:3323:3323) (3858:3858:3858))
        (PORT clk (1217:1217:1217) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1272:1272:1272))
        (PORT clk (1217:1217:1217) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1239:1239:1239))
        (PORT d[0] (1434:1434:1434) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1243:1243:1243))
        (PORT d[1] (1087:1087:1087) (1254:1254:1254))
        (PORT d[2] (1090:1090:1090) (1285:1285:1285))
        (PORT d[3] (1091:1091:1091) (1264:1264:1264))
        (PORT d[4] (1014:1014:1014) (1180:1180:1180))
        (PORT d[5] (902:902:902) (1046:1046:1046))
        (PORT d[6] (1168:1168:1168) (1375:1375:1375))
        (PORT d[7] (939:939:939) (1090:1090:1090))
        (PORT d[8] (1142:1142:1142) (1326:1326:1326))
        (PORT d[9] (1218:1218:1218) (1436:1436:1436))
        (PORT d[10] (1027:1027:1027) (1177:1177:1177))
        (PORT d[11] (905:905:905) (1070:1070:1070))
        (PORT d[12] (1004:1004:1004) (1170:1170:1170))
        (PORT clk (1176:1176:1176) (1198:1198:1198))
        (PORT stall (1245:1245:1245) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1198:1198:1198))
        (PORT d[0] (721:721:721) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1199:1199:1199))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (969:969:969))
        (PORT datab (405:405:405) (488:488:488))
        (PORT datac (1035:1035:1035) (1192:1192:1192))
        (PORT datad (672:672:672) (781:781:781))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2062:2062:2062))
        (PORT clk (1211:1211:1211) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1478:1478:1478))
        (PORT d[1] (1930:1930:1930) (2240:2240:2240))
        (PORT d[2] (1864:1864:1864) (2209:2209:2209))
        (PORT d[3] (1580:1580:1580) (1837:1837:1837))
        (PORT d[4] (2761:2761:2761) (3226:3226:3226))
        (PORT d[5] (2136:2136:2136) (2498:2498:2498))
        (PORT d[6] (1854:1854:1854) (2155:2155:2155))
        (PORT d[7] (1995:1995:1995) (2339:2339:2339))
        (PORT d[8] (1809:1809:1809) (2129:2129:2129))
        (PORT d[9] (2982:2982:2982) (3462:3462:3462))
        (PORT d[10] (1943:1943:1943) (2264:2264:2264))
        (PORT d[11] (2376:2376:2376) (2774:2774:2774))
        (PORT d[12] (3017:3017:3017) (3511:3511:3511))
        (PORT clk (1209:1209:1209) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1202:1202:1202))
        (PORT clk (1209:1209:1209) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1232:1232:1232))
        (PORT d[0] (1360:1360:1360) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1384:1384:1384))
        (PORT d[1] (1346:1346:1346) (1581:1581:1581))
        (PORT d[2] (1294:1294:1294) (1518:1518:1518))
        (PORT d[3] (1305:1305:1305) (1532:1532:1532))
        (PORT d[4] (1056:1056:1056) (1224:1224:1224))
        (PORT d[5] (948:948:948) (1107:1107:1107))
        (PORT d[6] (1161:1161:1161) (1362:1362:1362))
        (PORT d[7] (1182:1182:1182) (1387:1387:1387))
        (PORT d[8] (1240:1240:1240) (1459:1459:1459))
        (PORT d[9] (1240:1240:1240) (1465:1465:1465))
        (PORT d[10] (924:924:924) (1084:1084:1084))
        (PORT d[11] (1070:1070:1070) (1257:1257:1257))
        (PORT d[12] (1069:1069:1069) (1250:1250:1250))
        (PORT clk (1168:1168:1168) (1191:1191:1191))
        (PORT stall (1412:1412:1412) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1191:1191:1191))
        (PORT d[0] (973:973:973) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1192:1192:1192))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (842:842:842) (995:995:995))
        (PORT clk (1231:1231:1231) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2117:2117:2117))
        (PORT d[1] (1519:1519:1519) (1725:1725:1725))
        (PORT d[2] (1673:1673:1673) (1961:1961:1961))
        (PORT d[3] (2224:2224:2224) (2545:2545:2545))
        (PORT d[4] (1694:1694:1694) (1922:1922:1922))
        (PORT d[5] (1992:1992:1992) (2331:2331:2331))
        (PORT d[6] (1942:1942:1942) (2265:2265:2265))
        (PORT d[7] (1553:1553:1553) (1833:1833:1833))
        (PORT d[8] (1376:1376:1376) (1607:1607:1607))
        (PORT d[9] (2125:2125:2125) (2464:2464:2464))
        (PORT d[10] (1881:1881:1881) (2183:2183:2183))
        (PORT d[11] (2237:2237:2237) (2611:2611:2611))
        (PORT d[12] (2291:2291:2291) (2649:2649:2649))
        (PORT clk (1229:1229:1229) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (915:915:915) (1000:1000:1000))
        (PORT clk (1229:1229:1229) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1252:1252:1252))
        (PORT d[0] (1199:1199:1199) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (1105:1105:1105))
        (PORT d[1] (1144:1144:1144) (1353:1353:1353))
        (PORT d[2] (1185:1185:1185) (1336:1336:1336))
        (PORT d[3] (1246:1246:1246) (1415:1415:1415))
        (PORT d[4] (974:974:974) (1127:1127:1127))
        (PORT d[5] (1192:1192:1192) (1395:1395:1395))
        (PORT d[6] (1239:1239:1239) (1439:1439:1439))
        (PORT d[7] (1192:1192:1192) (1391:1391:1391))
        (PORT d[8] (1090:1090:1090) (1282:1282:1282))
        (PORT d[9] (1055:1055:1055) (1224:1224:1224))
        (PORT d[10] (1141:1141:1141) (1336:1336:1336))
        (PORT d[11] (1091:1091:1091) (1270:1270:1270))
        (PORT d[12] (1190:1190:1190) (1402:1402:1402))
        (PORT clk (1188:1188:1188) (1211:1211:1211))
        (PORT stall (1137:1137:1137) (1037:1037:1037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1211:1211:1211))
        (PORT d[0] (774:774:774) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (967:967:967))
        (PORT datab (404:404:404) (487:487:487))
        (PORT datac (735:735:735) (851:851:851))
        (PORT datad (798:798:798) (927:927:927))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (1023:1023:1023))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1908:1908:1908))
        (PORT d[1] (1675:1675:1675) (1904:1904:1904))
        (PORT d[2] (932:932:932) (1111:1111:1111))
        (PORT d[3] (2050:2050:2050) (2349:2349:2349))
        (PORT d[4] (1849:1849:1849) (2103:2103:2103))
        (PORT d[5] (1987:1987:1987) (2319:2319:2319))
        (PORT d[6] (1955:1955:1955) (2278:2278:2278))
        (PORT d[7] (1688:1688:1688) (1979:1979:1979))
        (PORT d[8] (787:787:787) (935:935:935))
        (PORT d[9] (1980:1980:1980) (2283:2283:2283))
        (PORT d[10] (2066:2066:2066) (2393:2393:2393))
        (PORT d[11] (1609:1609:1609) (1859:1859:1859))
        (PORT d[12] (2284:2284:2284) (2641:2641:2641))
        (PORT clk (1230:1230:1230) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1226:1226:1226))
        (PORT clk (1230:1230:1230) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1253:1253:1253))
        (PORT d[0] (1451:1451:1451) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1087:1087:1087))
        (PORT d[1] (1167:1167:1167) (1353:1353:1353))
        (PORT d[2] (1047:1047:1047) (1220:1220:1220))
        (PORT d[3] (1199:1199:1199) (1401:1401:1401))
        (PORT d[4] (809:809:809) (940:940:940))
        (PORT d[5] (1059:1059:1059) (1244:1244:1244))
        (PORT d[6] (1022:1022:1022) (1200:1200:1200))
        (PORT d[7] (1083:1083:1083) (1213:1213:1213))
        (PORT d[8] (1063:1063:1063) (1246:1246:1246))
        (PORT d[9] (1215:1215:1215) (1424:1424:1424))
        (PORT d[10] (1083:1083:1083) (1273:1273:1273))
        (PORT d[11] (1021:1021:1021) (1180:1180:1180))
        (PORT d[12] (1003:1003:1003) (1168:1168:1168))
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (PORT stall (1331:1331:1331) (1207:1207:1207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1212:1212:1212))
        (PORT d[0] (752:752:752) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1213:1213:1213))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (584:584:584) (691:691:691))
        (PORT clk (1239:1239:1239) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (433:433:433) (521:521:521))
        (PORT d[1] (747:747:747) (887:887:887))
        (PORT d[2] (404:404:404) (483:483:483))
        (PORT d[3] (674:674:674) (787:787:787))
        (PORT d[4] (400:400:400) (480:480:480))
        (PORT d[5] (405:405:405) (481:481:481))
        (PORT d[6] (753:753:753) (893:893:893))
        (PORT d[7] (713:713:713) (835:835:835))
        (PORT d[8] (418:418:418) (501:501:501))
        (PORT d[9] (760:760:760) (898:898:898))
        (PORT d[10] (1033:1033:1033) (1205:1205:1205))
        (PORT d[11] (731:731:731) (858:858:858))
        (PORT d[12] (838:838:838) (973:973:973))
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (657:657:657) (696:696:696))
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1260:1260:1260))
        (PORT d[0] (827:827:827) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (395:395:395) (450:450:450))
        (PORT d[1] (382:382:382) (441:441:441))
        (PORT d[2] (367:367:367) (424:424:424))
        (PORT d[3] (226:226:226) (269:269:269))
        (PORT d[4] (434:434:434) (499:499:499))
        (PORT d[5] (427:427:427) (494:494:494))
        (PORT d[6] (378:378:378) (434:434:434))
        (PORT d[7] (391:391:391) (451:451:451))
        (PORT d[8] (745:745:745) (866:866:866))
        (PORT d[9] (760:760:760) (878:878:878))
        (PORT d[10] (394:394:394) (457:457:457))
        (PORT d[11] (388:388:388) (451:451:451))
        (PORT d[12] (523:523:523) (604:604:604))
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (PORT stall (1053:1053:1053) (967:967:967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1219:1219:1219))
        (PORT d[0] (537:537:537) (573:573:573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (666:666:666))
        (PORT datab (417:417:417) (508:508:508))
        (PORT datac (784:784:784) (914:914:914))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (835:835:835))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (325:325:325) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (834:834:834))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (522:522:522))
        (PORT datab (317:317:317) (384:384:384))
        (PORT datac (188:188:188) (235:235:235))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1056:1056:1056))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (281:281:281) (300:300:300))
        (PORT sload (873:873:873) (964:964:964))
        (PORT ena (922:922:922) (1001:1001:1001))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT asdata (1090:1090:1090) (1238:1238:1238))
        (PORT ena (1088:1088:1088) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (319:319:319))
        (PORT datab (324:324:324) (392:392:392))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (241:241:241))
        (PORT datab (132:132:132) (161:161:161))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (445:445:445))
        (PORT datac (343:343:343) (401:401:401))
        (PORT datad (330:330:330) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (422:422:422))
        (PORT datab (215:215:215) (272:272:272))
        (PORT datac (339:339:339) (395:395:395))
        (PORT datad (376:376:376) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (211:211:211) (265:265:265))
        (PORT datac (703:703:703) (808:808:808))
        (PORT datad (376:376:376) (431:431:431))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (366:366:366))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (727:727:727) (810:810:810))
        (PORT datad (317:317:317) (371:371:371))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (828:828:828))
        (PORT datab (738:738:738) (842:842:842))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1024:1024:1024) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (2267:2267:2267))
        (PORT datab (709:709:709) (814:814:814))
        (PORT datad (700:700:700) (783:783:783))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1272:1272:1272))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1048:1048:1048))
        (PORT asdata (506:506:506) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1516:1516:1516))
        (PORT clk (1228:1228:1228) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1682:1682:1682))
        (PORT d[1] (2436:2436:2436) (2847:2847:2847))
        (PORT d[2] (1486:1486:1486) (1751:1751:1751))
        (PORT d[3] (2262:2262:2262) (2586:2586:2586))
        (PORT d[4] (1718:1718:1718) (2001:2001:2001))
        (PORT d[5] (1455:1455:1455) (1705:1705:1705))
        (PORT d[6] (2231:2231:2231) (2600:2600:2600))
        (PORT d[7] (1458:1458:1458) (1720:1720:1720))
        (PORT d[8] (1183:1183:1183) (1394:1394:1394))
        (PORT d[9] (1605:1605:1605) (1865:1865:1865))
        (PORT d[10] (2073:2073:2073) (2411:2411:2411))
        (PORT d[11] (2282:2282:2282) (2630:2630:2630))
        (PORT d[12] (2653:2653:2653) (3076:3076:3076))
        (PORT clk (1226:1226:1226) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1278:1278:1278))
        (PORT clk (1226:1226:1226) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (PORT d[0] (1428:1428:1428) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1531:1531:1531))
        (PORT d[1] (1283:1283:1283) (1505:1505:1505))
        (PORT d[2] (1282:1282:1282) (1487:1487:1487))
        (PORT d[3] (1232:1232:1232) (1443:1443:1443))
        (PORT d[4] (1126:1126:1126) (1333:1333:1333))
        (PORT d[5] (1212:1212:1212) (1416:1416:1416))
        (PORT d[6] (1173:1173:1173) (1368:1368:1368))
        (PORT d[7] (1270:1270:1270) (1509:1509:1509))
        (PORT d[8] (1139:1139:1139) (1328:1328:1328))
        (PORT d[9] (1098:1098:1098) (1280:1280:1280))
        (PORT d[10] (1161:1161:1161) (1364:1364:1364))
        (PORT d[11] (1324:1324:1324) (1551:1551:1551))
        (PORT d[12] (1226:1226:1226) (1425:1425:1425))
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (PORT stall (1645:1645:1645) (1455:1455:1455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (PORT d[0] (917:917:917) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1810:1810:1810))
        (PORT clk (1196:1196:1196) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1683:1683:1683))
        (PORT d[1] (1915:1915:1915) (2242:2242:2242))
        (PORT d[2] (1912:1912:1912) (2244:2244:2244))
        (PORT d[3] (1978:1978:1978) (2277:2277:2277))
        (PORT d[4] (1616:1616:1616) (1883:1883:1883))
        (PORT d[5] (1246:1246:1246) (1458:1458:1458))
        (PORT d[6] (2027:2027:2027) (2358:2358:2358))
        (PORT d[7] (1487:1487:1487) (1753:1753:1753))
        (PORT d[8] (1100:1100:1100) (1297:1297:1297))
        (PORT d[9] (1780:1780:1780) (2029:2029:2029))
        (PORT d[10] (2178:2178:2178) (2569:2569:2569))
        (PORT d[11] (2231:2231:2231) (2586:2586:2586))
        (PORT d[12] (2784:2784:2784) (3225:3225:3225))
        (PORT clk (1194:1194:1194) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1465:1465:1465))
        (PORT clk (1194:1194:1194) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1216:1216:1216))
        (PORT d[0] (1590:1590:1590) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1468:1468:1468))
        (PORT d[1] (1259:1259:1259) (1493:1493:1493))
        (PORT d[2] (1279:1279:1279) (1506:1506:1506))
        (PORT d[3] (1208:1208:1208) (1417:1417:1417))
        (PORT d[4] (1179:1179:1179) (1399:1399:1399))
        (PORT d[5] (1226:1226:1226) (1431:1431:1431))
        (PORT d[6] (1179:1179:1179) (1369:1369:1369))
        (PORT d[7] (1250:1250:1250) (1480:1480:1480))
        (PORT d[8] (1238:1238:1238) (1456:1456:1456))
        (PORT d[9] (1028:1028:1028) (1177:1177:1177))
        (PORT d[10] (1148:1148:1148) (1344:1344:1344))
        (PORT d[11] (1308:1308:1308) (1521:1521:1521))
        (PORT d[12] (1067:1067:1067) (1252:1252:1252))
        (PORT clk (1153:1153:1153) (1175:1175:1175))
        (PORT stall (1404:1404:1404) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1175:1175:1175))
        (PORT d[0] (893:893:893) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1176:1176:1176))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (633:633:633))
        (PORT datab (644:644:644) (761:761:761))
        (PORT datac (942:942:942) (1082:1082:1082))
        (PORT datad (895:895:895) (1033:1033:1033))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1827:1827:1827))
        (PORT clk (1191:1191:1191) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1731:1731:1731))
        (PORT d[1] (2292:2292:2292) (2675:2675:2675))
        (PORT d[2] (1911:1911:1911) (2243:2243:2243))
        (PORT d[3] (1991:1991:1991) (2291:2291:2291))
        (PORT d[4] (1550:1550:1550) (1806:1806:1806))
        (PORT d[5] (1240:1240:1240) (1451:1451:1451))
        (PORT d[6] (2217:2217:2217) (2571:2571:2571))
        (PORT d[7] (1571:1571:1571) (1792:1792:1792))
        (PORT d[8] (1172:1172:1172) (1394:1394:1394))
        (PORT d[9] (2014:2014:2014) (2335:2335:2335))
        (PORT d[10] (2167:2167:2167) (2557:2557:2557))
        (PORT d[11] (2062:2062:2062) (2392:2392:2392))
        (PORT d[12] (2785:2785:2785) (3231:3231:3231))
        (PORT clk (1189:1189:1189) (1209:1209:1209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1471:1471:1471))
        (PORT clk (1189:1189:1189) (1209:1209:1209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1211:1211:1211))
        (PORT d[0] (1603:1603:1603) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1212:1212:1212))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1273:1273:1273))
        (PORT d[1] (1258:1258:1258) (1492:1492:1492))
        (PORT d[2] (1292:1292:1292) (1524:1524:1524))
        (PORT d[3] (1191:1191:1191) (1395:1395:1395))
        (PORT d[4] (1184:1184:1184) (1415:1415:1415))
        (PORT d[5] (1231:1231:1231) (1432:1432:1432))
        (PORT d[6] (1176:1176:1176) (1369:1369:1369))
        (PORT d[7] (1223:1223:1223) (1433:1433:1433))
        (PORT d[8] (1306:1306:1306) (1520:1520:1520))
        (PORT d[9] (1254:1254:1254) (1465:1465:1465))
        (PORT d[10] (1246:1246:1246) (1466:1466:1466))
        (PORT d[11] (1306:1306:1306) (1516:1516:1516))
        (PORT d[12] (1220:1220:1220) (1432:1432:1432))
        (PORT clk (1148:1148:1148) (1170:1170:1170))
        (PORT stall (1392:1392:1392) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1170:1170:1170))
        (PORT d[0] (1034:1034:1034) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1171:1171:1171))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1511:1511:1511))
        (PORT clk (1197:1197:1197) (1218:1218:1218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1740:1740:1740))
        (PORT d[1] (2240:2240:2240) (2640:2640:2640))
        (PORT d[2] (1395:1395:1395) (1637:1637:1637))
        (PORT d[3] (2407:2407:2407) (2793:2793:2793))
        (PORT d[4] (1275:1275:1275) (1461:1461:1461))
        (PORT d[5] (1955:1955:1955) (2312:2312:2312))
        (PORT d[6] (1624:1624:1624) (1862:1862:1862))
        (PORT d[7] (2198:2198:2198) (2571:2571:2571))
        (PORT d[8] (1408:1408:1408) (1680:1680:1680))
        (PORT d[9] (2200:2200:2200) (2574:2574:2574))
        (PORT d[10] (1637:1637:1637) (1890:1890:1890))
        (PORT d[11] (2384:2384:2384) (2769:2769:2769))
        (PORT d[12] (2491:2491:2491) (2860:2860:2860))
        (PORT clk (1195:1195:1195) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1246:1246:1246))
        (PORT clk (1195:1195:1195) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1218:1218:1218))
        (PORT d[0] (1408:1408:1408) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1219:1219:1219))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1452:1452:1452))
        (PORT d[1] (1227:1227:1227) (1454:1454:1454))
        (PORT d[2] (1135:1135:1135) (1298:1298:1298))
        (PORT d[3] (1216:1216:1216) (1432:1432:1432))
        (PORT d[4] (1211:1211:1211) (1405:1405:1405))
        (PORT d[5] (1106:1106:1106) (1291:1291:1291))
        (PORT d[6] (1251:1251:1251) (1469:1469:1469))
        (PORT d[7] (1268:1268:1268) (1481:1481:1481))
        (PORT d[8] (1201:1201:1201) (1391:1391:1391))
        (PORT d[9] (1281:1281:1281) (1499:1499:1499))
        (PORT d[10] (1216:1216:1216) (1432:1432:1432))
        (PORT d[11] (1164:1164:1164) (1329:1329:1329))
        (PORT d[12] (1163:1163:1163) (1372:1372:1372))
        (PORT clk (1154:1154:1154) (1177:1177:1177))
        (PORT stall (1524:1524:1524) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1177:1177:1177))
        (PORT d[0] (913:913:913) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1178:1178:1178))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (632:632:632))
        (PORT datab (642:642:642) (758:758:758))
        (PORT datac (989:989:989) (1137:1137:1137))
        (PORT datad (862:862:862) (983:983:983))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (791:791:791) (905:905:905))
        (PORT clk (1217:1217:1217) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1698:1698:1698))
        (PORT d[1] (1249:1249:1249) (1425:1425:1425))
        (PORT d[2] (1508:1508:1508) (1770:1770:1770))
        (PORT d[3] (2277:2277:2277) (2622:2622:2622))
        (PORT d[4] (1076:1076:1076) (1229:1229:1229))
        (PORT d[5] (1666:1666:1666) (1964:1964:1964))
        (PORT d[6] (1284:1284:1284) (1473:1473:1473))
        (PORT d[7] (1653:1653:1653) (1932:1932:1932))
        (PORT d[8] (1152:1152:1152) (1368:1368:1368))
        (PORT d[9] (2566:2566:2566) (2992:2992:2992))
        (PORT d[10] (1265:1265:1265) (1446:1446:1446))
        (PORT d[11] (1267:1267:1267) (1451:1451:1451))
        (PORT d[12] (2431:2431:2431) (2810:2810:2810))
        (PORT clk (1215:1215:1215) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1085:1085:1085))
        (PORT clk (1215:1215:1215) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1237:1237:1237))
        (PORT d[0] (1300:1300:1300) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1181:1181:1181))
        (PORT d[1] (1244:1244:1244) (1482:1482:1482))
        (PORT d[2] (1221:1221:1221) (1445:1445:1445))
        (PORT d[3] (1072:1072:1072) (1221:1221:1221))
        (PORT d[4] (1082:1082:1082) (1263:1263:1263))
        (PORT d[5] (1242:1242:1242) (1399:1399:1399))
        (PORT d[6] (1044:1044:1044) (1225:1225:1225))
        (PORT d[7] (1288:1288:1288) (1462:1462:1462))
        (PORT d[8] (1208:1208:1208) (1405:1405:1405))
        (PORT d[9] (1061:1061:1061) (1231:1231:1231))
        (PORT d[10] (1296:1296:1296) (1519:1519:1519))
        (PORT d[11] (1173:1173:1173) (1331:1331:1331))
        (PORT d[12] (1148:1148:1148) (1356:1356:1356))
        (PORT clk (1174:1174:1174) (1196:1196:1196))
        (PORT stall (1305:1305:1305) (1183:1183:1183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1196:1196:1196))
        (PORT d[0] (839:839:839) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1197:1197:1197))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1206:1206:1206))
        (PORT clk (1224:1224:1224) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1388:1388:1388))
        (PORT d[1] (1405:1405:1405) (1625:1625:1625))
        (PORT d[2] (1331:1331:1331) (1571:1571:1571))
        (PORT d[3] (2391:2391:2391) (2755:2755:2755))
        (PORT d[4] (1387:1387:1387) (1609:1609:1609))
        (PORT d[5] (1335:1335:1335) (1568:1568:1568))
        (PORT d[6] (2293:2293:2293) (2652:2652:2652))
        (PORT d[7] (1678:1678:1678) (1978:1978:1978))
        (PORT d[8] (1273:1273:1273) (1494:1494:1494))
        (PORT d[9] (1467:1467:1467) (1687:1687:1687))
        (PORT d[10] (1167:1167:1167) (1341:1341:1341))
        (PORT d[11] (1725:1725:1725) (2007:2007:2007))
        (PORT d[12] (2966:2966:2966) (3433:3433:3433))
        (PORT clk (1222:1222:1222) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1383:1383:1383))
        (PORT clk (1222:1222:1222) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1244:1244:1244))
        (PORT d[0] (1523:1523:1523) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1367:1367:1367))
        (PORT d[1] (1118:1118:1118) (1321:1321:1321))
        (PORT d[2] (1060:1060:1060) (1190:1190:1190))
        (PORT d[3] (1320:1320:1320) (1528:1528:1528))
        (PORT d[4] (1129:1129:1129) (1283:1283:1283))
        (PORT d[5] (1168:1168:1168) (1361:1361:1361))
        (PORT d[6] (1192:1192:1192) (1393:1393:1393))
        (PORT d[7] (1135:1135:1135) (1328:1328:1328))
        (PORT d[8] (1221:1221:1221) (1418:1418:1418))
        (PORT d[9] (1185:1185:1185) (1394:1394:1394))
        (PORT d[10] (1165:1165:1165) (1367:1367:1367))
        (PORT d[11] (1153:1153:1153) (1302:1302:1302))
        (PORT d[12] (1208:1208:1208) (1403:1403:1403))
        (PORT clk (1181:1181:1181) (1203:1203:1203))
        (PORT stall (1548:1548:1548) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1203:1203:1203))
        (PORT d[0] (937:937:937) (1059:1059:1059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (769:769:769))
        (PORT datab (580:580:580) (675:675:675))
        (PORT datac (625:625:625) (741:741:741))
        (PORT datad (807:807:807) (945:945:945))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (573:573:573) (652:652:652))
        (PORT clk (1221:1221:1221) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1131:1131:1131))
        (PORT d[1] (1334:1334:1334) (1538:1538:1538))
        (PORT d[2] (1335:1335:1335) (1570:1570:1570))
        (PORT d[3] (2189:2189:2189) (2526:2526:2526))
        (PORT d[4] (901:901:901) (1029:1029:1029))
        (PORT d[5] (1489:1489:1489) (1755:1755:1755))
        (PORT d[6] (1491:1491:1491) (1714:1714:1714))
        (PORT d[7] (1696:1696:1696) (1980:1980:1980))
        (PORT d[8] (974:974:974) (1164:1164:1164))
        (PORT d[9] (1863:1863:1863) (2143:2143:2143))
        (PORT d[10] (1303:1303:1303) (1496:1496:1496))
        (PORT d[11] (1736:1736:1736) (1987:1987:1987))
        (PORT d[12] (2611:2611:2611) (3035:3035:3035))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1070:1070:1070))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (PORT d[0] (1293:1293:1293) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1137:1137:1137))
        (PORT d[1] (876:876:876) (980:980:980))
        (PORT d[2] (898:898:898) (1015:1015:1015))
        (PORT d[3] (1016:1016:1016) (1153:1153:1153))
        (PORT d[4] (923:923:923) (1083:1083:1083))
        (PORT d[5] (1142:1142:1142) (1288:1288:1288))
        (PORT d[6] (990:990:990) (1123:1123:1123))
        (PORT d[7] (1095:1095:1095) (1236:1236:1236))
        (PORT d[8] (1094:1094:1094) (1293:1293:1293))
        (PORT d[9] (970:970:970) (1090:1090:1090))
        (PORT d[10] (989:989:989) (1164:1164:1164))
        (PORT d[11] (1092:1092:1092) (1233:1233:1233))
        (PORT d[12] (1015:1015:1015) (1181:1181:1181))
        (PORT clk (1178:1178:1178) (1201:1201:1201))
        (PORT stall (1339:1339:1339) (1211:1211:1211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1201:1201:1201))
        (PORT d[0] (655:655:655) (701:701:701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1202:1202:1202))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1474:1474:1474))
        (PORT clk (1201:1201:1201) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1863:1863:1863))
        (PORT d[1] (2303:2303:2303) (2687:2687:2687))
        (PORT d[2] (2083:2083:2083) (2432:2432:2432))
        (PORT d[3] (1982:1982:1982) (2276:2276:2276))
        (PORT d[4] (1617:1617:1617) (1883:1883:1883))
        (PORT d[5] (1145:1145:1145) (1358:1358:1358))
        (PORT d[6] (2224:2224:2224) (2578:2578:2578))
        (PORT d[7] (1482:1482:1482) (1752:1752:1752))
        (PORT d[8] (1172:1172:1172) (1381:1381:1381))
        (PORT d[9] (1620:1620:1620) (1851:1851:1851))
        (PORT d[10] (2165:2165:2165) (2556:2556:2556))
        (PORT d[11] (1925:1925:1925) (2241:2241:2241))
        (PORT d[12] (2756:2756:2756) (3187:3187:3187))
        (PORT clk (1199:1199:1199) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1419:1419:1419))
        (PORT clk (1199:1199:1199) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1222:1222:1222))
        (PORT d[0] (1467:1467:1467) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1314:1314:1314))
        (PORT d[1] (1235:1235:1235) (1467:1467:1467))
        (PORT d[2] (1112:1112:1112) (1270:1270:1270))
        (PORT d[3] (1203:1203:1203) (1414:1414:1414))
        (PORT d[4] (1175:1175:1175) (1388:1388:1388))
        (PORT d[5] (1278:1278:1278) (1472:1472:1472))
        (PORT d[6] (1170:1170:1170) (1360:1360:1360))
        (PORT d[7] (1207:1207:1207) (1439:1439:1439))
        (PORT d[8] (1229:1229:1229) (1423:1423:1423))
        (PORT d[9] (1038:1038:1038) (1195:1195:1195))
        (PORT d[10] (1252:1252:1252) (1472:1472:1472))
        (PORT d[11] (1321:1321:1321) (1516:1516:1516))
        (PORT d[12] (1075:1075:1075) (1265:1265:1265))
        (PORT clk (1158:1158:1158) (1181:1181:1181))
        (PORT stall (1412:1412:1412) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1181:1181:1181))
        (PORT d[0] (1040:1040:1040) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1182:1182:1182))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (608:608:608))
        (PORT datab (581:581:581) (676:676:676))
        (PORT datac (625:625:625) (740:740:740))
        (PORT datad (970:970:970) (1112:1112:1112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (850:850:850))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (741:741:741) (850:850:850))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (497:497:497))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (366:366:366) (399:399:399))
        (PORT sload (1098:1098:1098) (1248:1248:1248))
        (PORT ena (1179:1179:1179) (1341:1341:1341))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT asdata (1524:1524:1524) (1727:1727:1727))
        (PORT ena (1088:1088:1088) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (268:268:268))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (225:225:225))
        (PORT datab (347:347:347) (413:413:413))
        (PORT datac (462:462:462) (548:548:548))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (321:321:321))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (235:235:235))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (294:294:294) (336:336:336))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (355:355:355) (409:409:409))
        (PORT datad (333:333:333) (380:380:380))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (504:504:504))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (443:443:443) (530:530:530))
        (PORT datad (512:512:512) (600:600:600))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (208:208:208))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (671:671:671) (797:797:797))
        (PORT datad (395:395:395) (474:474:474))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (346:346:346) (401:401:401))
        (PORT datac (305:305:305) (351:351:351))
        (PORT datad (309:309:309) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (370:370:370))
        (PORT datab (689:689:689) (817:817:817))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1278:1278:1278))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (930:930:930) (1000:1000:1000))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2453:2453:2453))
        (PORT datab (701:701:701) (820:820:820))
        (PORT datad (687:687:687) (784:784:784))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[62\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2120:2120:2120))
        (PORT clk (1192:1192:1192) (1210:1210:1210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1525:1525:1525))
        (PORT d[1] (1573:1573:1573) (1830:1830:1830))
        (PORT d[2] (1721:1721:1721) (2046:2046:2046))
        (PORT d[3] (1744:1744:1744) (2022:2022:2022))
        (PORT d[4] (2418:2418:2418) (2818:2818:2818))
        (PORT d[5] (1653:1653:1653) (1945:1945:1945))
        (PORT d[6] (1722:1722:1722) (2008:2008:2008))
        (PORT d[7] (1826:1826:1826) (2151:2151:2151))
        (PORT d[8] (1818:1818:1818) (2142:2142:2142))
        (PORT d[9] (2669:2669:2669) (3111:3111:3111))
        (PORT d[10] (1627:1627:1627) (1893:1893:1893))
        (PORT d[11] (2178:2178:2178) (2546:2546:2546))
        (PORT d[12] (2666:2666:2666) (3113:3113:3113))
        (PORT clk (1190:1190:1190) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1221:1221:1221))
        (PORT clk (1190:1190:1190) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1210:1210:1210))
        (PORT d[0] (1386:1386:1386) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1207:1207:1207))
        (PORT d[1] (1157:1157:1157) (1364:1364:1364))
        (PORT d[2] (1101:1101:1101) (1288:1288:1288))
        (PORT d[3] (1310:1310:1310) (1537:1537:1537))
        (PORT d[4] (1332:1332:1332) (1557:1557:1557))
        (PORT d[5] (1039:1039:1039) (1207:1207:1207))
        (PORT d[6] (1135:1135:1135) (1332:1332:1332))
        (PORT d[7] (1192:1192:1192) (1398:1398:1398))
        (PORT d[8] (1195:1195:1195) (1404:1404:1404))
        (PORT d[9] (1227:1227:1227) (1443:1443:1443))
        (PORT d[10] (1115:1115:1115) (1309:1309:1309))
        (PORT d[11] (1198:1198:1198) (1398:1398:1398))
        (PORT d[12] (1094:1094:1094) (1279:1279:1279))
        (PORT clk (1149:1149:1149) (1169:1169:1169))
        (PORT stall (1281:1281:1281) (1155:1155:1155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1169:1169:1169))
        (PORT d[0] (849:849:849) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1170:1170:1170))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1556:1556:1556))
        (PORT clk (1230:1230:1230) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1492:1492:1492))
        (PORT d[1] (1576:1576:1576) (1828:1828:1828))
        (PORT d[2] (2253:2253:2253) (2655:2655:2655))
        (PORT d[3] (1340:1340:1340) (1544:1544:1544))
        (PORT d[4] (2686:2686:2686) (3123:3123:3123))
        (PORT d[5] (1609:1609:1609) (1875:1875:1875))
        (PORT d[6] (1706:1706:1706) (1980:1980:1980))
        (PORT d[7] (1459:1459:1459) (1720:1720:1720))
        (PORT d[8] (1698:1698:1698) (2012:2012:2012))
        (PORT d[9] (2672:2672:2672) (3108:3108:3108))
        (PORT d[10] (2139:2139:2139) (2494:2494:2494))
        (PORT d[11] (2563:2563:2563) (3006:3006:3006))
        (PORT d[12] (3230:3230:3230) (3749:3749:3749))
        (PORT clk (1228:1228:1228) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1390:1390:1390))
        (PORT clk (1228:1228:1228) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1248:1248:1248))
        (PORT d[0] (1464:1464:1464) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (988:988:988))
        (PORT d[1] (1132:1132:1132) (1333:1333:1333))
        (PORT d[2] (1116:1116:1116) (1299:1299:1299))
        (PORT d[3] (1310:1310:1310) (1540:1540:1540))
        (PORT d[4] (1156:1156:1156) (1371:1371:1371))
        (PORT d[5] (842:842:842) (981:981:981))
        (PORT d[6] (966:966:966) (1141:1141:1141))
        (PORT d[7] (988:988:988) (1164:1164:1164))
        (PORT d[8] (937:937:937) (1110:1110:1110))
        (PORT d[9] (891:891:891) (1049:1049:1049))
        (PORT d[10] (1016:1016:1016) (1161:1161:1161))
        (PORT d[11] (912:912:912) (1084:1084:1084))
        (PORT d[12] (952:952:952) (1119:1119:1119))
        (PORT clk (1187:1187:1187) (1207:1207:1207))
        (PORT stall (1434:1434:1434) (1281:1281:1281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1207:1207:1207))
        (PORT d[0] (874:874:874) (972:972:972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (550:550:550))
        (PORT datab (811:811:811) (957:957:957))
        (PORT datac (1052:1052:1052) (1213:1213:1213))
        (PORT datad (721:721:721) (834:834:834))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1103:1103:1103))
        (PORT clk (1238:1238:1238) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (896:896:896))
        (PORT d[1] (911:911:911) (1071:1071:1071))
        (PORT d[2] (1640:1640:1640) (1931:1931:1931))
        (PORT d[3] (825:825:825) (955:955:955))
        (PORT d[4] (418:418:418) (502:502:502))
        (PORT d[5] (604:604:604) (716:716:716))
        (PORT d[6] (771:771:771) (913:913:913))
        (PORT d[7] (2364:2364:2364) (2771:2771:2771))
        (PORT d[8] (1099:1099:1099) (1284:1284:1284))
        (PORT d[9] (1421:1421:1421) (1639:1639:1639))
        (PORT d[10] (862:862:862) (1005:1005:1005))
        (PORT d[11] (1050:1050:1050) (1226:1226:1226))
        (PORT d[12] (877:877:877) (1021:1021:1021))
        (PORT clk (1236:1236:1236) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (375:375:375) (372:372:372))
        (PORT clk (1236:1236:1236) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1258:1258:1258))
        (PORT d[0] (659:659:659) (665:665:665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (811:811:811))
        (PORT d[1] (536:536:536) (621:621:621))
        (PORT d[2] (561:561:561) (652:652:652))
        (PORT d[3] (548:548:548) (636:636:636))
        (PORT d[4] (439:439:439) (508:508:508))
        (PORT d[5] (600:600:600) (685:685:685))
        (PORT d[6] (564:564:564) (647:647:647))
        (PORT d[7] (580:580:580) (671:671:671))
        (PORT d[8] (873:873:873) (1015:1015:1015))
        (PORT d[9] (556:556:556) (647:647:647))
        (PORT d[10] (682:682:682) (789:789:789))
        (PORT d[11] (568:568:568) (657:657:657))
        (PORT d[12] (562:562:562) (646:646:646))
        (PORT clk (1195:1195:1195) (1217:1217:1217))
        (PORT stall (924:924:924) (861:861:861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1217:1217:1217))
        (PORT d[0] (303:303:303) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (905:905:905))
        (PORT clk (1236:1236:1236) (1257:1257:1257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (888:888:888))
        (PORT d[1] (564:564:564) (668:668:668))
        (PORT d[2] (1496:1496:1496) (1778:1778:1778))
        (PORT d[3] (1553:1553:1553) (1776:1776:1776))
        (PORT d[4] (429:429:429) (516:516:516))
        (PORT d[5] (771:771:771) (903:903:903))
        (PORT d[6] (929:929:929) (1094:1094:1094))
        (PORT d[7] (2363:2363:2363) (2770:2770:2770))
        (PORT d[8] (1265:1265:1265) (1477:1477:1477))
        (PORT d[9] (1045:1045:1045) (1218:1218:1218))
        (PORT d[10] (1579:1579:1579) (1831:1831:1831))
        (PORT d[11] (735:735:735) (861:861:861))
        (PORT d[12] (886:886:886) (1031:1031:1031))
        (PORT clk (1234:1234:1234) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (547:547:547) (583:583:583))
        (PORT clk (1234:1234:1234) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1257:1257:1257))
        (PORT d[0] (831:831:831) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (819:819:819))
        (PORT d[1] (526:526:526) (607:607:607))
        (PORT d[2] (540:540:540) (622:622:622))
        (PORT d[3] (413:413:413) (485:485:485))
        (PORT d[4] (429:429:429) (493:493:493))
        (PORT d[5] (613:613:613) (705:705:705))
        (PORT d[6] (578:578:578) (667:667:667))
        (PORT d[7] (581:581:581) (672:672:672))
        (PORT d[8] (599:599:599) (709:709:709))
        (PORT d[9] (576:576:576) (672:672:672))
        (PORT d[10] (1059:1059:1059) (1229:1229:1229))
        (PORT d[11] (745:745:745) (864:864:864))
        (PORT d[12] (563:563:563) (647:647:647))
        (PORT clk (1193:1193:1193) (1216:1216:1216))
        (PORT stall (709:709:709) (685:685:685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1216:1216:1216))
        (PORT d[0] (349:349:349) (386:386:386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1217:1217:1217))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (509:509:509))
        (PORT datab (191:191:191) (254:254:254))
        (PORT datac (347:347:347) (405:405:405))
        (PORT datad (450:450:450) (509:509:509))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1197:1197:1197))
        (PORT clk (1234:1234:1234) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (1084:1084:1084))
        (PORT d[1] (730:730:730) (846:846:846))
        (PORT d[2] (1485:1485:1485) (1764:1764:1764))
        (PORT d[3] (1543:1543:1543) (1764:1764:1764))
        (PORT d[4] (712:712:712) (834:834:834))
        (PORT d[5] (774:774:774) (905:905:905))
        (PORT d[6] (983:983:983) (1130:1130:1130))
        (PORT d[7] (1040:1040:1040) (1204:1204:1204))
        (PORT d[8] (1460:1460:1460) (1703:1703:1703))
        (PORT d[9] (2928:2928:2928) (3406:3406:3406))
        (PORT d[10] (1578:1578:1578) (1830:1830:1830))
        (PORT d[11] (898:898:898) (1046:1046:1046))
        (PORT d[12] (874:874:874) (1012:1012:1012))
        (PORT clk (1232:1232:1232) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (543:543:543) (577:577:577))
        (PORT clk (1232:1232:1232) (1252:1252:1252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1254:1254:1254))
        (PORT d[0] (827:827:827) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (723:723:723) (836:836:836))
        (PORT d[1] (783:783:783) (892:892:892))
        (PORT d[2] (669:669:669) (768:768:768))
        (PORT d[3] (584:584:584) (678:678:678))
        (PORT d[4] (1024:1024:1024) (1204:1204:1204))
        (PORT d[5] (771:771:771) (883:883:883))
        (PORT d[6] (834:834:834) (956:956:956))
        (PORT d[7] (760:760:760) (879:879:879))
        (PORT d[8] (753:753:753) (879:879:879))
        (PORT d[9] (728:728:728) (843:843:843))
        (PORT d[10] (855:855:855) (1001:1001:1001))
        (PORT d[11] (739:739:739) (850:850:850))
        (PORT d[12] (711:711:711) (819:819:819))
        (PORT clk (1191:1191:1191) (1213:1213:1213))
        (PORT stall (782:782:782) (741:741:741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1213:1213:1213))
        (PORT d[0] (346:346:346) (373:373:373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1585:1585:1585))
        (PORT clk (1227:1227:1227) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1518:1518:1518))
        (PORT d[1] (1168:1168:1168) (1345:1345:1345))
        (PORT d[2] (2070:2070:2070) (2451:2451:2451))
        (PORT d[3] (1349:1349:1349) (1557:1557:1557))
        (PORT d[4] (2870:2870:2870) (3328:3328:3328))
        (PORT d[5] (1789:1789:1789) (2110:2110:2110))
        (PORT d[6] (1545:1545:1545) (1803:1803:1803))
        (PORT d[7] (2178:2178:2178) (2545:2545:2545))
        (PORT d[8] (1716:1716:1716) (2035:2035:2035))
        (PORT d[9] (2489:2489:2489) (2907:2907:2907))
        (PORT d[10] (1821:1821:1821) (2122:2122:2122))
        (PORT d[11] (2747:2747:2747) (3205:3205:3205))
        (PORT d[12] (3333:3333:3333) (3871:3871:3871))
        (PORT clk (1225:1225:1225) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1234:1234:1234))
        (PORT clk (1225:1225:1225) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1248:1248:1248))
        (PORT d[0] (1403:1403:1403) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (1008:1008:1008))
        (PORT d[1] (1088:1088:1088) (1257:1257:1257))
        (PORT d[2] (1007:1007:1007) (1150:1150:1150))
        (PORT d[3] (1101:1101:1101) (1272:1272:1272))
        (PORT d[4] (1031:1031:1031) (1195:1195:1195))
        (PORT d[5] (754:754:754) (885:885:885))
        (PORT d[6] (1168:1168:1168) (1375:1375:1375))
        (PORT d[7] (1076:1076:1076) (1244:1244:1244))
        (PORT d[8] (970:970:970) (1130:1130:1130))
        (PORT d[9] (1063:1063:1063) (1243:1243:1243))
        (PORT d[10] (997:997:997) (1142:1142:1142))
        (PORT d[11] (910:910:910) (1082:1082:1082))
        (PORT d[12] (980:980:980) (1146:1146:1146))
        (PORT clk (1184:1184:1184) (1207:1207:1207))
        (PORT stall (1391:1391:1391) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1207:1207:1207))
        (PORT d[0] (756:756:756) (821:821:821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (509:509:509))
        (PORT datab (192:192:192) (254:254:254))
        (PORT datac (458:458:458) (520:520:520))
        (PORT datad (770:770:770) (888:888:888))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (472:472:472))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1187:1187:1187))
        (PORT clk (1229:1229:1229) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (1126:1126:1126))
        (PORT d[1] (746:746:746) (872:872:872))
        (PORT d[2] (1844:1844:1844) (2164:2164:2164))
        (PORT d[3] (1378:1378:1378) (1581:1581:1581))
        (PORT d[4] (2384:2384:2384) (2719:2719:2719))
        (PORT d[5] (935:935:935) (1087:1087:1087))
        (PORT d[6] (949:949:949) (1116:1116:1116))
        (PORT d[7] (2171:2171:2171) (2547:2547:2547))
        (PORT d[8] (1289:1289:1289) (1505:1505:1505))
        (PORT d[9] (2731:2731:2731) (3175:3175:3175))
        (PORT d[10] (1702:1702:1702) (1977:1977:1977))
        (PORT d[11] (939:939:939) (1105:1105:1105))
        (PORT d[12] (1052:1052:1052) (1216:1216:1216))
        (PORT clk (1227:1227:1227) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (539:539:539) (564:564:564))
        (PORT clk (1227:1227:1227) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (PORT d[0] (823:823:823) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (1001:1001:1001))
        (PORT d[1] (708:708:708) (811:811:811))
        (PORT d[2] (886:886:886) (1040:1040:1040))
        (PORT d[3] (590:590:590) (684:684:684))
        (PORT d[4] (1000:1000:1000) (1164:1164:1164))
        (PORT d[5] (760:760:760) (871:871:871))
        (PORT d[6] (756:756:756) (874:874:874))
        (PORT d[7] (777:777:777) (901:901:901))
        (PORT d[8] (766:766:766) (893:893:893))
        (PORT d[9] (742:742:742) (860:860:860))
        (PORT d[10] (896:896:896) (1051:1051:1051))
        (PORT d[11] (747:747:747) (859:859:859))
        (PORT d[12] (734:734:734) (844:844:844))
        (PORT clk (1186:1186:1186) (1210:1210:1210))
        (PORT stall (779:779:779) (743:743:743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1210:1210:1210))
        (PORT d[0] (482:482:482) (510:510:510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1664:1664:1664))
        (PORT clk (1234:1234:1234) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1706:1706:1706))
        (PORT d[1] (1246:1246:1246) (1463:1463:1463))
        (PORT d[2] (1754:1754:1754) (2065:2065:2065))
        (PORT d[3] (1673:1673:1673) (1918:1918:1918))
        (PORT d[4] (2393:2393:2393) (2799:2799:2799))
        (PORT d[5] (1748:1748:1748) (2054:2054:2054))
        (PORT d[6] (1825:1825:1825) (2110:2110:2110))
        (PORT d[7] (1909:1909:1909) (2234:2234:2234))
        (PORT d[8] (2221:2221:2221) (2609:2609:2609))
        (PORT d[9] (2703:2703:2703) (3166:3166:3166))
        (PORT d[10] (2151:2151:2151) (2518:2518:2518))
        (PORT d[11] (2706:2706:2706) (3170:3170:3170))
        (PORT d[12] (3032:3032:3032) (3528:3528:3528))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1338:1338:1338))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1255:1255:1255))
        (PORT d[0] (1478:1478:1478) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1200:1200:1200))
        (PORT d[1] (1148:1148:1148) (1332:1332:1332))
        (PORT d[2] (1276:1276:1276) (1472:1472:1472))
        (PORT d[3] (980:980:980) (1140:1140:1140))
        (PORT d[4] (1192:1192:1192) (1369:1369:1369))
        (PORT d[5] (883:883:883) (1036:1036:1036))
        (PORT d[6] (1137:1137:1137) (1332:1332:1332))
        (PORT d[7] (960:960:960) (1123:1123:1123))
        (PORT d[8] (1147:1147:1147) (1355:1355:1355))
        (PORT d[9] (1182:1182:1182) (1387:1387:1387))
        (PORT d[10] (1176:1176:1176) (1365:1365:1365))
        (PORT d[11] (981:981:981) (1161:1161:1161))
        (PORT d[12] (1180:1180:1180) (1387:1387:1387))
        (PORT clk (1191:1191:1191) (1214:1214:1214))
        (PORT stall (1379:1379:1379) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1214:1214:1214))
        (PORT d[0] (911:911:911) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (512:512:512))
        (PORT datab (189:189:189) (251:251:251))
        (PORT datac (602:602:602) (675:675:675))
        (PORT datad (965:965:965) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (772:772:772))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (343:343:343) (396:396:396))
        (PORT datad (329:329:329) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datac (481:481:481) (553:553:553))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (282:282:282) (302:302:302))
        (PORT sload (968:968:968) (1088:1088:1088))
        (PORT ena (1114:1114:1114) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1059:1059:1059))
        (PORT asdata (911:911:911) (1050:1050:1050))
        (PORT ena (1088:1088:1088) (1208:1208:1208))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (456:456:456))
        (PORT datab (652:652:652) (775:775:775))
        (PORT datad (110:110:110) (130:130:130))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (247:247:247))
        (PORT datac (611:611:611) (712:712:712))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (209:209:209) (253:253:253))
        (PORT datac (615:615:615) (716:716:716))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (151:151:151) (196:196:196))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1060:1060:1060))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (606:606:606))
        (PORT datab (152:152:152) (188:188:188))
        (PORT datac (355:355:355) (420:420:420))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (707:707:707))
        (PORT datab (229:229:229) (284:284:284))
        (PORT datad (1999:1999:1999) (2246:2246:2246))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1052:1052:1052))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (140:140:140) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1052:1052:1052))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1961:1961:1961))
        (PORT clk (1234:1234:1234) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1877:1877:1877))
        (PORT d[1] (1764:1764:1764) (2029:2029:2029))
        (PORT d[2] (1479:1479:1479) (1739:1739:1739))
        (PORT d[3] (1706:1706:1706) (1943:1943:1943))
        (PORT d[4] (1741:1741:1741) (2028:2028:2028))
        (PORT d[5] (1296:1296:1296) (1529:1529:1529))
        (PORT d[6] (2395:2395:2395) (2785:2785:2785))
        (PORT d[7] (1317:1317:1317) (1557:1557:1557))
        (PORT d[8] (1178:1178:1178) (1383:1383:1383))
        (PORT d[9] (1608:1608:1608) (1861:1861:1861))
        (PORT d[10] (1910:1910:1910) (2220:2220:2220))
        (PORT d[11] (1761:1761:1761) (2041:2041:2041))
        (PORT d[12] (2478:2478:2478) (2874:2874:2874))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1307:1307:1307))
        (PORT clk (1232:1232:1232) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1255:1255:1255))
        (PORT d[0] (1453:1453:1453) (1600:1600:1600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1348:1348:1348))
        (PORT d[1] (1108:1108:1108) (1308:1308:1308))
        (PORT d[2] (1312:1312:1312) (1523:1523:1523))
        (PORT d[3] (1334:1334:1334) (1548:1548:1548))
        (PORT d[4] (1198:1198:1198) (1396:1396:1396))
        (PORT d[5] (1043:1043:1043) (1222:1222:1222))
        (PORT d[6] (999:999:999) (1170:1170:1170))
        (PORT d[7] (1232:1232:1232) (1461:1461:1461))
        (PORT d[8] (1118:1118:1118) (1304:1304:1304))
        (PORT d[9] (1103:1103:1103) (1284:1284:1284))
        (PORT d[10] (1167:1167:1167) (1370:1370:1370))
        (PORT d[11] (1330:1330:1330) (1558:1558:1558))
        (PORT d[12] (1252:1252:1252) (1454:1454:1454))
        (PORT clk (1191:1191:1191) (1214:1214:1214))
        (PORT stall (1524:1524:1524) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1214:1214:1214))
        (PORT d[0] (911:911:911) (1033:1033:1033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1334:1334:1334))
        (PORT clk (1208:1208:1208) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1248:1248:1248))
        (PORT d[1] (2272:2272:2272) (2678:2678:2678))
        (PORT d[2] (1477:1477:1477) (1735:1735:1735))
        (PORT d[3] (2380:2380:2380) (2760:2760:2760))
        (PORT d[4] (1090:1090:1090) (1244:1244:1244))
        (PORT d[5] (1525:1525:1525) (1814:1814:1814))
        (PORT d[6] (1456:1456:1456) (1667:1667:1667))
        (PORT d[7] (1362:1362:1362) (1609:1609:1609))
        (PORT d[8] (1568:1568:1568) (1853:1853:1853))
        (PORT d[9] (2232:2232:2232) (2611:2611:2611))
        (PORT d[10] (1293:1293:1293) (1481:1481:1481))
        (PORT d[11] (2233:2233:2233) (2602:2602:2602))
        (PORT d[12] (2598:2598:2598) (3017:3017:3017))
        (PORT clk (1206:1206:1206) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1286:1286:1286))
        (PORT clk (1206:1206:1206) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1230:1230:1230))
        (PORT d[0] (1479:1479:1479) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1416:1416:1416))
        (PORT d[1] (1278:1278:1278) (1522:1522:1522))
        (PORT d[2] (1038:1038:1038) (1221:1221:1221))
        (PORT d[3] (1069:1069:1069) (1205:1205:1205))
        (PORT d[4] (1216:1216:1216) (1412:1412:1412))
        (PORT d[5] (1273:1273:1273) (1477:1477:1477))
        (PORT d[6] (1255:1255:1255) (1473:1473:1473))
        (PORT d[7] (1305:1305:1305) (1480:1480:1480))
        (PORT d[8] (1211:1211:1211) (1401:1401:1401))
        (PORT d[9] (1252:1252:1252) (1463:1463:1463))
        (PORT d[10] (1266:1266:1266) (1474:1474:1474))
        (PORT d[11] (1154:1154:1154) (1302:1302:1302))
        (PORT d[12] (986:986:986) (1182:1182:1182))
        (PORT clk (1165:1165:1165) (1189:1189:1189))
        (PORT stall (1344:1344:1344) (1216:1216:1216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1189:1189:1189))
        (PORT d[0] (888:888:888) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (819:819:819))
        (PORT datab (510:510:510) (606:606:606))
        (PORT datac (897:897:897) (1049:1049:1049))
        (PORT datad (722:722:722) (846:846:846))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2064:2064:2064))
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1489:1489:1489))
        (PORT d[1] (1757:1757:1757) (2043:2043:2043))
        (PORT d[2] (1892:1892:1892) (2238:2238:2238))
        (PORT d[3] (1571:1571:1571) (1826:1826:1826))
        (PORT d[4] (2574:2574:2574) (2997:2997:2997))
        (PORT d[5] (1831:1831:1831) (2148:2148:2148))
        (PORT d[6] (1860:1860:1860) (2167:2167:2167))
        (PORT d[7] (2043:2043:2043) (2367:2367:2367))
        (PORT d[8] (1695:1695:1695) (2003:2003:2003))
        (PORT d[9] (2827:2827:2827) (3289:3289:3289))
        (PORT d[10] (1943:1943:1943) (2263:2263:2263))
        (PORT d[11] (2368:2368:2368) (2765:2765:2765))
        (PORT d[12] (2844:2844:2844) (3315:3315:3315))
        (PORT clk (1206:1206:1206) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1423:1423:1423))
        (PORT clk (1206:1206:1206) (1226:1226:1226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1228:1228:1228))
        (PORT d[0] (1403:1403:1403) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1371:1371:1371))
        (PORT d[1] (1357:1357:1357) (1595:1595:1595))
        (PORT d[2] (1304:1304:1304) (1530:1530:1530))
        (PORT d[3] (1322:1322:1322) (1553:1553:1553))
        (PORT d[4] (1192:1192:1192) (1410:1410:1410))
        (PORT d[5] (948:948:948) (1107:1107:1107))
        (PORT d[6] (1062:1062:1062) (1234:1234:1234))
        (PORT d[7] (1183:1183:1183) (1387:1387:1387))
        (PORT d[8] (1239:1239:1239) (1458:1458:1458))
        (PORT d[9] (1234:1234:1234) (1453:1453:1453))
        (PORT d[10] (1122:1122:1122) (1322:1322:1322))
        (PORT d[11] (1038:1038:1038) (1229:1229:1229))
        (PORT d[12] (1232:1232:1232) (1425:1425:1425))
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (PORT stall (1416:1416:1416) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1187:1187:1187))
        (PORT d[0] (870:870:870) (984:984:984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1188:1188:1188))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (2015:2015:2015))
        (PORT clk (1214:1214:1214) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2154:2154:2154))
        (PORT d[1] (1840:1840:1840) (2149:2149:2149))
        (PORT d[2] (1622:1622:1622) (1914:1914:1914))
        (PORT d[3] (2168:2168:2168) (2494:2494:2494))
        (PORT d[4] (1528:1528:1528) (1778:1778:1778))
        (PORT d[5] (1168:1168:1168) (1384:1384:1384))
        (PORT d[6] (2035:2035:2035) (2331:2331:2331))
        (PORT d[7] (1335:1335:1335) (1585:1585:1585))
        (PORT d[8] (1356:1356:1356) (1599:1599:1599))
        (PORT d[9] (1499:1499:1499) (1729:1729:1729))
        (PORT d[10] (2183:2183:2183) (2575:2575:2575))
        (PORT d[11] (1750:1750:1750) (2036:2036:2036))
        (PORT d[12] (2779:2779:2779) (3221:3221:3221))
        (PORT clk (1212:1212:1212) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1288:1288:1288))
        (PORT clk (1212:1212:1212) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1235:1235:1235))
        (PORT d[0] (1429:1429:1429) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1514:1514:1514))
        (PORT d[1] (1304:1304:1304) (1534:1534:1534))
        (PORT d[2] (1126:1126:1126) (1326:1326:1326))
        (PORT d[3] (1209:1209:1209) (1424:1424:1424))
        (PORT d[4] (1183:1183:1183) (1417:1417:1417))
        (PORT d[5] (1184:1184:1184) (1381:1381:1381))
        (PORT d[6] (1165:1165:1165) (1371:1371:1371))
        (PORT d[7] (1241:1241:1241) (1471:1471:1471))
        (PORT d[8] (1292:1292:1292) (1503:1503:1503))
        (PORT d[9] (1245:1245:1245) (1455:1455:1455))
        (PORT d[10] (1142:1142:1142) (1339:1339:1339))
        (PORT d[11] (1385:1385:1385) (1598:1598:1598))
        (PORT d[12] (1214:1214:1214) (1411:1411:1411))
        (PORT clk (1171:1171:1171) (1194:1194:1194))
        (PORT stall (1431:1431:1431) (1269:1269:1269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1194:1194:1194))
        (PORT d[0] (1002:1002:1002) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1195:1195:1195))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (819:819:819))
        (PORT datab (510:510:510) (606:606:606))
        (PORT datac (924:924:924) (1050:1050:1050))
        (PORT datad (853:853:853) (990:990:990))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1947:1947:1947))
        (PORT clk (1225:1225:1225) (1245:1245:1245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2311:2311:2311))
        (PORT d[1] (2243:2243:2243) (2622:2622:2622))
        (PORT d[2] (1498:1498:1498) (1766:1766:1766))
        (PORT d[3] (2280:2280:2280) (2614:2614:2614))
        (PORT d[4] (1645:1645:1645) (1906:1906:1906))
        (PORT d[5] (1457:1457:1457) (1710:1710:1710))
        (PORT d[6] (2217:2217:2217) (2579:2579:2579))
        (PORT d[7] (1334:1334:1334) (1581:1581:1581))
        (PORT d[8] (1752:1752:1752) (2043:2043:2043))
        (PORT d[9] (1780:1780:1780) (2061:2061:2061))
        (PORT d[10] (2252:2252:2252) (2619:2619:2619))
        (PORT d[11] (1774:1774:1774) (2068:2068:2068))
        (PORT d[12] (2467:2467:2467) (2858:2858:2858))
        (PORT clk (1223:1223:1223) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1268:1268:1268))
        (PORT clk (1223:1223:1223) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1245:1245:1245))
        (PORT d[0] (1426:1426:1426) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1527:1527:1527))
        (PORT d[1] (1135:1135:1135) (1342:1342:1342))
        (PORT d[2] (1130:1130:1130) (1321:1321:1321))
        (PORT d[3] (1221:1221:1221) (1428:1428:1428))
        (PORT d[4] (1104:1104:1104) (1312:1312:1312))
        (PORT d[5] (1195:1195:1195) (1388:1388:1388))
        (PORT d[6] (1180:1180:1180) (1376:1376:1376))
        (PORT d[7] (1270:1270:1270) (1508:1508:1508))
        (PORT d[8] (1140:1140:1140) (1329:1329:1329))
        (PORT d[9] (1110:1110:1110) (1293:1293:1293))
        (PORT d[10] (1170:1170:1170) (1372:1372:1372))
        (PORT d[11] (1313:1313:1313) (1540:1540:1540))
        (PORT d[12] (1278:1278:1278) (1484:1484:1484))
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (PORT stall (1444:1444:1444) (1280:1280:1280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1204:1204:1204))
        (PORT d[0] (1037:1037:1037) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1205:1205:1205))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1313:1313:1313))
        (PORT clk (1210:1210:1210) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1994:1994:1994))
        (PORT d[1] (949:949:949) (1108:1108:1108))
        (PORT d[2] (1517:1517:1517) (1798:1798:1798))
        (PORT d[3] (1528:1528:1528) (1741:1741:1741))
        (PORT d[4] (1989:1989:1989) (2269:2269:2269))
        (PORT d[5] (2080:2080:2080) (2448:2448:2448))
        (PORT d[6] (1604:1604:1604) (1860:1860:1860))
        (PORT d[7] (1970:1970:1970) (2315:2315:2315))
        (PORT d[8] (1398:1398:1398) (1663:1663:1663))
        (PORT d[9] (2548:2548:2548) (2969:2969:2969))
        (PORT d[10] (1242:1242:1242) (1452:1452:1452))
        (PORT d[11] (1311:1311:1311) (1541:1541:1541))
        (PORT d[12] (1252:1252:1252) (1453:1453:1453))
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (1003:1003:1003))
        (PORT clk (1208:1208:1208) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1230:1230:1230))
        (PORT d[0] (1201:1201:1201) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1164:1164:1164))
        (PORT d[1] (919:919:919) (1086:1086:1086))
        (PORT d[2] (1054:1054:1054) (1220:1220:1220))
        (PORT d[3] (877:877:877) (1017:1017:1017))
        (PORT d[4] (996:996:996) (1168:1168:1168))
        (PORT d[5] (1111:1111:1111) (1267:1267:1267))
        (PORT d[6] (1072:1072:1072) (1224:1224:1224))
        (PORT d[7] (965:965:965) (1116:1116:1116))
        (PORT d[8] (1109:1109:1109) (1300:1300:1300))
        (PORT d[9] (928:928:928) (1072:1072:1072))
        (PORT d[10] (1230:1230:1230) (1428:1428:1428))
        (PORT d[11] (1191:1191:1191) (1378:1378:1378))
        (PORT d[12] (892:892:892) (1017:1017:1017))
        (PORT clk (1167:1167:1167) (1189:1189:1189))
        (PORT stall (1045:1045:1045) (975:975:975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1189:1189:1189))
        (PORT d[0] (708:708:708) (792:792:792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1190:1190:1190))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (817:817:817))
        (PORT datab (513:513:513) (610:610:610))
        (PORT datac (881:881:881) (1020:1020:1020))
        (PORT datad (714:714:714) (798:798:798))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1304:1304:1304))
        (PORT clk (1213:1213:1213) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1928:1928:1928))
        (PORT d[1] (2282:2282:2282) (2667:2667:2667))
        (PORT d[2] (1324:1324:1324) (1568:1568:1568))
        (PORT d[3] (2728:2728:2728) (3144:3144:3144))
        (PORT d[4] (1539:1539:1539) (1749:1749:1749))
        (PORT d[5] (1614:1614:1614) (1907:1907:1907))
        (PORT d[6] (1915:1915:1915) (2232:2232:2232))
        (PORT d[7] (1713:1713:1713) (2021:2021:2021))
        (PORT d[8] (1202:1202:1202) (1425:1425:1425))
        (PORT d[9] (2323:2323:2323) (2695:2695:2695))
        (PORT d[10] (1693:1693:1693) (1971:1971:1971))
        (PORT d[11] (1893:1893:1893) (2217:2217:2217))
        (PORT d[12] (2233:2233:2233) (2571:2571:2571))
        (PORT clk (1211:1211:1211) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1079:1079:1079))
        (PORT clk (1211:1211:1211) (1231:1231:1231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1233:1233:1233))
        (PORT d[0] (1248:1248:1248) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1465:1465:1465))
        (PORT d[1] (1172:1172:1172) (1375:1375:1375))
        (PORT d[2] (1268:1268:1268) (1475:1475:1475))
        (PORT d[3] (1255:1255:1255) (1480:1480:1480))
        (PORT d[4] (1233:1233:1233) (1442:1442:1442))
        (PORT d[5] (1214:1214:1214) (1408:1408:1408))
        (PORT d[6] (1203:1203:1203) (1408:1408:1408))
        (PORT d[7] (1239:1239:1239) (1443:1443:1443))
        (PORT d[8] (1216:1216:1216) (1426:1426:1426))
        (PORT d[9] (1200:1200:1200) (1406:1406:1406))
        (PORT d[10] (1303:1303:1303) (1526:1526:1526))
        (PORT d[11] (1264:1264:1264) (1471:1471:1471))
        (PORT d[12] (1125:1125:1125) (1323:1323:1323))
        (PORT clk (1170:1170:1170) (1192:1192:1192))
        (PORT stall (1368:1368:1368) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1192:1192:1192))
        (PORT d[0] (795:795:795) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1193:1193:1193))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1769:1769:1769))
        (PORT clk (1206:1206:1206) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1263:1263:1263))
        (PORT d[1] (1676:1676:1676) (1960:1960:1960))
        (PORT d[2] (2117:2117:2117) (2476:2476:2476))
        (PORT d[3] (1590:1590:1590) (1842:1842:1842))
        (PORT d[4] (2160:2160:2160) (2516:2516:2516))
        (PORT d[5] (1247:1247:1247) (1467:1467:1467))
        (PORT d[6] (1877:1877:1877) (2186:2186:2186))
        (PORT d[7] (1259:1259:1259) (1488:1488:1488))
        (PORT d[8] (1529:1529:1529) (1829:1829:1829))
        (PORT d[9] (2144:2144:2144) (2504:2504:2504))
        (PORT d[10] (2105:2105:2105) (2483:2483:2483))
        (PORT d[11] (2357:2357:2357) (2753:2753:2753))
        (PORT d[12] (2966:2966:2966) (3451:3451:3451))
        (PORT clk (1204:1204:1204) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1233:1233:1233))
        (PORT clk (1204:1204:1204) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1224:1224:1224))
        (PORT d[0] (1389:1389:1389) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1415:1415:1415))
        (PORT d[1] (1302:1302:1302) (1527:1527:1527))
        (PORT d[2] (1320:1320:1320) (1534:1534:1534))
        (PORT d[3] (1334:1334:1334) (1571:1571:1571))
        (PORT d[4] (1069:1069:1069) (1257:1257:1257))
        (PORT d[5] (1229:1229:1229) (1430:1430:1430))
        (PORT d[6] (1267:1267:1267) (1480:1480:1480))
        (PORT d[7] (1242:1242:1242) (1465:1465:1465))
        (PORT d[8] (1132:1132:1132) (1333:1333:1333))
        (PORT d[9] (1104:1104:1104) (1296:1296:1296))
        (PORT d[10] (1217:1217:1217) (1424:1424:1424))
        (PORT d[11] (1198:1198:1198) (1406:1406:1406))
        (PORT d[12] (1245:1245:1245) (1454:1454:1454))
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (PORT stall (1390:1390:1390) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1183:1183:1183))
        (PORT d[0] (943:943:943) (1084:1084:1084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1184:1184:1184))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (818:818:818))
        (PORT datab (511:511:511) (607:607:607))
        (PORT datac (847:847:847) (988:988:988))
        (PORT datad (1058:1058:1058) (1223:1223:1223))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (798:798:798))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (800:800:800))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (425:425:425))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datac (115:115:115) (156:156:156))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1052:1052:1052))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (278:278:278) (298:298:298))
        (PORT sload (1060:1060:1060) (1194:1194:1194))
        (PORT ena (760:760:760) (813:813:813))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeOUT\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (420:420:420))
        (PORT datad (445:445:445) (506:506:506))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT asdata (1253:1253:1253) (1404:1404:1404))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (805:805:805) (930:930:930))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (977:977:977))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1051:1051:1051))
        (PORT asdata (563:563:563) (646:646:646))
        (PORT ena (784:784:784) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (791:791:791) (923:923:923))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1051:1051:1051))
        (PORT asdata (564:564:564) (642:642:642))
        (PORT ena (784:784:784) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (827:827:827) (973:973:973))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (495:495:495) (585:585:585))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1050:1050:1050))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1051:1051:1051))
        (PORT asdata (1125:1125:1125) (1269:1269:1269))
        (PORT ena (784:784:784) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1068:1068:1068) (1225:1225:1225))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1215:1215:1215) (1423:1423:1423))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (902:902:902) (1036:1036:1036))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (790:790:790) (908:908:908))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1050:1050:1050))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (776:776:776) (892:892:892))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1076:1076:1076) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1027:1027:1027))
        (PORT asdata (1169:1169:1169) (1325:1325:1325))
        (PORT ena (1056:1056:1056) (1147:1147:1147))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (776:776:776) (903:903:903))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1050:1050:1050))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (786:786:786) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1490:1490:1490) (1744:1744:1744))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1056:1056:1056))
        (PORT asdata (659:659:659) (750:750:750))
        (PORT ena (819:819:819) (907:907:907))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1806:1806:1806) (2069:2069:2069))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1777:1777:1777) (2040:2040:2040))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1898:1898:1898) (2169:2169:2169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2009:2009:2009) (2340:2340:2340))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1683:1683:1683) (1923:1923:1923))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1519:1519:1519) (1801:1801:1801))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1592:1592:1592) (1862:1862:1862))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1011:1011:1011))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1843:1843:1843) (2069:2069:2069))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (783:783:783))
        (PORT datab (239:239:239) (306:306:306))
        (PORT datac (191:191:191) (227:227:227))
        (PORT datad (501:501:501) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (455:455:455))
        (PORT datab (374:374:374) (458:458:458))
        (PORT datac (954:954:954) (1095:1095:1095))
        (PORT datad (639:639:639) (752:752:752))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (485:485:485))
        (PORT datac (360:360:360) (422:422:422))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (522:522:522))
        (PORT datac (382:382:382) (464:464:464))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clkBCD\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clkBCD\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (90:90:90) (77:77:77))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (233:233:233))
        (PORT datac (151:151:151) (199:199:199))
        (PORT datad (161:161:161) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (296:296:296))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|digito_decimal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (497:497:497))
        (PORT datab (154:154:154) (206:206:206))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_SHIFT\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT asdata (323:323:323) (364:364:364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (375:375:375))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (206:206:206))
        (PORT datad (308:308:308) (373:373:373))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (203:203:203))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (310:310:310) (375:375:375))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (208:208:208))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (203:203:203))
        (PORT datab (109:109:109) (140:140:140))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (209:209:209))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (129:129:129) (177:177:177))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector37\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (402:402:402))
        (PORT datab (393:393:393) (481:481:481))
        (PORT datac (326:326:326) (378:378:378))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_SOMA\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_DIGITO_DECIMAL\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1237:1237:1237))
        (PORT asdata (592:592:592) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (234:234:234))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (224:224:224))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|digito_decimal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (152:152:152) (203:203:203))
        (PORT datac (137:137:137) (183:183:183))
        (PORT datad (110:110:110) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (739:739:739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1265:1265:1265))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (713:713:713))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (298:298:298))
        (PORT datab (335:335:335) (397:397:397))
        (PORT datac (197:197:197) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (131:131:131) (179:179:179))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_FIM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector35\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (453:453:453))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datac (368:368:368) (435:435:435))
        (PORT datad (352:352:352) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_INATIVO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (PORT asdata (649:649:649) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector36\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (403:403:403))
        (PORT datab (395:395:395) (484:484:484))
        (PORT datac (207:207:207) (254:254:254))
        (PORT datad (178:178:178) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_SHIFT\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (397:397:397))
        (PORT datab (368:368:368) (438:438:438))
        (PORT datac (145:145:145) (188:188:188))
        (PORT datad (339:339:339) (392:392:392))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (567:567:567))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (598:598:598))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (566:566:566))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (470:470:470))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (531:531:531))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (485:485:485))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (495:495:495))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (462:462:462))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (491:491:491))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (726:726:726))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (470:470:470))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (488:488:488))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (667:667:667))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (688:688:688))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (789:789:789))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (986:986:986))
        (PORT datab (798:798:798) (931:931:931))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (584:584:584) (686:686:686))
        (PORT datad (776:776:776) (904:904:904))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (933:933:933))
        (PORT datab (797:797:797) (931:931:931))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (698:698:698))
        (PORT datab (946:946:946) (1105:1105:1105))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (779:779:779) (901:901:901))
        (PORT datad (931:931:931) (1077:1077:1077))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1138:1138:1138))
        (PORT datab (947:947:947) (1107:1107:1107))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (803:803:803))
        (PORT datab (945:945:945) (1104:1104:1104))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (776:776:776))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datad (933:933:933) (1079:1079:1079))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (368:368:368))
        (PORT datab (680:680:680) (798:798:798))
        (PORT datad (930:930:930) (1076:1076:1076))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (648:648:648))
        (PORT datab (175:175:175) (216:216:216))
        (PORT datad (933:933:933) (1080:1080:1080))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (839:839:839))
        (PORT datab (291:291:291) (338:338:338))
        (PORT datad (932:932:932) (1078:1078:1078))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (605:605:605))
        (PORT datab (945:945:945) (1105:1105:1105))
        (PORT datad (605:605:605) (698:698:698))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (635:635:635))
        (PORT datab (947:947:947) (1106:1106:1106))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1093:1093:1093))
        (PORT datab (946:946:946) (1105:1105:1105))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (969:969:969))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector34\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (287:287:287))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT sload (530:530:530) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (983:983:983) (1096:1096:1096))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (781:781:781) (885:885:885))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (366:366:366) (411:411:411))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (465:465:465) (518:518:518))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (482:482:482) (539:539:539))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (367:367:367) (416:416:416))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1239:1239:1239))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT sload (1009:1009:1009) (1143:1143:1143))
        (PORT ena (683:683:683) (738:738:738))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (538:538:538))
        (PORT sload (811:811:811) (911:911:911))
        (PORT ena (667:667:667) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (811:811:811) (911:911:911))
        (PORT ena (667:667:667) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (811:811:811) (911:911:911))
        (PORT ena (667:667:667) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (890:890:890) (1026:1026:1026))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (450:450:450))
        (PORT datab (221:221:221) (276:276:276))
        (PORT datac (1013:1013:1013) (1158:1158:1158))
        (PORT datad (340:340:340) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (160:160:160))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (294:294:294))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (779:779:779))
        (PORT datac (143:143:143) (184:184:184))
        (PORT datad (378:378:378) (452:452:452))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (289:289:289))
        (PORT datac (426:426:426) (491:491:491))
        (PORT datad (230:230:230) (284:284:284))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (697:697:697))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (700:700:700))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datac (406:406:406) (493:493:493))
        (PORT datad (209:209:209) (243:243:243))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (331:331:331))
        (PORT datac (223:223:223) (277:277:277))
        (PORT datad (328:328:328) (387:387:387))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (329:329:329))
        (PORT datac (223:223:223) (278:278:278))
        (PORT datad (329:329:329) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (681:681:681))
        (PORT datab (432:432:432) (525:525:525))
        (PORT datac (325:325:325) (361:361:361))
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (234:234:234))
        (PORT datab (241:241:241) (297:297:297))
        (PORT datac (158:158:158) (208:208:208))
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (234:234:234))
        (PORT datab (347:347:347) (417:417:417))
        (PORT datac (216:216:216) (265:265:265))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (388:388:388))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datac (157:157:157) (205:205:205))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector55\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (617:617:617))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (107:107:107) (129:129:129))
        (PORT datad (212:212:212) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector51\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (677:677:677))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (414:414:414) (502:502:502))
        (PORT datad (284:284:284) (324:324:324))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (414:414:414) (437:437:437))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (168:168:168))
        (PORT datab (190:190:190) (227:227:227))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (418:418:418))
        (PORT datab (333:333:333) (394:394:394))
        (PORT datac (404:404:404) (491:491:491))
        (PORT datad (163:163:163) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (685:685:685))
        (PORT datab (760:760:760) (884:884:884))
        (PORT datac (540:540:540) (656:656:656))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1237:1237:1237))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector49\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (637:637:637))
        (PORT datab (518:518:518) (621:621:621))
        (PORT datac (312:312:312) (373:373:373))
        (PORT datad (334:334:334) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (595:595:595))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (292:292:292) (335:335:335))
        (PORT datad (310:310:310) (355:355:355))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (438:438:438) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector48\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (636:636:636))
        (PORT datab (519:519:519) (622:622:622))
        (PORT datac (179:179:179) (211:211:211))
        (PORT datad (159:159:159) (212:212:212))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1041:1041:1041))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (438:438:438) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector47\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (263:263:263))
        (PORT datab (521:521:521) (624:624:624))
        (PORT datac (515:515:515) (611:611:611))
        (PORT datad (176:176:176) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1270:1270:1270))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (332:332:332))
        (PORT datab (335:335:335) (398:398:398))
        (PORT datac (539:539:539) (655:655:655))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (291:291:291) (320:320:320))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1237:1237:1237))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (512:512:512))
        (PORT datab (366:366:366) (441:441:441))
        (PORT datac (546:546:546) (654:654:654))
        (PORT datad (344:344:344) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector44\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (510:510:510))
        (PORT datab (792:792:792) (923:923:923))
        (PORT datac (419:419:419) (467:467:467))
        (PORT datad (164:164:164) (217:217:217))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (237:237:237))
        (PORT datab (794:794:794) (925:925:925))
        (PORT datac (411:411:411) (491:491:491))
        (PORT datad (292:292:292) (338:338:338))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (490:490:490) (514:514:514))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (700:700:700))
        (PORT datab (667:667:667) (782:782:782))
        (PORT datac (540:540:540) (655:655:655))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datab (106:106:106) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1237:1237:1237))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (471:471:471))
        (PORT datab (428:428:428) (515:515:515))
        (PORT datac (548:548:548) (657:657:657))
        (PORT datad (343:343:343) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (676:676:676))
        (PORT datab (427:427:427) (494:494:494))
        (PORT datac (323:323:323) (365:365:365))
        (PORT datad (318:318:318) (362:362:362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (312:312:312))
        (PORT datab (225:225:225) (280:280:280))
        (PORT datac (218:218:218) (273:273:273))
        (PORT datad (355:355:355) (423:423:423))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (313:313:313))
        (PORT datab (313:313:313) (373:373:373))
        (PORT datac (321:321:321) (386:386:386))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datab (337:337:337) (405:405:405))
        (PORT datac (220:220:220) (271:271:271))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (226:226:226))
        (PORT datac (120:120:120) (142:142:142))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector54\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (706:706:706))
        (PORT datab (663:663:663) (781:781:781))
        (PORT datac (101:101:101) (129:129:129))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1268:1268:1268))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector53\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (679:679:679))
        (PORT datab (426:426:426) (519:519:519))
        (PORT datac (673:673:673) (787:787:787))
        (PORT datad (331:331:331) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (414:414:414) (437:437:437))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector52\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (679:679:679))
        (PORT datab (427:427:427) (520:520:520))
        (PORT datac (298:298:298) (334:334:334))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (414:414:414) (437:437:437))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (235:235:235))
        (PORT datab (222:222:222) (274:274:274))
        (PORT datac (155:155:155) (204:204:204))
        (PORT datad (214:214:214) (260:260:260))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (224:224:224))
        (PORT datab (328:328:328) (389:389:389))
        (PORT datac (308:308:308) (364:364:364))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (417:417:417))
        (PORT datab (128:128:128) (160:160:160))
        (PORT datac (156:156:156) (204:204:204))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector56\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (615:615:615))
        (PORT datac (107:107:107) (129:129:129))
        (PORT datad (212:212:212) (247:247:247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (490:490:490))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (548:548:548) (656:656:656))
        (PORT datad (401:401:401) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector39\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (794:794:794) (925:925:925))
        (PORT datac (412:412:412) (492:492:492))
        (PORT datad (291:291:291) (337:337:337))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1236:1236:1236))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (489:489:489))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (430:430:430) (524:524:524))
        (PORT datac (199:199:199) (245:245:245))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (725:725:725))
        (PORT datab (192:192:192) (231:231:231))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1237:1237:1237))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (376:376:376) (449:449:449))
        (PORT datac (304:304:304) (357:357:357))
        (PORT datad (230:230:230) (283:283:283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (290:290:290))
        (PORT datab (377:377:377) (450:450:450))
        (PORT datac (305:305:305) (364:364:364))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (269:269:269))
        (PORT datab (238:238:238) (295:295:295))
        (PORT datac (331:331:331) (399:399:399))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (297:297:297))
        (PORT datab (335:335:335) (397:397:397))
        (PORT datac (98:98:98) (126:126:126))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (329:329:329))
        (PORT datac (224:224:224) (278:278:278))
        (PORT datad (329:329:329) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (712:712:712))
        (PORT datab (128:128:128) (155:155:155))
        (PORT datac (591:591:591) (671:671:671))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (518:518:518))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (370:370:370) (424:424:424))
        (PORT datad (489:489:489) (556:556:556))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (333:333:333) (389:389:389))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1046:1046:1046))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector56\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (455:455:455))
        (PORT datab (666:666:666) (784:784:784))
        (PORT datac (636:636:636) (737:737:737))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (438:438:438) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector55\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (484:484:484))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (650:650:650) (761:761:761))
        (PORT datad (282:282:282) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1040:1040:1040))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (438:438:438) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1712:1712:1712))
        (PORT datab (1340:1340:1340) (1580:1580:1580))
        (PORT datac (1173:1173:1173) (1371:1371:1371))
        (PORT datad (1100:1100:1100) (1288:1288:1288))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1713:1713:1713))
        (PORT datab (1348:1348:1348) (1589:1589:1589))
        (PORT datac (1169:1169:1169) (1367:1367:1367))
        (PORT datad (1093:1093:1093) (1280:1280:1280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1713:1713:1713))
        (PORT datab (1349:1349:1349) (1590:1590:1590))
        (PORT datac (1168:1168:1168) (1366:1366:1366))
        (PORT datad (1092:1092:1092) (1279:1279:1279))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1713:1713:1713))
        (PORT datab (1349:1349:1349) (1590:1590:1590))
        (PORT datac (1168:1168:1168) (1366:1366:1366))
        (PORT datad (1091:1091:1091) (1278:1278:1278))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1712:1712:1712))
        (PORT datab (1341:1341:1341) (1581:1581:1581))
        (PORT datac (1172:1172:1172) (1370:1370:1370))
        (PORT datad (1099:1099:1099) (1286:1286:1286))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1712:1712:1712))
        (PORT datab (1340:1340:1340) (1581:1581:1581))
        (PORT datac (1172:1172:1172) (1371:1371:1371))
        (PORT datad (1099:1099:1099) (1287:1287:1287))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1712:1712:1712))
        (PORT datab (1344:1344:1344) (1584:1584:1584))
        (PORT datac (1171:1171:1171) (1369:1369:1369))
        (PORT datad (1096:1096:1096) (1284:1284:1284))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2569:2569:2569))
        (PORT datab (1265:1265:1265) (1487:1487:1487))
        (PORT datac (1307:1307:1307) (1518:1518:1518))
        (PORT datad (1295:1295:1295) (1504:1504:1504))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2570:2570:2570))
        (PORT datab (1265:1265:1265) (1487:1487:1487))
        (PORT datac (1309:1309:1309) (1520:1520:1520))
        (PORT datad (1293:1293:1293) (1503:1503:1503))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2210:2210:2210) (2565:2565:2565))
        (PORT datab (1266:1266:1266) (1489:1489:1489))
        (PORT datac (1298:1298:1298) (1508:1508:1508))
        (PORT datad (1300:1300:1300) (1510:1510:1510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2569:2569:2569))
        (PORT datab (1265:1265:1265) (1487:1487:1487))
        (PORT datac (1308:1308:1308) (1519:1519:1519))
        (PORT datad (1294:1294:1294) (1503:1503:1503))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2569:2569:2569))
        (PORT datab (1265:1265:1265) (1487:1487:1487))
        (PORT datac (1308:1308:1308) (1519:1519:1519))
        (PORT datad (1293:1293:1293) (1503:1503:1503))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2566:2566:2566))
        (PORT datab (1266:1266:1266) (1488:1488:1488))
        (PORT datac (1300:1300:1300) (1510:1510:1510))
        (PORT datad (1299:1299:1299) (1509:1509:1509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2568:2568:2568))
        (PORT datab (1265:1265:1265) (1488:1488:1488))
        (PORT datac (1305:1305:1305) (1516:1516:1516))
        (PORT datad (1296:1296:1296) (1505:1505:1505))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (259:259:259))
        (PORT datab (177:177:177) (240:240:240))
        (PORT datac (359:359:359) (440:440:440))
        (PORT datad (164:164:164) (210:210:210))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (256:256:256))
        (PORT datab (173:173:173) (236:236:236))
        (PORT datac (357:357:357) (439:439:439))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (262:262:262))
        (PORT datab (180:180:180) (242:242:242))
        (PORT datac (361:361:361) (442:442:442))
        (PORT datad (164:164:164) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (257:257:257))
        (PORT datab (176:176:176) (239:239:239))
        (PORT datac (358:358:358) (440:440:440))
        (PORT datad (164:164:164) (212:212:212))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (254:254:254))
        (PORT datab (170:170:170) (232:232:232))
        (PORT datac (356:356:356) (437:437:437))
        (PORT datad (166:166:166) (214:214:214))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (262:262:262))
        (PORT datab (180:180:180) (243:243:243))
        (PORT datac (361:361:361) (443:443:443))
        (PORT datad (165:165:165) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (263:263:263))
        (PORT datab (181:181:181) (244:244:244))
        (PORT datac (362:362:362) (444:444:444))
        (PORT datad (165:165:165) (210:210:210))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (478:478:478))
        (PORT datab (176:176:176) (239:239:239))
        (PORT datac (231:231:231) (291:291:291))
        (PORT datad (157:157:157) (207:207:207))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (482:482:482))
        (PORT datab (179:179:179) (241:241:241))
        (PORT datac (232:232:232) (292:292:292))
        (PORT datad (155:155:155) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (471:471:471))
        (PORT datab (174:174:174) (233:233:233))
        (PORT datac (230:230:230) (289:289:289))
        (PORT datad (160:160:160) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (476:476:476))
        (PORT datab (175:175:175) (238:238:238))
        (PORT datac (231:231:231) (290:290:290))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (468:468:468))
        (PORT datab (172:172:172) (233:233:233))
        (PORT datac (229:229:229) (288:288:288))
        (PORT datad (162:162:162) (212:212:212))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (480:480:480))
        (PORT datab (178:178:178) (240:240:240))
        (PORT datac (232:232:232) (291:291:291))
        (PORT datad (156:156:156) (206:206:206))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (476:476:476))
        (PORT datab (175:175:175) (237:237:237))
        (PORT datac (231:231:231) (290:290:290))
        (PORT datad (158:158:158) (209:209:209))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (2080:2080:2080))
        (PORT datab (2028:2028:2028) (2346:2346:2346))
        (PORT datac (1125:1125:1125) (1335:1335:1335))
        (PORT datad (2001:2001:2001) (2301:2301:2301))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (2081:2081:2081))
        (PORT datab (2028:2028:2028) (2346:2346:2346))
        (PORT datac (1123:1123:1123) (1333:1333:1333))
        (PORT datad (2003:2003:2003) (2303:2303:2303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (2084:2084:2084))
        (PORT datab (2027:2027:2027) (2345:2345:2345))
        (PORT datac (1119:1119:1119) (1329:1329:1329))
        (PORT datad (2007:2007:2007) (2308:2308:2308))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (2085:2085:2085))
        (PORT datab (2027:2027:2027) (2345:2345:2345))
        (PORT datac (1117:1117:1117) (1327:1327:1327))
        (PORT datad (2009:2009:2009) (2310:2310:2310))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (2085:2085:2085))
        (PORT datab (2027:2027:2027) (2345:2345:2345))
        (PORT datac (1118:1118:1118) (1327:1327:1327))
        (PORT datad (2008:2008:2008) (2309:2309:2309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (2084:2084:2084))
        (PORT datab (2027:2027:2027) (2345:2345:2345))
        (PORT datac (1120:1120:1120) (1329:1329:1329))
        (PORT datad (2006:2006:2006) (2307:2307:2307))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (2083:2083:2083))
        (PORT datab (2027:2027:2027) (2345:2345:2345))
        (PORT datac (1120:1120:1120) (1330:1330:1330))
        (PORT datad (2006:2006:2006) (2307:2307:2307))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
