{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583327778357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583327778359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 13:16:18 2020 " "Processing started: Wed Mar 04 13:16:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583327778359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327778359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp32Bit_mult -c fp32Bit_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp32Bit_mult -c fp32Bit_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327778359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583327779829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583327779829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmult.v 2 2 " "Found 2 design units, including 2 entities, in source file fpmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpmult_altfp_mult_fkn " "Found entity 1: fpmult_altfp_mult_fkn" {  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327790474 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpmult " "Found entity 2: fpmult" {  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327790474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327790474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32bit_mult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fp32bit_mult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fp32Bit_mult " "Found entity 1: fp32Bit_mult" {  } { { "fp32Bit_mult.bdf" "" { Schematic "H:/DSD_Material/ip/fp_mult/fp32Bit_mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327790489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327790489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp32Bit_mult " "Elaborating entity \"fp32Bit_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583327790567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult fpmult:inst " "Elaborating entity \"fpmult\" for hierarchy \"fpmult:inst\"" {  } { { "fp32Bit_mult.bdf" "inst" { Schematic "H:/DSD_Material/ip/fp_mult/fp32Bit_mult.bdf" { { 152 472 696 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327790631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult_altfp_mult_fkn fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component " "Elaborating entity \"fpmult_altfp_mult_fkn\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\"" {  } { { "fpmult.v" "fpmult_altfp_mult_fkn_component" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327790700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpmult.v" "exp_add_adder" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327790920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327790976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327790977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327790977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327790977 ""}  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583327790977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "H:/DSD_Material/ip/fp_mult/db/add_sub_a9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327791063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327791063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpmult.v" "exp_adj_adder" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791254 ""}  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583327791254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "H:/DSD_Material/ip/fp_mult/db/add_sub_kka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327791338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327791338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpmult.v" "exp_bias_subtr" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791484 ""}  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583327791484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "H:/DSD_Material/ip/fp_mult/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327791575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327791575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpmult.v" "man_round_adder" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327791726 ""}  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583327791726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "H:/DSD_Material/ip/fp_mult/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327791814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327791814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327791819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "fpmult.v" "man_product2_mult" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327792025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327792079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583327792079 ""}  } { { "fpmult.v" "" { Text "H:/DSD_Material/ip/fp_mult/fpmult.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583327792079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "H:/DSD_Material/ip/fp_mult/db/mult_ncs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327792174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327792174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"fpmult:inst\|fpmult_altfp_mult_fkn:fpmult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327792178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583327793456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583327794253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327794253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583327795159 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583327795159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583327795159 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583327795159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583327795159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583327795257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 13:16:35 2020 " "Processing ended: Wed Mar 04 13:16:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583327795257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583327795257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583327795257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327795257 ""}
