<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="multiplicador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="multiplica4x3.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="multiplica4x3.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="multiplica4x3.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="multiplica4x3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="multiplica4x3.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="multiplica4x3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="multiplica4x3.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="multiplica4x3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="multiplica4x3.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="multiplica4x3.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="multiplica4x3.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="multiplica4x3.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="multiplica4x3.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplica4x3.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="multiplica4x3.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplica4x3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="multiplica4x3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="multiplica4x3.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="multiplica4x3.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="multiplica4x3.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="multiplica4x3.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="multiplica4x3.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="multiplica4x3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiplica4x3_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="multiplica4x3_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="multiplica4x3_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="multiplica4x3_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="multiplica4x3_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="multiplica4x3_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiplica4x3_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiplica4x3_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="multiplica4x3_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="multiplica4x3_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiplica4x3_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="multiplica4x3_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="multiplica4x3_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="multiplica4x3_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiplica4x3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575803409" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1575803409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575803409" xil_pn:in_ck="3706192720446854509" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575803409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SumaMedia.vhd"/>
      <outfile xil_pn:name="SumaParalela.vhd"/>
      <outfile xil_pn:name="multiplica4x3.vhd"/>
      <outfile xil_pn:name="tes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1568759829" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7290365938497881182" xil_pn:start_ts="1568759829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568759829" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1414383863902131232" xil_pn:start_ts="1568759829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568759829" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5978317391477361507" xil_pn:start_ts="1568759829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575803417" xil_pn:in_ck="3706192720446854509" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575803416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SumaMedia.vhd"/>
      <outfile xil_pn:name="SumaParalela.vhd"/>
      <outfile xil_pn:name="multiplica4x3.vhd"/>
      <outfile xil_pn:name="tes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575803421" xil_pn:in_ck="3706192720446854509" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8955234963447745956" xil_pn:start_ts="1575803417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes_beh.prj"/>
      <outfile xil_pn:name="tes_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1575805003" xil_pn:in_ck="4749523726770467451" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="636906039621207633" xil_pn:start_ts="1575805002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1568758845" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8019794960843357740" xil_pn:start_ts="1568758845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568758845" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5978317391477361507" xil_pn:start_ts="1568758845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568758845" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1568758845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568758845" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4763469341035413354" xil_pn:start_ts="1568758845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568758845" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1568758845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568758845" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1427411368397039571" xil_pn:start_ts="1568758845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575803136" xil_pn:in_ck="-2301478848597733263" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3057497421190575044" xil_pn:start_ts="1575803115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="multiplica4x3.lso"/>
      <outfile xil_pn:name="multiplica4x3.ngc"/>
      <outfile xil_pn:name="multiplica4x3.ngr"/>
      <outfile xil_pn:name="multiplica4x3.prj"/>
      <outfile xil_pn:name="multiplica4x3.stx"/>
      <outfile xil_pn:name="multiplica4x3.syr"/>
      <outfile xil_pn:name="multiplica4x3.xst"/>
      <outfile xil_pn:name="multiplica4x3_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1575804313" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3542212699283467253" xil_pn:start_ts="1575804312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575804323" xil_pn:in_ck="4897914127368352900" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5380208166095467090" xil_pn:start_ts="1575804313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="multiplica4x3.bld"/>
      <outfile xil_pn:name="multiplica4x3.ngd"/>
      <outfile xil_pn:name="multiplica4x3_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1575804355" xil_pn:in_ck="4897960538852754853" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1575804323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="multiplica4x3.pcf"/>
      <outfile xil_pn:name="multiplica4x3_map.map"/>
      <outfile xil_pn:name="multiplica4x3_map.mrp"/>
      <outfile xil_pn:name="multiplica4x3_map.ncd"/>
      <outfile xil_pn:name="multiplica4x3_map.ngm"/>
      <outfile xil_pn:name="multiplica4x3_map.xrpt"/>
      <outfile xil_pn:name="multiplica4x3_summary.xml"/>
      <outfile xil_pn:name="multiplica4x3_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1575804386" xil_pn:in_ck="2524292149302160862" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1575804355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="multiplica4x3.ncd"/>
      <outfile xil_pn:name="multiplica4x3.pad"/>
      <outfile xil_pn:name="multiplica4x3.par"/>
      <outfile xil_pn:name="multiplica4x3.ptwx"/>
      <outfile xil_pn:name="multiplica4x3.unroutes"/>
      <outfile xil_pn:name="multiplica4x3.xpi"/>
      <outfile xil_pn:name="multiplica4x3_pad.csv"/>
      <outfile xil_pn:name="multiplica4x3_pad.txt"/>
      <outfile xil_pn:name="multiplica4x3_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1575804452" xil_pn:in_ck="1881463557216300662" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1575804432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="multiplica4x3.bgn"/>
      <outfile xil_pn:name="multiplica4x3.bit"/>
      <outfile xil_pn:name="multiplica4x3.drc"/>
      <outfile xil_pn:name="multiplica4x3.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1575804386" xil_pn:in_ck="4891834222911697057" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1575804374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="multiplica4x3.twr"/>
      <outfile xil_pn:name="multiplica4x3.twx"/>
    </transform>
  </transforms>

</generated_project>
