OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/onurakkaya/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/my_first_design/runs/RUN_2025.04.27_18.41.48/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   my_first_design
Die area:                 ( 0 0 ) ( 50000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     147
Number of terminals:      18
Number of snets:          2
Number of nets:           41

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 37.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1197.
[INFO DRT-0033] mcon shape region query size = 888.
[INFO DRT-0033] met1 shape region query size = 327.
[INFO DRT-0033] via shape region query size = 110.
[INFO DRT-0033] met2 shape region query size = 66.
[INFO DRT-0033] via2 shape region query size = 88.
[INFO DRT-0033] met3 shape region query size = 82.
[INFO DRT-0033] via3 shape region query size = 88.
[INFO DRT-0033] met4 shape region query size = 34.
[INFO DRT-0033] via4 shape region query size = 4.
[INFO DRT-0033] met5 shape region query size = 8.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 62 pins.
[INFO DRT-0081]   Complete 20 unique inst patterns.
[INFO DRT-0084]   Complete 27 groups.
#scanned instances     = 147
#unique  instances     = 37
#stdCellGenAp          = 421
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 325
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 89
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 112.47 (MB), peak = 112.47 (MB)

Number of guides:     281

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 82.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 73.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 43.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 16.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 125 vertical wires in 1 frboxes and 89 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 14 vertical wires in 1 frboxes and 15 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.32 (MB), peak = 113.32 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.32 (MB), peak = 113.32 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 118.94 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met3
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 464.70 (MB), peak = 476.52 (MB)
Total wire length = 897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 444 um.
Total wire length on LAYER met2 = 394 um.
Total wire length on LAYER met3 = 59 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 198.
Up-via summary (total 198):

----------------------
 FR_MASTERSLICE      0
            li1     89
           met1     93
           met2     16
           met3      0
           met4      0
----------------------
                   198


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 464.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 464.82 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 464.82 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 464.82 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 465.02 (MB), peak = 477.01 (MB)
Total wire length = 895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 441 um.
Total wire length on LAYER met2 = 392 um.
Total wire length on LAYER met3 = 62 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 198.
Up-via summary (total 198):

----------------------
 FR_MASTERSLICE      0
            li1     89
           met1     93
           met2     16
           met3      0
           met4      0
----------------------
                   198


[INFO DRT-0198] Complete detail routing.
Total wire length = 895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 441 um.
Total wire length on LAYER met2 = 392 um.
Total wire length on LAYER met3 = 62 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 198.
Up-via summary (total 198):

----------------------
 FR_MASTERSLICE      0
            li1     89
           met1     93
           met2     16
           met3      0
           met4      0
----------------------
                   198


[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 465.02 (MB), peak = 477.01 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/my_first_design/runs/RUN_2025.04.27_18.41.48/results/routing/my_first_design.odb'…
Writing netlist to '/openlane/designs/my_first_design/runs/RUN_2025.04.27_18.41.48/results/routing/my_first_design.nl.v'…
Writing powered netlist to '/openlane/designs/my_first_design/runs/RUN_2025.04.27_18.41.48/results/routing/my_first_design.pnl.v'…
Writing layout to '/openlane/designs/my_first_design/runs/RUN_2025.04.27_18.41.48/results/routing/my_first_design.def'…
