// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _solve_HH_
#define _solve_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "right_r.h"
#include "down.h"
#include "toplevel_udiv_8ns_8ns_8_11.h"
#include "toplevel_sdiv_9s_9ns_9_12.h"

namespace ap_rtl {

struct solve : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<36> > avail_V_i;
    sc_out< sc_lv<36> > avail_V_o;
    sc_out< sc_logic > avail_V_o_ap_vld;
    sc_in< sc_lv<8> > side_V;
    sc_in< sc_lv<8> > cp_V_i;
    sc_out< sc_lv<8> > cp_V_o;
    sc_out< sc_logic > cp_V_o_ap_vld;
    sc_out< sc_lv<6> > pp_tile_V_address0;
    sc_out< sc_logic > pp_tile_V_ce0;
    sc_out< sc_logic > pp_tile_V_we0;
    sc_out< sc_lv<8> > pp_tile_V_d0;
    sc_in< sc_lv<8> > pp_tile_V_q0;
    sc_out< sc_lv<6> > pp_tile_V_address1;
    sc_out< sc_logic > pp_tile_V_ce1;
    sc_in< sc_lv<8> > pp_tile_V_q1;
    sc_out< sc_lv<6> > pp_rot_V_address0;
    sc_out< sc_logic > pp_rot_V_ce0;
    sc_out< sc_logic > pp_rot_V_we0;
    sc_out< sc_lv<2> > pp_rot_V_d0;
    sc_in< sc_lv<2> > pp_rot_V_q0;
    sc_out< sc_lv<6> > pp_rot_V_address1;
    sc_out< sc_logic > pp_rot_V_ce1;
    sc_in< sc_lv<2> > pp_rot_V_q1;
    sc_out< sc_lv<8> > tiles_V_address0;
    sc_out< sc_logic > tiles_V_ce0;
    sc_in< sc_lv<4> > tiles_V_q0;
    sc_out< sc_lv<8> > tiles_V_address1;
    sc_out< sc_logic > tiles_V_ce1;
    sc_in< sc_lv<4> > tiles_V_q1;
    sc_out< sc_lv<4> > colours_V_address0;
    sc_out< sc_logic > colours_V_ce0;
    sc_in< sc_lv<36> > colours_V_q0;
    sc_out< sc_lv<4> > colours_V_address1;
    sc_out< sc_logic > colours_V_ce1;
    sc_in< sc_lv<36> > colours_V_q1;


    // Module declarations
    solve(sc_module_name name);
    SC_HAS_PROCESS(solve);

    ~solve();

    sc_trace_file* mVcdFile;

    right_r* grp_right_r_fu_235;
    down* grp_down_fu_253;
    toplevel_udiv_8ns_8ns_8_11<19,11,8,8,8>* toplevel_udiv_8ns_8ns_8_11_U19;
    toplevel_sdiv_9s_9ns_9_12<20,12,9,9,9>* toplevel_sdiv_9s_9ns_9_12_U20;
    toplevel_sdiv_9s_9ns_9_12<21,12,9,9,9>* toplevel_sdiv_9s_9ns_9_12_U21;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<8> > reg_307;
    sc_signal< sc_logic > grp_right_r_fu_235_ap_done;
    sc_signal< sc_lv<1> > grp_right_r_fu_235_ap_return;
    sc_signal< sc_lv<8> > reg_311;
    sc_signal< sc_lv<8> > grp_fu_283_p2;
    sc_signal< sc_lv<8> > reg_315;
    sc_signal< sc_lv<1> > tmp_15_i_fu_406_p2;
    sc_signal< sc_lv<4> > reg_319;
    sc_signal< sc_lv<1> > tmp_26_reg_849;
    sc_signal< sc_lv<1> > tmp_29_reg_937;
    sc_signal< sc_lv<1> > tmp_fu_506_p2;
    sc_signal< sc_lv<1> > tmp_reg_890;
    sc_signal< sc_lv<1> > tmp_25_reg_895;
    sc_signal< sc_lv<6> > pp_tile_V_addr_reg_932;
    sc_signal< sc_lv<1> > tmp_1_fu_736_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_978;
    sc_signal< sc_lv<1> > tmp_28_reg_983;
    sc_signal< sc_logic > grp_right_r_fu_235_ap_start;
    sc_signal< sc_logic > grp_right_r_fu_235_ap_idle;
    sc_signal< sc_logic > grp_right_r_fu_235_ap_ready;
    sc_signal< sc_lv<8> > grp_right_r_fu_235_cp_V;
    sc_signal< sc_lv<6> > grp_right_r_fu_235_pp_rot_V_address0;
    sc_signal< sc_logic > grp_right_r_fu_235_pp_rot_V_ce0;
    sc_signal< sc_logic > grp_right_r_fu_235_pp_rot_V_we0;
    sc_signal< sc_lv<2> > grp_right_r_fu_235_pp_rot_V_d0;
    sc_signal< sc_lv<2> > grp_right_r_fu_235_pp_rot_V_q0;
    sc_signal< sc_lv<6> > grp_right_r_fu_235_pp_tile_V_address0;
    sc_signal< sc_logic > grp_right_r_fu_235_pp_tile_V_ce0;
    sc_signal< sc_logic > grp_right_r_fu_235_pp_tile_V_we0;
    sc_signal< sc_lv<8> > grp_right_r_fu_235_pp_tile_V_d0;
    sc_signal< sc_lv<8> > grp_right_r_fu_235_pp_tile_V_q0;
    sc_signal< sc_lv<36> > grp_right_r_fu_235_avail_V_i;
    sc_signal< sc_lv<36> > grp_right_r_fu_235_avail_V_o;
    sc_signal< sc_logic > grp_right_r_fu_235_avail_V_o_ap_vld;
    sc_signal< sc_lv<8> > grp_right_r_fu_235_side_V;
    sc_signal< sc_lv<8> > grp_right_r_fu_235_tiles_V_address0;
    sc_signal< sc_logic > grp_right_r_fu_235_tiles_V_ce0;
    sc_signal< sc_lv<4> > grp_right_r_fu_235_tiles_V_q0;
    sc_signal< sc_lv<4> > grp_right_r_fu_235_colours_V_address0;
    sc_signal< sc_logic > grp_right_r_fu_235_colours_V_ce0;
    sc_signal< sc_lv<36> > grp_right_r_fu_235_colours_V_q0;
    sc_signal< sc_lv<4> > grp_right_r_fu_235_colours_V_address1;
    sc_signal< sc_logic > grp_right_r_fu_235_colours_V_ce1;
    sc_signal< sc_lv<36> > grp_right_r_fu_235_colours_V_q1;
    sc_signal< sc_logic > grp_down_fu_253_ap_start;
    sc_signal< sc_logic > grp_down_fu_253_ap_done;
    sc_signal< sc_logic > grp_down_fu_253_ap_idle;
    sc_signal< sc_logic > grp_down_fu_253_ap_ready;
    sc_signal< sc_lv<36> > grp_down_fu_253_avail_V_i;
    sc_signal< sc_lv<36> > grp_down_fu_253_avail_V_o;
    sc_signal< sc_logic > grp_down_fu_253_avail_V_o_ap_vld;
    sc_signal< sc_lv<8> > grp_down_fu_253_cp_V_i;
    sc_signal< sc_lv<8> > grp_down_fu_253_cp_V_o;
    sc_signal< sc_logic > grp_down_fu_253_cp_V_o_ap_vld;
    sc_signal< sc_lv<8> > grp_down_fu_253_side_V;
    sc_signal< sc_lv<6> > grp_down_fu_253_pp_tile_V_address0;
    sc_signal< sc_logic > grp_down_fu_253_pp_tile_V_ce0;
    sc_signal< sc_logic > grp_down_fu_253_pp_tile_V_we0;
    sc_signal< sc_lv<8> > grp_down_fu_253_pp_tile_V_d0;
    sc_signal< sc_lv<8> > grp_down_fu_253_pp_tile_V_q0;
    sc_signal< sc_lv<6> > grp_down_fu_253_pp_tile_V_address1;
    sc_signal< sc_logic > grp_down_fu_253_pp_tile_V_ce1;
    sc_signal< sc_lv<8> > grp_down_fu_253_pp_tile_V_q1;
    sc_signal< sc_lv<6> > grp_down_fu_253_pp_rot_V_address0;
    sc_signal< sc_logic > grp_down_fu_253_pp_rot_V_ce0;
    sc_signal< sc_logic > grp_down_fu_253_pp_rot_V_we0;
    sc_signal< sc_lv<2> > grp_down_fu_253_pp_rot_V_d0;
    sc_signal< sc_lv<2> > grp_down_fu_253_pp_rot_V_q0;
    sc_signal< sc_lv<6> > grp_down_fu_253_pp_rot_V_address1;
    sc_signal< sc_logic > grp_down_fu_253_pp_rot_V_ce1;
    sc_signal< sc_lv<2> > grp_down_fu_253_pp_rot_V_q1;
    sc_signal< sc_lv<8> > grp_down_fu_253_tiles_V_address0;
    sc_signal< sc_logic > grp_down_fu_253_tiles_V_ce0;
    sc_signal< sc_lv<4> > grp_down_fu_253_tiles_V_q0;
    sc_signal< sc_lv<8> > grp_down_fu_253_tiles_V_address1;
    sc_signal< sc_logic > grp_down_fu_253_tiles_V_ce1;
    sc_signal< sc_lv<4> > grp_down_fu_253_tiles_V_q1;
    sc_signal< sc_lv<4> > grp_down_fu_253_colours_V_address0;
    sc_signal< sc_logic > grp_down_fu_253_colours_V_ce0;
    sc_signal< sc_lv<36> > grp_down_fu_253_colours_V_q0;
    sc_signal< sc_lv<4> > grp_down_fu_253_colours_V_address1;
    sc_signal< sc_logic > grp_down_fu_253_colours_V_ce1;
    sc_signal< sc_lv<36> > grp_down_fu_253_colours_V_q1;
    sc_signal< sc_logic > grp_right_r_fu_235_ap_start_ap_start_reg;
    sc_signal< sc_logic > grp_down_fu_253_ap_start_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_i23_i_i_fu_426_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_440_p1;
    sc_signal< sc_lv<64> > tmp_i2_i_fu_445_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_459_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_472_p1;
    sc_signal< sc_lv<64> > tmp_i_i_i_fu_545_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_559_p1;
    sc_signal< sc_lv<64> > tmp_i_i_fu_617_p1;
    sc_signal< sc_lv<64> > tmp_i23_i_i1_fu_656_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_670_p1;
    sc_signal< sc_lv<64> > tmp_i2_i1_fu_675_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_689_p1;
    sc_signal< sc_lv<64> > tmp_18_fu_702_p1;
    sc_signal< sc_lv<64> > tmp_i_i_i1_fu_775_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_789_p1;
    sc_signal< sc_lv<36> > avail_V_assign_fu_354_p3;
    sc_signal< sc_lv<36> > tmp_58_i_i_fu_632_p2;
    sc_signal< sc_lv<8> > tmp_59_i_i_fu_644_p2;
    sc_signal< sc_lv<8> > grp_fu_330_p0;
    sc_signal< sc_lv<8> > grp_fu_330_p1;
    sc_signal< sc_lv<8> > grp_fu_324_p2;
    sc_signal< sc_lv<35> > tmp_7_fu_344_p4;
    sc_signal< sc_lv<8> > r_V_fu_372_p0;
    sc_signal< sc_lv<16> > lhs_V_fu_368_p1;
    sc_signal< sc_lv<8> > r_V_fu_372_p1;
    sc_signal< sc_lv<16> > tmp_cast_fu_378_p1;
    sc_signal< sc_lv<16> > r_V_fu_372_p2;
    sc_signal< sc_lv<8> > r_V_5_fu_392_p0;
    sc_signal< sc_lv<16> > lhs_V_3_fu_388_p1;
    sc_signal< sc_lv<8> > r_V_5_fu_392_p1;
    sc_signal< sc_lv<16> > r_V_5_fu_392_p2;
    sc_signal< sc_lv<17> > tmp_i_cast_fu_398_p1;
    sc_signal< sc_lv<17> > tmp_i_cast_16_fu_402_p1;
    sc_signal< sc_lv<9> > grp_fu_420_p0;
    sc_signal< sc_lv<9> > grp_fu_420_p1;
    sc_signal< sc_lv<2> > grp_fu_289_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_432_p3;
    sc_signal< sc_lv<2> > grp_fu_295_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_451_p3;
    sc_signal< sc_lv<10> > tmp_6_fu_464_p3;
    sc_signal< sc_lv<5> > tmp_65_i_i_cast_fu_477_p1;
    sc_signal< sc_lv<5> > p_5_i_i_fu_481_p3;
    sc_signal< sc_lv<8> > tmp_27_i_cast_fu_496_p0;
    sc_signal< sc_lv<9> > tmp_26_i_cast_fu_492_p1;
    sc_signal< sc_lv<9> > tmp_27_i_cast_fu_496_p1;
    sc_signal< sc_lv<1> > sel_tmp3_i_not_fu_500_p2;
    sc_signal< sc_lv<9> > grp_fu_420_p2;
    sc_signal< sc_lv<8> > r_V_6_fu_511_p1;
    sc_signal< sc_lv<8> > grp_fu_330_p2;
    sc_signal< sc_lv<9> > tmp_61_i_i_fu_523_p0;
    sc_signal< sc_lv<9> > tmp_60_i_i_cast_fu_519_p1;
    sc_signal< sc_lv<1> > tmp_61_i_i_fu_523_p2;
    sc_signal< sc_lv<8> > this_assign_i_i_fu_529_p3;
    sc_signal< sc_lv<2> > grp_fu_301_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_551_p3;
    sc_signal< sc_lv<5> > tmp_63_i_i_cast_fu_564_p1;
    sc_signal< sc_lv<5> > p_i_i_fu_568_p3;
    sc_signal< sc_lv<8> > tmp_23_i_cast_fu_583_p0;
    sc_signal< sc_lv<9> > tmp_i3_cast_fu_579_p1;
    sc_signal< sc_lv<9> > tmp_23_i_cast_fu_583_p1;
    sc_signal< sc_lv<1> > tmp_24_i_fu_587_p2;
    sc_signal< sc_lv<1> > not_sel_tmp1_i_fu_593_p2;
    sc_signal< sc_lv<9> > grp_fu_611_p0;
    sc_signal< sc_lv<9> > grp_fu_611_p1;
    sc_signal< sc_lv<36> > tmp_i_i_18_fu_622_p1;
    sc_signal< sc_lv<36> > r_V_7_fu_626_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_662_p3;
    sc_signal< sc_lv<10> > tmp_15_fu_681_p3;
    sc_signal< sc_lv<10> > tmp_17_fu_694_p3;
    sc_signal< sc_lv<5> > tmp_65_i_i45_cast_fu_707_p1;
    sc_signal< sc_lv<5> > p_5_i_i1_fu_711_p3;
    sc_signal< sc_lv<8> > tmp_27_i66_cast_fu_726_p0;
    sc_signal< sc_lv<9> > tmp_26_i65_cast_fu_722_p1;
    sc_signal< sc_lv<9> > tmp_27_i66_cast_fu_726_p1;
    sc_signal< sc_lv<1> > sel_tmp3_i1_not_fu_730_p2;
    sc_signal< sc_lv<9> > grp_fu_611_p2;
    sc_signal< sc_lv<8> > r_V_9_fu_741_p1;
    sc_signal< sc_lv<9> > tmp_61_i_i1_fu_753_p0;
    sc_signal< sc_lv<9> > tmp_60_i_i14_cast_fu_749_p1;
    sc_signal< sc_lv<1> > tmp_61_i_i1_fu_753_p2;
    sc_signal< sc_lv<8> > this_assign_i_i1_fu_759_p3;
    sc_signal< sc_lv<10> > tmp_11_fu_781_p3;
    sc_signal< sc_lv<5> > tmp_63_i_i30_cast_fu_794_p1;
    sc_signal< sc_lv<5> > p_i_i1_fu_798_p3;
    sc_signal< sc_lv<8> > tmp_23_i60_cast_fu_813_p0;
    sc_signal< sc_lv<9> > tmp_i59_cast_fu_809_p1;
    sc_signal< sc_lv<9> > tmp_23_i60_cast_fu_813_p1;
    sc_signal< sc_lv<1> > tmp_24_i1_fu_817_p2;
    sc_signal< sc_lv<1> > not_sel_tmp1_i1_fu_823_p2;
    sc_signal< sc_logic > toplevel_udiv_8ns_8ns_8_11_U19_ap_start;
    sc_signal< sc_logic > grp_fu_330_ce;
    sc_signal< sc_lv<1> > tmp_2_fu_382_p2;
    sc_signal< sc_logic > toplevel_sdiv_9s_9ns_9_12_U20_ap_start;
    sc_signal< sc_logic > grp_fu_420_ce;
    sc_signal< sc_lv<1> > p_i_fu_598_p2;
    sc_signal< sc_logic > toplevel_sdiv_9s_9ns_9_12_U21_ap_start;
    sc_signal< sc_logic > grp_fu_611_ce;
    sc_signal< sc_lv<1> > p_i1_fu_828_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_st2_fsm_1;
    static const sc_lv<6> ap_ST_st3_fsm_2;
    static const sc_lv<6> ap_ST_st4_fsm_3;
    static const sc_lv<6> ap_ST_st5_fsm_4;
    static const sc_lv<6> ap_ST_st6_fsm_5;
    static const sc_lv<6> ap_ST_st7_fsm_6;
    static const sc_lv<6> ap_ST_st8_fsm_7;
    static const sc_lv<6> ap_ST_st9_fsm_8;
    static const sc_lv<6> ap_ST_st10_fsm_9;
    static const sc_lv<6> ap_ST_st11_fsm_10;
    static const sc_lv<6> ap_ST_st12_fsm_11;
    static const sc_lv<6> ap_ST_st13_fsm_12;
    static const sc_lv<6> ap_ST_st14_fsm_13;
    static const sc_lv<6> ap_ST_st15_fsm_14;
    static const sc_lv<6> ap_ST_st16_fsm_15;
    static const sc_lv<6> ap_ST_st17_fsm_16;
    static const sc_lv<6> ap_ST_st18_fsm_17;
    static const sc_lv<6> ap_ST_st19_fsm_18;
    static const sc_lv<6> ap_ST_st20_fsm_19;
    static const sc_lv<6> ap_ST_st21_fsm_20;
    static const sc_lv<6> ap_ST_st22_fsm_21;
    static const sc_lv<6> ap_ST_st23_fsm_22;
    static const sc_lv<6> ap_ST_st24_fsm_23;
    static const sc_lv<6> ap_ST_st25_fsm_24;
    static const sc_lv<6> ap_ST_st26_fsm_25;
    static const sc_lv<6> ap_ST_st27_fsm_26;
    static const sc_lv<6> ap_ST_st28_fsm_27;
    static const sc_lv<6> ap_ST_st29_fsm_28;
    static const sc_lv<6> ap_ST_st30_fsm_29;
    static const sc_lv<6> ap_ST_st31_fsm_30;
    static const sc_lv<6> ap_ST_st32_fsm_31;
    static const sc_lv<6> ap_ST_st33_fsm_32;
    static const sc_lv<6> ap_ST_st34_fsm_33;
    static const sc_lv<6> ap_ST_st35_fsm_34;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<36> ap_const_lv36_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_avail_V_assign_fu_354_p3();
    void thread_avail_V_o();
    void thread_avail_V_o_ap_vld();
    void thread_colours_V_address0();
    void thread_colours_V_address1();
    void thread_colours_V_ce0();
    void thread_colours_V_ce1();
    void thread_cp_V_o();
    void thread_cp_V_o_ap_vld();
    void thread_grp_down_fu_253_ap_start();
    void thread_grp_down_fu_253_avail_V_i();
    void thread_grp_down_fu_253_colours_V_q0();
    void thread_grp_down_fu_253_colours_V_q1();
    void thread_grp_down_fu_253_cp_V_i();
    void thread_grp_down_fu_253_pp_rot_V_q0();
    void thread_grp_down_fu_253_pp_rot_V_q1();
    void thread_grp_down_fu_253_pp_tile_V_q0();
    void thread_grp_down_fu_253_pp_tile_V_q1();
    void thread_grp_down_fu_253_side_V();
    void thread_grp_down_fu_253_tiles_V_q0();
    void thread_grp_down_fu_253_tiles_V_q1();
    void thread_grp_fu_283_p2();
    void thread_grp_fu_289_p2();
    void thread_grp_fu_295_p2();
    void thread_grp_fu_301_p2();
    void thread_grp_fu_324_p2();
    void thread_grp_fu_330_ce();
    void thread_grp_fu_330_p0();
    void thread_grp_fu_330_p1();
    void thread_grp_fu_420_ce();
    void thread_grp_fu_420_p0();
    void thread_grp_fu_420_p1();
    void thread_grp_fu_611_ce();
    void thread_grp_fu_611_p0();
    void thread_grp_fu_611_p1();
    void thread_grp_right_r_fu_235_ap_start();
    void thread_grp_right_r_fu_235_avail_V_i();
    void thread_grp_right_r_fu_235_colours_V_q0();
    void thread_grp_right_r_fu_235_colours_V_q1();
    void thread_grp_right_r_fu_235_cp_V();
    void thread_grp_right_r_fu_235_pp_rot_V_q0();
    void thread_grp_right_r_fu_235_pp_tile_V_q0();
    void thread_grp_right_r_fu_235_side_V();
    void thread_grp_right_r_fu_235_tiles_V_q0();
    void thread_lhs_V_3_fu_388_p1();
    void thread_lhs_V_fu_368_p1();
    void thread_not_sel_tmp1_i1_fu_823_p2();
    void thread_not_sel_tmp1_i_fu_593_p2();
    void thread_p_5_i_i1_fu_711_p3();
    void thread_p_5_i_i_fu_481_p3();
    void thread_p_i1_fu_828_p2();
    void thread_p_i_fu_598_p2();
    void thread_p_i_i1_fu_798_p3();
    void thread_p_i_i_fu_568_p3();
    void thread_pp_rot_V_address0();
    void thread_pp_rot_V_address1();
    void thread_pp_rot_V_ce0();
    void thread_pp_rot_V_ce1();
    void thread_pp_rot_V_d0();
    void thread_pp_rot_V_we0();
    void thread_pp_tile_V_address0();
    void thread_pp_tile_V_address1();
    void thread_pp_tile_V_ce0();
    void thread_pp_tile_V_ce1();
    void thread_pp_tile_V_d0();
    void thread_pp_tile_V_we0();
    void thread_r_V_5_fu_392_p0();
    void thread_r_V_5_fu_392_p1();
    void thread_r_V_5_fu_392_p2();
    void thread_r_V_6_fu_511_p1();
    void thread_r_V_7_fu_626_p2();
    void thread_r_V_9_fu_741_p1();
    void thread_r_V_fu_372_p0();
    void thread_r_V_fu_372_p1();
    void thread_r_V_fu_372_p2();
    void thread_sel_tmp3_i1_not_fu_730_p2();
    void thread_sel_tmp3_i_not_fu_500_p2();
    void thread_this_assign_i_i1_fu_759_p3();
    void thread_this_assign_i_i_fu_529_p3();
    void thread_tiles_V_address0();
    void thread_tiles_V_address1();
    void thread_tiles_V_ce0();
    void thread_tiles_V_ce1();
    void thread_tmp_10_fu_472_p1();
    void thread_tmp_11_fu_781_p3();
    void thread_tmp_12_fu_789_p1();
    void thread_tmp_13_fu_662_p3();
    void thread_tmp_14_fu_670_p1();
    void thread_tmp_15_fu_681_p3();
    void thread_tmp_15_i_fu_406_p2();
    void thread_tmp_16_fu_689_p1();
    void thread_tmp_17_fu_694_p3();
    void thread_tmp_18_fu_702_p1();
    void thread_tmp_1_fu_736_p2();
    void thread_tmp_23_i60_cast_fu_813_p0();
    void thread_tmp_23_i60_cast_fu_813_p1();
    void thread_tmp_23_i_cast_fu_583_p0();
    void thread_tmp_23_i_cast_fu_583_p1();
    void thread_tmp_24_i1_fu_817_p2();
    void thread_tmp_24_i_fu_587_p2();
    void thread_tmp_26_i65_cast_fu_722_p1();
    void thread_tmp_26_i_cast_fu_492_p1();
    void thread_tmp_27_i66_cast_fu_726_p0();
    void thread_tmp_27_i66_cast_fu_726_p1();
    void thread_tmp_27_i_cast_fu_496_p0();
    void thread_tmp_27_i_cast_fu_496_p1();
    void thread_tmp_2_fu_382_p2();
    void thread_tmp_3_fu_440_p1();
    void thread_tmp_4_fu_451_p3();
    void thread_tmp_58_i_i_fu_632_p2();
    void thread_tmp_59_i_i_fu_644_p2();
    void thread_tmp_5_fu_459_p1();
    void thread_tmp_60_i_i14_cast_fu_749_p1();
    void thread_tmp_60_i_i_cast_fu_519_p1();
    void thread_tmp_61_i_i1_fu_753_p0();
    void thread_tmp_61_i_i1_fu_753_p2();
    void thread_tmp_61_i_i_fu_523_p0();
    void thread_tmp_61_i_i_fu_523_p2();
    void thread_tmp_63_i_i30_cast_fu_794_p1();
    void thread_tmp_63_i_i_cast_fu_564_p1();
    void thread_tmp_65_i_i45_cast_fu_707_p1();
    void thread_tmp_65_i_i_cast_fu_477_p1();
    void thread_tmp_6_fu_464_p3();
    void thread_tmp_7_fu_344_p4();
    void thread_tmp_8_fu_551_p3();
    void thread_tmp_9_fu_559_p1();
    void thread_tmp_cast_fu_378_p1();
    void thread_tmp_fu_506_p2();
    void thread_tmp_i23_i_i1_fu_656_p1();
    void thread_tmp_i23_i_i_fu_426_p1();
    void thread_tmp_i2_i1_fu_675_p1();
    void thread_tmp_i2_i_fu_445_p1();
    void thread_tmp_i3_cast_fu_579_p1();
    void thread_tmp_i59_cast_fu_809_p1();
    void thread_tmp_i_cast_16_fu_402_p1();
    void thread_tmp_i_cast_fu_398_p1();
    void thread_tmp_i_i_18_fu_622_p1();
    void thread_tmp_i_i_fu_617_p1();
    void thread_tmp_i_i_i1_fu_775_p1();
    void thread_tmp_i_i_i_fu_545_p1();
    void thread_tmp_s_fu_432_p3();
    void thread_toplevel_sdiv_9s_9ns_9_12_U20_ap_start();
    void thread_toplevel_sdiv_9s_9ns_9_12_U21_ap_start();
    void thread_toplevel_udiv_8ns_8ns_8_11_U19_ap_start();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
