-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_0_read : OUT STD_LOGIC;
    p_kernel_val_0_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_1_read : OUT STD_LOGIC;
    p_kernel_val_0_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_2_read : OUT STD_LOGIC;
    p_kernel_val_0_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_3_read : OUT STD_LOGIC;
    p_kernel_val_0_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_0_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_0_V_4_read : OUT STD_LOGIC;
    p_kernel_val_1_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_0_read : OUT STD_LOGIC;
    p_kernel_val_1_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_1_read : OUT STD_LOGIC;
    p_kernel_val_1_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_2_read : OUT STD_LOGIC;
    p_kernel_val_1_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_3_read : OUT STD_LOGIC;
    p_kernel_val_1_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_1_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_1_V_4_read : OUT STD_LOGIC;
    p_kernel_val_2_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_0_read : OUT STD_LOGIC;
    p_kernel_val_2_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_1_read : OUT STD_LOGIC;
    p_kernel_val_2_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_2_read : OUT STD_LOGIC;
    p_kernel_val_2_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_3_read : OUT STD_LOGIC;
    p_kernel_val_2_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_2_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_2_V_4_read : OUT STD_LOGIC;
    p_kernel_val_3_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_0_read : OUT STD_LOGIC;
    p_kernel_val_3_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_1_read : OUT STD_LOGIC;
    p_kernel_val_3_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_2_read : OUT STD_LOGIC;
    p_kernel_val_3_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_3_read : OUT STD_LOGIC;
    p_kernel_val_3_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_3_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_3_V_4_read : OUT STD_LOGIC;
    p_kernel_val_4_V_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_0_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_0_read : OUT STD_LOGIC;
    p_kernel_val_4_V_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_1_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_1_read : OUT STD_LOGIC;
    p_kernel_val_4_V_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_2_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_2_read : OUT STD_LOGIC;
    p_kernel_val_4_V_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_3_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_3_read : OUT STD_LOGIC;
    p_kernel_val_4_V_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_kernel_val_4_V_4_empty_n : IN STD_LOGIC;
    p_kernel_val_4_V_4_read : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_FFC : STD_LOGIC_VECTOR (11 downto 0) := "111111111100";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_FFB : STD_LOGIC_VECTOR (11 downto 0) := "111111111011";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_reg_3607 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_reg_3405 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_3396 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_kernel_val_0_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_0_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_1_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_2_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_3_V_4_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_0_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_1_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_2_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_3_blk_n : STD_LOGIC;
    signal p_kernel_val_4_V_4_blk_n : STD_LOGIC;
    signal t_V_1_reg_950 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_961 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op312_read_state7 : BOOLEAN;
    signal ap_predicate_op313_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter3_reg_961 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_970_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_8_fu_974_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_978_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_i_fu_986_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_i_fu_992_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_14_fu_1002_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_135_cast_cast_i_fu_1024_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_1028_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal OP2_V_0_i_fu_1046_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_i_reg_3245 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_1_i_fu_1050_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_1_i_reg_3250 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_2_i_fu_1054_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_2_i_reg_3255 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_3_i_fu_1058_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_3_i_reg_3260 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_4_i_fu_1062_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_0_4_i_reg_3265 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_i_fu_1066_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_i_reg_3270 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_1_i_fu_1070_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_1_i_reg_3275 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_2_i_fu_1074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_2_i_reg_3280 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_3_i_fu_1078_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_3_i_reg_3285 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_4_i_fu_1082_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_1_4_i_reg_3290 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_i_fu_1086_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_i_reg_3295 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_1_i_fu_1090_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_1_i_reg_3300 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_2_i_fu_1094_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_2_i_reg_3305 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_3_i_fu_1098_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_3_i_reg_3310 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_4_i_fu_1102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_2_4_i_reg_3315 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_i_fu_1106_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_i_reg_3320 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_1_i_fu_1110_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_1_i_reg_3325 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_2_i_fu_1114_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_2_i_reg_3330 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_3_i_fu_1118_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_3_i_reg_3335 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_4_i_fu_1122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_3_4_i_reg_3340 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_i_fu_1126_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_i_reg_3345 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_1_i_fu_1130_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_1_i_reg_3350 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_2_i_fu_1134_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_2_i_reg_3355 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_3_i_fu_1138_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_3_i_reg_3360 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_4_i_fu_1142_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal OP2_V_4_4_i_reg_3365 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_cast_cast_i_fu_1160_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_1164_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1170_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_V_fu_1185_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_3391 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_i_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_i_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_reg_3400 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_reg_3410 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_1_i_reg_3414 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_2_i_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_2_i_reg_3418 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_reg_3422 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_i_fu_1230_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_118_i_reg_3431 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_reg_3439 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_i_fu_1244_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_7_i_reg_3444 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_1_i_fu_1250_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_1_i_reg_3449 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_34_reg_3457 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_1_i_fu_1264_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_7_1_i_reg_3462 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_2_i_fu_1270_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_2_i_reg_3467 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_43_reg_3475 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_2_i_fu_1284_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_7_2_i_reg_3480 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_3_i_fu_1290_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_3_i_reg_3485 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_50_reg_3493 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_3_i_fu_1304_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_7_3_i_reg_3498 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_4_i_fu_1310_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_6_4_i_reg_3503 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_reg_3511 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_4_i_fu_1324_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_7_4_i_reg_3516 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_60_fu_1539_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_60_reg_3521 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_5_fu_1563_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_reg_3526 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1587_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_reg_3531 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1611_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_reg_3536 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_31_fu_1635_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_31_reg_3541 : STD_LOGIC_VECTOR (2 downto 0);
    signal rev_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_reg_3546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_61_fu_1653_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_reg_3551 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_1_t_i_fu_1658_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_1_t_i_reg_3556 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_2_t_i_fu_1662_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_2_t_i_reg_3561 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_3_t_i_fu_1666_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_3_t_i_reg_3566 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_4_t_i_fu_1670_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_assign_8_4_t_i_reg_3571 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond388_i_i_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_exitcond388_i_i_reg_3576 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1683_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ImagLoc_x_fu_1705_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_reg_3585 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_67_reg_3591 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_i_fu_1733_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_i_reg_3597 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond_i_i_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_or_cond_i_i_reg_3603 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1801_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_reg_3611 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_69_fu_1809_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_69_reg_3616 : STD_LOGIC_VECTOR (2 downto 0);
    signal brmerge_i_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_reg_3621 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_brmerge_i_reg_3621 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_5_addr_reg_3630 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_1_t_i_fu_1830_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_1_t_i_reg_3636 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_6_addr_reg_3645 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_addr_reg_3651 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter3_k_buf_0_val_7_addr_reg_3651 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_addr_reg_3657 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter3_k_buf_0_val_8_addr_reg_3657 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_addr_reg_3663 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_load_reg_3669 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal col_buf_0_val_0_0_fu_1894_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_reg_3674 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_6_load_reg_3684 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1916_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_reg_3689 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_load_reg_3699 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_reg_3704 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_load_reg_3714 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_fu_1960_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_3_0_reg_3719 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_fu_1982_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_4_0_reg_3729 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_2092_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_3739 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_2108_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_3745 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_21_reg_3745 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_src_kernel_win_0_va_21_reg_3745 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_2124_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_3750 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_22_reg_3750 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_22_reg_3750 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_fu_2140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_3756 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_2156_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_reg_3761 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_29_reg_3766 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_29_reg_3766 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_src_kernel_win_0_va_29_reg_3766 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_30_reg_3771 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_30_reg_3771 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_src_kernel_win_0_va_30_reg_3771 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_31_reg_3776 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_src_kernel_win_0_va_31_reg_3776 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter8_src_kernel_win_0_va_31_reg_3776 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_42_reg_3781 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_43_reg_3786 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_55_reg_3816 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_33_reg_3821 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_33_reg_3821 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_reg_3826 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_src_kernel_win_0_va_34_reg_3826 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_1_i_fu_2307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_1_i_reg_3831 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_i_fu_2315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_i_reg_3836 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_i_fu_2331_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_i_reg_3851 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_i_fu_2339_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_i_reg_3856 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_fu_2352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_reg_3866 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2903_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_4_0_1_i_reg_3871 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal grp_fu_2910_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp35_reg_3876 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2917_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp37_reg_3881 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2924_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp47_reg_3886 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_reg_pp0_iter7_tmp47_reg_3886 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2931_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp48_reg_3891 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2938_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp36_reg_3896 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal grp_fu_2945_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp38_reg_3901 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_2_2_i_fu_2434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_i_reg_3906 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_i_fu_2442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_i_reg_3912 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_i_fu_2450_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_i_reg_3917 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_fu_2455_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_reg_3923 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter8_tmp_72_reg_3923 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2952_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp49_reg_3928 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_73_fu_2489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_reg_3933 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp39_fu_2493_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp39_reg_3938 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp45_fu_2503_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp45_reg_3943 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_74_fu_2509_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_reg_3948 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp50_fu_2519_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp50_reg_3953 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_75_fu_2525_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_reg_3958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter9_tmp_75_reg_3958 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_2_i_fu_2532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_2_i_reg_3963 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_fu_2537_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_reg_3968 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_3_i_fu_2544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_3_i_reg_3973 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_fu_2549_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_reg_3978 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_4_i_fu_2556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_4_i_reg_3983 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_fu_2561_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_reg_3988 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_2_i_fu_2569_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_2_i_reg_3993 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_fu_2574_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_reg_3998 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_3_i_fu_2582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_3_i_reg_4003 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_fu_2587_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_reg_4008 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_4_i_fu_2594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_4_i_reg_4013 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_84_fu_2599_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_reg_4018 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_46_reg_4023 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_2639_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_reg_4028 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_3_i_fu_2644_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_4_3_i_reg_4033 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_3_1_i_fu_2653_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_1_i_reg_4038 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_76_fu_2658_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_reg_4043 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_i_fu_2672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_i_reg_4048 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_fu_2677_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_reg_4053 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_1_i_fu_2685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_1_i_reg_4058 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_fu_2690_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_reg_4063 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp57_fu_2707_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp57_reg_4068 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp61_fu_2717_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp61_reg_4073 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter10_tmp61_reg_4073 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp65_fu_2726_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp65_reg_4078 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp51_fu_2768_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp51_reg_4083 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp53_fu_2784_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp53_reg_4088 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp58_fu_2803_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp58_reg_4093 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp59_fu_2809_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp59_reg_4098 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp66_fu_2818_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp66_reg_4103 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_reg_4108 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_2852_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_4114 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_i_i_i_reg_4119 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_s_fu_2896_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_4124 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter3_state8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_6_ce0 : STD_LOGIC;
    signal k_buf_0_val_6_ce1 : STD_LOGIC;
    signal k_buf_0_val_6_we1 : STD_LOGIC;
    signal k_buf_0_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_7_ce0 : STD_LOGIC;
    signal k_buf_0_val_7_ce1 : STD_LOGIC;
    signal k_buf_0_val_7_we1 : STD_LOGIC;
    signal k_buf_0_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_8_ce0 : STD_LOGIC;
    signal k_buf_0_val_8_ce1 : STD_LOGIC;
    signal k_buf_0_val_8_we1 : STD_LOGIC;
    signal k_buf_0_val_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_939 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_58_i_fu_1821_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_538 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_542 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_550 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_554 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_558 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_562 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_566 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_fu_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_10_fu_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_11_fu_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_12_fu_582 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_13_fu_586 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_14_fu_590 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_15_fu_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_fu_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_fu_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_614 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_626 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_634 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_6_fu_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_7_fu_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_8_fu_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_9_fu_650 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_10_fu_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_11_fu_658 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_12_fu_662 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_13_fu_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_14_fu_670 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_982_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_134_i_fu_1010_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_135_i_fu_1018_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_998_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_22_fu_1034_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1146_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_i_fu_1154_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_1038_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_fu_1006_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_cast_i_fu_1176_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_fu_1330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_i_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_i_fu_1353_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i425_i_cast_cast_fu_1358_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_fu_1372_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_1_i_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_1_i_fu_1395_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_42_fu_1409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_2_i_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_2_i_fu_1432_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_fu_1446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_3_i_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev4_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_3_i_fu_1469_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_fu_1483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_4_i_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev5_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i425_i_4_i_fu_1506_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_8_i_fu_1367_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_132_i_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_1523_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_58_fu_1527_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i424_i_i_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1520_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_fu_1531_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_38_fu_1405_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_132_1_i_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_1547_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i424_i_1_i_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1560_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_1552_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_45_fu_1442_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_132_2_i_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1571_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i424_i_2_i_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1584_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_11_fu_1576_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1479_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_132_3_i_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1595_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i424_i_3_i_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1608_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_24_fu_1600_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_1516_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_132_4_i_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1619_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond_i424_i_4_i_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1632_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_fu_1624_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_55_fu_1648_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_1689_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_V_1_cast_i_fu_1674_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_68_fu_1719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1727_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_1754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev6_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_cast_cast39_s_fu_1764_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_x_cast_cast_s_fu_1746_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_2_fu_1771_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_i_not_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_1767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1776_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_assign_cast_i_fu_1818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1879_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_1901_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1923_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1945_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_1967_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_2082_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_2098_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_2114_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_2130_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_2146_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_1_i_fu_2307_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_1_i_fu_2307_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_2_i_fu_2315_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_2_i_fu_2315_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_1_i_fu_2331_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_1_i_fu_2331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_4_i_fu_2339_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_4_i_fu_2339_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_2352_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_i_fu_2352_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp38_cast_fu_2415_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_0_1_cast_s_fu_2412_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_0_3_i_fu_2418_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_2_2_i_fu_2434_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_2_i_fu_2434_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_3_i_fu_2442_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_3_i_fu_2442_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_4_i_fu_2450_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_4_i_fu_2450_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp40_cast_fu_2468_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_4_1_2_i_fu_2471_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_Val2_4_1_2_i_fu_2471_p2 : signal is "no";
    signal p_Val2_4_1_2_cast_s_fu_2476_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_140_2_3_cast_i_fu_2483_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_140_2_4_cast_i_c_fu_2486_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_2_2_cast_i_c_fu_2480_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_fu_2499_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_cast_fu_2516_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp52_cast_fu_2513_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_2_3_2_i_fu_2532_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_2_i_fu_2532_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_3_i_fu_2544_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_3_i_fu_2544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_4_i_fu_2556_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_4_i_fu_2556_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_2_i_fu_2569_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_2_i_fu_2569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_3_i_fu_2582_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_3_i_fu_2582_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_4_i_fu_2594_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_4_i_fu_2594_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp50_cast_fu_2624_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_39_fu_2627_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp51_cast_fu_2636_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp46_fu_2631_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_2_3_1_i_fu_2653_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_1_i_fu_2653_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_i_fu_2672_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_i_fu_2672_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_1_i_fu_2685_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_1_i_fu_2685_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_3_2_i_cast_fu_2662_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_4_4_i_cast_fu_2694_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp56_fu_2697_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp69_cast_fu_2703_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_140_3_3_i_cast_fu_2665_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp60_fu_2713_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp64_fu_2722_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_3_cast_i_fu_2743_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_140_4_2_i_fu_2762_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_140_4_1_i_cast_fu_2759_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_4_i_cast_fu_2756_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp52_fu_2774_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp65_cast_fu_2780_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_140_4_3_i_cast_fu_2765_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_140_3_4_i_cast_fu_2753_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_140_3_1_i_cast_fu_2746_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp55_fu_2790_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp68_cast_fu_2800_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp67_cast_fu_2796_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_41_fu_2749_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp63_fu_2814_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp64_cast_fu_2823_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp66_cast_fu_2831_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp54_fu_2826_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_2_fu_2834_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp62_fu_2848_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i_i_fu_2872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_i_fu_2867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_i_fu_2883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2903_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2903_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2910_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2910_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2917_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2917_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2924_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2924_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2931_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2931_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2938_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2938_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2945_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2945_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2952_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2952_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2903_ce : STD_LOGIC;
    signal grp_fu_2910_ce : STD_LOGIC;
    signal grp_fu_2917_ce : STD_LOGIC;
    signal grp_fu_2924_ce : STD_LOGIC;
    signal grp_fu_2931_ce : STD_LOGIC;
    signal grp_fu_2938_ce : STD_LOGIC;
    signal grp_fu_2945_ce : STD_LOGIC;
    signal grp_fu_2952_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2903_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2910_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2917_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2924_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2931_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2938_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2945_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2952_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_1_i_fu_2307_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_i_fu_2315_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_i_fu_2331_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_i_fu_2339_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_i_fu_2352_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_i_fu_2434_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_i_fu_2442_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_i_fu_2450_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_1_i_fu_2653_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_2_i_fu_2532_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_3_i_fu_2544_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_4_i_fu_2556_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_1_i_fu_2685_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_2_i_fu_2569_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_3_i_fu_2582_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_4_i_fu_2594_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_i_fu_2672_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_2388 : BOOLEAN;

    component filter2D_hls_5_muhbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component filter2D_hls_5_maibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component filter2D_hls_5_majbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component filter2D_hls_5_makbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component Filter2D_k_buf_0_cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_5_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_3630,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => reg_961);

    k_buf_0_val_6_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_6_address0,
        ce0 => k_buf_0_val_6_ce0,
        q0 => k_buf_0_val_6_q0,
        address1 => ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645,
        ce1 => k_buf_0_val_6_ce1,
        we1 => k_buf_0_val_6_we1,
        d1 => k_buf_0_val_6_d1);

    k_buf_0_val_7_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_7_address0,
        ce0 => k_buf_0_val_7_ce0,
        q0 => k_buf_0_val_7_q0,
        address1 => ap_reg_pp0_iter3_k_buf_0_val_7_addr_reg_3651,
        ce1 => k_buf_0_val_7_ce1,
        we1 => k_buf_0_val_7_we1,
        d1 => k_buf_0_val_7_d1);

    k_buf_0_val_8_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_8_address0,
        ce0 => k_buf_0_val_8_ce0,
        q0 => k_buf_0_val_8_q0,
        address1 => ap_reg_pp0_iter3_k_buf_0_val_8_addr_reg_3657,
        ce1 => k_buf_0_val_8_ce1,
        we1 => k_buf_0_val_8_we1,
        d1 => k_buf_0_val_8_d1);

    k_buf_0_val_9_U : component Filter2D_k_buf_0_cud
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => k_buf_0_val_9_d1);

    filter2D_hls_5_muhbi_U36 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_614,
        din1 => right_border_buf_0_1_fu_618,
        din2 => right_border_buf_0_2_fu_622,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => col_assign_1_t_i_reg_3636,
        dout => tmp_16_fu_1879_p7);

    filter2D_hls_5_muhbi_U37 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_634,
        din1 => right_border_buf_0_6_fu_638,
        din2 => right_border_buf_0_7_fu_642,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => col_assign_1_t_i_reg_3636,
        dout => tmp_17_fu_1901_p7);

    filter2D_hls_5_muhbi_U38 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_10_fu_654,
        din1 => right_border_buf_0_11_fu_658,
        din2 => right_border_buf_0_12_fu_662,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => col_assign_1_t_i_reg_3636,
        dout => tmp_18_fu_1923_p7);

    filter2D_hls_5_muhbi_U39 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_14_fu_670,
        din1 => right_border_buf_0_13_fu_666,
        din2 => right_border_buf_0_9_fu_650,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => col_assign_1_t_i_reg_3636,
        dout => tmp_19_fu_1945_p7);

    filter2D_hls_5_muhbi_U40 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_8_fu_646,
        din1 => right_border_buf_0_4_fu_630,
        din2 => right_border_buf_0_3_fu_626,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => col_assign_1_t_i_reg_3636,
        dout => tmp_20_fu_1967_p7);

    filter2D_hls_5_muhbi_U41 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3674,
        din1 => col_buf_0_val_1_0_reg_3689,
        din2 => col_buf_0_val_2_0_reg_3704,
        din3 => col_buf_0_val_3_0_reg_3719,
        din4 => col_buf_0_val_4_0_reg_3729,
        din5 => tmp_61_reg_3551,
        dout => tmp_21_fu_2082_p7);

    filter2D_hls_5_muhbi_U42 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3674,
        din1 => col_buf_0_val_1_0_reg_3689,
        din2 => col_buf_0_val_2_0_reg_3704,
        din3 => col_buf_0_val_3_0_reg_3719,
        din4 => col_buf_0_val_4_0_reg_3729,
        din5 => row_assign_8_1_t_i_reg_3556,
        dout => tmp_27_fu_2098_p7);

    filter2D_hls_5_muhbi_U43 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3674,
        din1 => col_buf_0_val_1_0_reg_3689,
        din2 => col_buf_0_val_2_0_reg_3704,
        din3 => col_buf_0_val_3_0_reg_3719,
        din4 => col_buf_0_val_4_0_reg_3729,
        din5 => row_assign_8_2_t_i_reg_3561,
        dout => tmp_33_fu_2114_p7);

    filter2D_hls_5_muhbi_U44 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3674,
        din1 => col_buf_0_val_1_0_reg_3689,
        din2 => col_buf_0_val_2_0_reg_3704,
        din3 => col_buf_0_val_3_0_reg_3719,
        din4 => col_buf_0_val_4_0_reg_3729,
        din5 => row_assign_8_3_t_i_reg_3566,
        dout => tmp_35_fu_2130_p7);

    filter2D_hls_5_muhbi_U45 : component filter2D_hls_5_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_reg_3674,
        din1 => col_buf_0_val_1_0_reg_3689,
        din2 => col_buf_0_val_2_0_reg_3704,
        din3 => col_buf_0_val_3_0_reg_3719,
        din4 => col_buf_0_val_4_0_reg_3729,
        din5 => row_assign_8_4_t_i_reg_3571,
        dout => tmp_36_fu_2146_p7);

    filter2D_hls_5_maibs_U46 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2903_p0,
        din1 => grp_fu_2903_p1,
        din2 => r_V_2_0_1_i_reg_3831,
        ce => grp_fu_2903_ce,
        dout => grp_fu_2903_p3);

    filter2D_hls_5_maibs_U47 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2910_p0,
        din1 => grp_fu_2910_p1,
        din2 => r_V_2_0_2_i_reg_3836,
        ce => grp_fu_2910_ce,
        dout => grp_fu_2910_p3);

    filter2D_hls_5_maibs_U48 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2917_p0,
        din1 => grp_fu_2917_p1,
        din2 => r_V_2_1_1_i_reg_3851,
        ce => grp_fu_2917_ce,
        dout => grp_fu_2917_p3);

    filter2D_hls_5_maibs_U49 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2924_p0,
        din1 => grp_fu_2924_p1,
        din2 => r_V_2_2_1_i_reg_3866,
        ce => grp_fu_2924_ce,
        dout => grp_fu_2924_p3);

    filter2D_hls_5_maibs_U50 : component filter2D_hls_5_maibs
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2931_p0,
        din1 => grp_fu_2931_p1,
        din2 => r_V_2_1_4_i_reg_3856,
        ce => grp_fu_2931_ce,
        dout => grp_fu_2931_p3);

    filter2D_hls_5_majbC_U51 : component filter2D_hls_5_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2938_p0,
        din1 => grp_fu_2938_p1,
        din2 => p_Val2_4_0_3_i_fu_2418_p2,
        ce => grp_fu_2938_ce,
        dout => grp_fu_2938_p3);

    filter2D_hls_5_makbM_U52 : component filter2D_hls_5_makbM
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2945_p0,
        din1 => grp_fu_2945_p1,
        din2 => tmp37_reg_3881,
        ce => grp_fu_2945_ce,
        dout => grp_fu_2945_p3);

    filter2D_hls_5_makbM_U53 : component filter2D_hls_5_makbM
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2952_p0,
        din1 => grp_fu_2952_p1,
        din2 => tmp48_reg_3891,
        ce => grp_fu_2952_ce,
        dout => grp_fu_2952_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1180_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_fu_1678_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter3_state8)) then 
                        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    t_V_1_reg_950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_fu_1678_p2 = ap_const_lv1_0))) then 
                t_V_1_reg_950 <= j_V_fu_1683_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_1_reg_950 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_939_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                t_V_reg_939 <= i_V_reg_3391;
            elsif ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_939 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_fu_1678_p2 = ap_const_lv1_0))) then
                ImagLoc_x_reg_3585 <= ImagLoc_x_fu_1705_p2;
                or_cond_i_i_reg_3603 <= or_cond_i_i_fu_1741_p2;
                p_p2_i_i_i_reg_3597 <= p_p2_i_i_i_fu_1733_p3;
                tmp_67_reg_3591 <= ImagLoc_x_fu_1705_p2(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                OP2_V_0_1_i_reg_3250 <= OP2_V_0_1_i_fu_1050_p1;
                OP2_V_0_2_i_reg_3255 <= OP2_V_0_2_i_fu_1054_p1;
                OP2_V_0_3_i_reg_3260 <= OP2_V_0_3_i_fu_1058_p1;
                OP2_V_0_4_i_reg_3265 <= OP2_V_0_4_i_fu_1062_p1;
                OP2_V_0_i_reg_3245 <= OP2_V_0_i_fu_1046_p1;
                OP2_V_1_1_i_reg_3275 <= OP2_V_1_1_i_fu_1070_p1;
                OP2_V_1_2_i_reg_3280 <= OP2_V_1_2_i_fu_1074_p1;
                OP2_V_1_3_i_reg_3285 <= OP2_V_1_3_i_fu_1078_p1;
                OP2_V_1_4_i_reg_3290 <= OP2_V_1_4_i_fu_1082_p1;
                OP2_V_1_i_reg_3270 <= OP2_V_1_i_fu_1066_p1;
                OP2_V_2_1_i_reg_3300 <= OP2_V_2_1_i_fu_1090_p1;
                OP2_V_2_2_i_reg_3305 <= OP2_V_2_2_i_fu_1094_p1;
                OP2_V_2_3_i_reg_3310 <= OP2_V_2_3_i_fu_1098_p1;
                OP2_V_2_4_i_reg_3315 <= OP2_V_2_4_i_fu_1102_p1;
                OP2_V_2_i_reg_3295 <= OP2_V_2_i_fu_1086_p1;
                OP2_V_3_1_i_reg_3325 <= OP2_V_3_1_i_fu_1110_p1;
                OP2_V_3_2_i_reg_3330 <= OP2_V_3_2_i_fu_1114_p1;
                OP2_V_3_3_i_reg_3335 <= OP2_V_3_3_i_fu_1118_p1;
                OP2_V_3_4_i_reg_3340 <= OP2_V_3_4_i_fu_1122_p1;
                OP2_V_3_i_reg_3320 <= OP2_V_3_i_fu_1106_p1;
                OP2_V_4_1_i_reg_3350 <= OP2_V_4_1_i_fu_1130_p1;
                OP2_V_4_2_i_reg_3355 <= OP2_V_4_2_i_fu_1134_p1;
                OP2_V_4_3_i_reg_3360 <= OP2_V_4_3_i_fu_1138_p1;
                OP2_V_4_4_i_reg_3365 <= OP2_V_4_4_i_fu_1142_p1;
                OP2_V_4_i_reg_3345 <= OP2_V_4_i_fu_1126_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter10_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter9_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter10_tmp61_reg_4073 <= tmp61_reg_4073;
                ap_reg_pp0_iter11_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter10_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter12_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter11_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter2_brmerge_i_reg_3621 <= brmerge_i_reg_3621;
                ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 <= ap_reg_pp0_iter1_exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607 <= or_cond_i_i_i_reg_3607;
                ap_reg_pp0_iter2_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter1_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter3_exitcond388_i_i_reg_3576 <= ap_reg_pp0_iter2_exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter3_k_buf_0_val_6_addr_reg_3645 <= k_buf_0_val_6_addr_reg_3645;
                ap_reg_pp0_iter3_k_buf_0_val_7_addr_reg_3651 <= k_buf_0_val_7_addr_reg_3651;
                ap_reg_pp0_iter3_k_buf_0_val_8_addr_reg_3657 <= k_buf_0_val_8_addr_reg_3657;
                ap_reg_pp0_iter3_k_buf_0_val_9_addr_reg_3663 <= k_buf_0_val_9_addr_reg_3663;
                ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 <= ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607;
                ap_reg_pp0_iter3_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter2_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter3_reg_961 <= reg_961;
                ap_reg_pp0_iter4_exitcond388_i_i_reg_3576 <= ap_reg_pp0_iter3_exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter4_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter3_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter5_exitcond388_i_i_reg_3576 <= ap_reg_pp0_iter4_exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter5_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter4_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739 <= src_kernel_win_0_va_20_reg_3739;
                ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745 <= src_kernel_win_0_va_21_reg_3745;
                ap_reg_pp0_iter5_src_kernel_win_0_va_22_reg_3750 <= src_kernel_win_0_va_22_reg_3750;
                ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766 <= src_kernel_win_0_va_29_reg_3766;
                ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771 <= src_kernel_win_0_va_30_reg_3771;
                ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776 <= src_kernel_win_0_va_31_reg_3776;
                ap_reg_pp0_iter6_exitcond388_i_i_reg_3576 <= ap_reg_pp0_iter5_exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter6_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter5_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739 <= ap_reg_pp0_iter5_src_kernel_win_0_va_20_reg_3739;
                ap_reg_pp0_iter6_src_kernel_win_0_va_21_reg_3745 <= ap_reg_pp0_iter5_src_kernel_win_0_va_21_reg_3745;
                ap_reg_pp0_iter6_src_kernel_win_0_va_22_reg_3750 <= ap_reg_pp0_iter5_src_kernel_win_0_va_22_reg_3750;
                ap_reg_pp0_iter6_src_kernel_win_0_va_29_reg_3766 <= ap_reg_pp0_iter5_src_kernel_win_0_va_29_reg_3766;
                ap_reg_pp0_iter6_src_kernel_win_0_va_30_reg_3771 <= ap_reg_pp0_iter5_src_kernel_win_0_va_30_reg_3771;
                ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776 <= ap_reg_pp0_iter5_src_kernel_win_0_va_31_reg_3776;
                ap_reg_pp0_iter6_src_kernel_win_0_va_33_reg_3821 <= src_kernel_win_0_va_33_reg_3821;
                ap_reg_pp0_iter6_src_kernel_win_0_va_34_reg_3826 <= src_kernel_win_0_va_34_reg_3826;
                ap_reg_pp0_iter7_exitcond388_i_i_reg_3576 <= ap_reg_pp0_iter6_exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter7_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter6_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739 <= ap_reg_pp0_iter6_src_kernel_win_0_va_20_reg_3739;
                ap_reg_pp0_iter7_src_kernel_win_0_va_21_reg_3745 <= ap_reg_pp0_iter6_src_kernel_win_0_va_21_reg_3745;
                ap_reg_pp0_iter7_src_kernel_win_0_va_29_reg_3766 <= ap_reg_pp0_iter6_src_kernel_win_0_va_29_reg_3766;
                ap_reg_pp0_iter7_src_kernel_win_0_va_30_reg_3771 <= ap_reg_pp0_iter6_src_kernel_win_0_va_30_reg_3771;
                ap_reg_pp0_iter7_src_kernel_win_0_va_31_reg_3776 <= ap_reg_pp0_iter6_src_kernel_win_0_va_31_reg_3776;
                ap_reg_pp0_iter7_tmp47_reg_3886 <= tmp47_reg_3886;
                ap_reg_pp0_iter8_exitcond388_i_i_reg_3576 <= ap_reg_pp0_iter7_exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter8_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter7_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter8_src_kernel_win_0_va_31_reg_3776 <= ap_reg_pp0_iter7_src_kernel_win_0_va_31_reg_3776;
                ap_reg_pp0_iter8_tmp_72_reg_3923 <= tmp_72_reg_3923;
                ap_reg_pp0_iter9_or_cond_i_i_reg_3603 <= ap_reg_pp0_iter8_or_cond_i_i_reg_3603;
                ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983 <= r_V_2_3_4_i_reg_3983;
                ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993 <= r_V_2_4_2_i_reg_3993;
                ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003 <= r_V_2_4_3_i_reg_4003;
                ap_reg_pp0_iter9_tmp_75_reg_3958 <= tmp_75_reg_3958;
                src_kernel_win_0_va_20_reg_3739 <= src_kernel_win_0_va_20_fu_2092_p3;
                src_kernel_win_0_va_21_reg_3745 <= src_kernel_win_0_va_21_fu_2108_p3;
                src_kernel_win_0_va_22_reg_3750 <= src_kernel_win_0_va_22_fu_2124_p3;
                src_kernel_win_0_va_23_reg_3756 <= src_kernel_win_0_va_23_fu_2140_p3;
                src_kernel_win_0_va_24_reg_3761 <= src_kernel_win_0_va_24_fu_2156_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_exitcond388_i_i_reg_3576 <= exitcond388_i_i_reg_3576;
                ap_reg_pp0_iter1_or_cond_i_i_reg_3603 <= or_cond_i_i_reg_3603;
                exitcond388_i_i_reg_3576 <= exitcond388_i_i_fu_1678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                brmerge_i_reg_3621 <= brmerge_i_fu_1813_p2;
                or_cond_i_i_i_reg_3607 <= or_cond_i_i_i_fu_1758_p2;
                tmp_69_reg_3616 <= tmp_69_fu_1809_p1;
                x_reg_3611 <= x_fu_1801_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                col_assign_1_t_i_reg_3636 <= col_assign_1_t_i_fu_1830_p2;
                k_buf_0_val_5_addr_reg_3630 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);
                k_buf_0_val_6_addr_reg_3645 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);
                k_buf_0_val_7_addr_reg_3651 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);
                k_buf_0_val_8_addr_reg_3657 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);
                k_buf_0_val_9_addr_reg_3663 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                col_buf_0_val_0_0_reg_3674 <= col_buf_0_val_0_0_fu_1894_p3;
                col_buf_0_val_1_0_reg_3689 <= col_buf_0_val_1_0_fu_1916_p3;
                col_buf_0_val_2_0_reg_3704 <= col_buf_0_val_2_0_fu_1938_p3;
                col_buf_0_val_3_0_reg_3719 <= col_buf_0_val_3_0_fu_1960_p3;
                col_buf_0_val_4_0_reg_3729 <= col_buf_0_val_4_0_fu_1982_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_3391 <= i_V_fu_1185_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter10_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                isneg_reg_4108 <= p_Val2_2_fu_2834_p2(20 downto 20);
                p_Result_3_i_i_i_reg_4119 <= p_Val2_2_fu_2834_p2(20 downto 8);
                p_Val2_1_reg_4114 <= p_Val2_1_fu_2852_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                k_buf_0_val_5_load_reg_3669 <= k_buf_0_val_5_q0;
                k_buf_0_val_6_load_reg_3684 <= k_buf_0_val_6_q0;
                k_buf_0_val_7_load_reg_3699 <= k_buf_0_val_7_q0;
                k_buf_0_val_8_load_reg_3714 <= k_buf_0_val_8_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_reg_pp0_iter5_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                p_Val2_4_0_1_i_reg_3871 <= grp_fu_2903_p3;
                tmp35_reg_3876 <= grp_fu_2910_p3;
                tmp37_reg_3881 <= grp_fu_2917_p3;
                tmp47_reg_3886 <= grp_fu_2924_p3;
                tmp48_reg_3891 <= grp_fu_2931_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter8_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                p_Val2_4_3_i_reg_4033 <= p_Val2_4_3_i_fu_2644_p2;
                r_V_2_3_1_i_reg_4038 <= r_V_2_3_1_i_fu_2653_p2;
                r_V_2_4_1_i_reg_4058 <= r_V_2_4_1_i_fu_2685_p2;
                r_V_2_4_i_reg_4048 <= r_V_2_4_i_fu_2672_p2;
                tmp57_reg_4068 <= tmp57_fu_2707_p2;
                tmp61_reg_4073 <= tmp61_fu_2717_p2;
                tmp65_reg_4078 <= tmp65_fu_2726_p2;
                tmp_40_reg_4028 <= tmp_40_fu_2639_p2;
                tmp_76_reg_4043 <= tmp_76_fu_2658_p1;
                tmp_80_reg_4053 <= tmp_80_fu_2677_p1;
                tmp_81_reg_4063 <= tmp_81_fu_2690_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter11_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                p_Val2_s_reg_4124 <= p_Val2_s_fu_2896_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1180_p2 = ap_const_lv1_0))) then
                p_assign_6_1_i_reg_3449 <= p_assign_6_1_i_fu_1250_p2;
                p_assign_6_2_i_reg_3467 <= p_assign_6_2_i_fu_1270_p2;
                p_assign_6_3_i_reg_3485 <= p_assign_6_3_i_fu_1290_p2;
                p_assign_6_4_i_reg_3503 <= p_assign_6_4_i_fu_1310_p2;
                p_assign_7_1_i_reg_3462 <= p_assign_7_1_i_fu_1264_p2;
                p_assign_7_2_i_reg_3480 <= p_assign_7_2_i_fu_1284_p2;
                p_assign_7_3_i_reg_3498 <= p_assign_7_3_i_fu_1304_p2;
                p_assign_7_4_i_reg_3516 <= p_assign_7_4_i_fu_1324_p2;
                p_assign_7_i_reg_3444 <= p_assign_7_i_fu_1244_p2;
                tmp_115_i_reg_3422 <= tmp_115_i_fu_1225_p2;
                tmp_118_i_reg_3431 <= tmp_118_i_fu_1230_p2;
                tmp_17_i_reg_3405 <= tmp_17_i_fu_1201_p2;
                tmp_28_reg_3439 <= tmp_118_i_fu_1230_p2(11 downto 11);
                tmp_2_i_reg_3396 <= tmp_2_i_fu_1191_p2;
                tmp_34_reg_3457 <= p_assign_6_1_i_fu_1250_p2(11 downto 11);
                tmp_43_reg_3475 <= p_assign_6_2_i_fu_1270_p2(11 downto 11);
                tmp_50_reg_3493 <= p_assign_6_3_i_fu_1290_p2(11 downto 11);
                tmp_53_reg_3511 <= p_assign_6_4_i_fu_1310_p2(11 downto 11);
                tmp_93_1_i_reg_3414 <= tmp_93_1_i_fu_1213_p2;
                tmp_93_2_i_reg_3418 <= tmp_93_2_i_fu_1219_p2;
                tmp_93_i_reg_3410 <= tmp_93_i_fu_1207_p2;
                ult_reg_3400 <= ult_fu_1196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter4_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                r_V_2_0_1_i_reg_3831 <= r_V_2_0_1_i_fu_2307_p2;
                r_V_2_0_2_i_reg_3836 <= r_V_2_0_2_i_fu_2315_p2;
                r_V_2_1_1_i_reg_3851 <= r_V_2_1_1_i_fu_2331_p2;
                r_V_2_1_4_i_reg_3856 <= r_V_2_1_4_i_fu_2339_p2;
                r_V_2_2_1_i_reg_3866 <= r_V_2_2_1_i_fu_2352_p2;
                src_kernel_win_0_va_33_reg_3821 <= src_kernel_win_0_va_8_fu_566;
                src_kernel_win_0_va_34_reg_3826 <= src_kernel_win_0_va_9_fu_570;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter6_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                r_V_2_2_2_i_reg_3906 <= r_V_2_2_2_i_fu_2434_p2;
                r_V_2_2_3_i_reg_3912 <= r_V_2_2_3_i_fu_2442_p2;
                r_V_2_2_4_i_reg_3917 <= r_V_2_2_4_i_fu_2450_p2;
                tmp_72_reg_3923 <= tmp_72_fu_2455_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter7_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                r_V_2_3_2_i_reg_3963 <= r_V_2_3_2_i_fu_2532_p2;
                r_V_2_3_3_i_reg_3973 <= r_V_2_3_3_i_fu_2544_p2;
                r_V_2_3_4_i_reg_3983 <= r_V_2_3_4_i_fu_2556_p2;
                r_V_2_4_2_i_reg_3993 <= r_V_2_4_2_i_fu_2569_p2;
                r_V_2_4_3_i_reg_4003 <= r_V_2_4_3_i_fu_2582_p2;
                r_V_2_4_4_i_reg_4013 <= r_V_2_4_4_i_fu_2594_p2;
                tmp39_reg_3938 <= tmp39_fu_2493_p2;
                tmp45_reg_3943 <= tmp45_fu_2503_p2;
                tmp50_reg_3953 <= tmp50_fu_2519_p2;
                tmp_73_reg_3933 <= tmp_73_fu_2489_p1;
                tmp_74_reg_3948 <= tmp_74_fu_2509_p1;
                tmp_75_reg_3958 <= tmp_75_fu_2525_p1;
                tmp_77_reg_3968 <= tmp_77_fu_2537_p1;
                tmp_78_reg_3978 <= tmp_78_fu_2549_p1;
                tmp_79_reg_3988 <= tmp_79_fu_2561_p1;
                tmp_82_reg_3998 <= tmp_82_fu_2574_p1;
                tmp_83_reg_4008 <= tmp_83_fu_2587_p1;
                tmp_84_reg_4018 <= tmp_84_fu_2599_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op313_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op312_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                reg_961 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                rev_reg_3546 <= rev_fu_1643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1) and (ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                right_border_buf_0_10_fu_654 <= col_buf_0_val_2_0_fu_1938_p3;
                right_border_buf_0_11_fu_658 <= right_border_buf_0_10_fu_654;
                right_border_buf_0_12_fu_662 <= right_border_buf_0_11_fu_658;
                right_border_buf_0_13_fu_666 <= right_border_buf_0_14_fu_670;
                right_border_buf_0_14_fu_670 <= col_buf_0_val_3_0_fu_1960_p3;
                right_border_buf_0_1_fu_618 <= right_border_buf_0_s_fu_614;
                right_border_buf_0_2_fu_622 <= right_border_buf_0_1_fu_618;
                right_border_buf_0_3_fu_626 <= right_border_buf_0_4_fu_630;
                right_border_buf_0_4_fu_630 <= right_border_buf_0_8_fu_646;
                right_border_buf_0_5_fu_634 <= col_buf_0_val_1_0_fu_1916_p3;
                right_border_buf_0_6_fu_638 <= right_border_buf_0_5_fu_634;
                right_border_buf_0_7_fu_642 <= right_border_buf_0_6_fu_638;
                right_border_buf_0_8_fu_646 <= col_buf_0_val_4_0_fu_1982_p3;
                right_border_buf_0_9_fu_650 <= right_border_buf_0_13_fu_666;
                right_border_buf_0_s_fu_614 <= col_buf_0_val_0_0_fu_1894_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_115_i_reg_3422 = ap_const_lv1_1))) then
                row_assign_8_1_t_i_reg_3556 <= row_assign_8_1_t_i_fu_1658_p2;
                row_assign_8_2_t_i_reg_3561 <= row_assign_8_2_t_i_fu_1662_p2;
                row_assign_8_3_t_i_reg_3566 <= row_assign_8_3_t_i_fu_1666_p2;
                row_assign_8_4_t_i_reg_3571 <= row_assign_8_4_t_i_fu_1670_p2;
                tmp_61_reg_3551 <= tmp_61_fu_1653_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_reg_pp0_iter4_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                src_kernel_win_0_va_10_fu_574 <= src_kernel_win_0_va_9_fu_570;
                src_kernel_win_0_va_11_fu_578 <= src_kernel_win_0_va_10_fu_574;
                src_kernel_win_0_va_14_fu_590 <= src_kernel_win_0_va_55_reg_3816;
                src_kernel_win_0_va_15_fu_594 <= src_kernel_win_0_va_14_fu_590;
                src_kernel_win_0_va_8_fu_566 <= src_kernel_win_0_va_22_reg_3750;
                src_kernel_win_0_va_9_fu_570 <= src_kernel_win_0_va_8_fu_566;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                src_kernel_win_0_va_12_fu_582 <= src_kernel_win_0_va_23_fu_2140_p3;
                src_kernel_win_0_va_13_fu_586 <= src_kernel_win_0_va_12_fu_582;
                src_kernel_win_0_va_16_fu_598 <= src_kernel_win_0_va_24_fu_2156_p3;
                src_kernel_win_0_va_17_fu_602 <= src_kernel_win_0_va_16_fu_598;
                src_kernel_win_0_va_18_fu_606 <= src_kernel_win_0_va_17_fu_602;
                src_kernel_win_0_va_19_fu_610 <= src_kernel_win_0_va_18_fu_606;
                src_kernel_win_0_va_4_fu_550 <= src_kernel_win_0_va_21_fu_2108_p3;
                src_kernel_win_0_va_5_fu_554 <= src_kernel_win_0_va_4_fu_550;
                src_kernel_win_0_va_6_fu_558 <= src_kernel_win_0_va_5_fu_554;
                src_kernel_win_0_va_7_fu_562 <= src_kernel_win_0_va_6_fu_558;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_reg_pp0_iter7_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                src_kernel_win_0_va_1_fu_538 <= src_kernel_win_0_va_fu_534;
                src_kernel_win_0_va_fu_534 <= ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter3_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                src_kernel_win_0_va_29_reg_3766 <= src_kernel_win_0_va_4_fu_550;
                src_kernel_win_0_va_30_reg_3771 <= src_kernel_win_0_va_5_fu_554;
                src_kernel_win_0_va_31_reg_3776 <= src_kernel_win_0_va_6_fu_558;
                src_kernel_win_0_va_42_reg_3781 <= src_kernel_win_0_va_17_fu_602;
                src_kernel_win_0_va_43_reg_3786 <= src_kernel_win_0_va_18_fu_606;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_reg_pp0_iter8_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                src_kernel_win_0_va_2_fu_542 <= src_kernel_win_0_va_46_reg_4023;
                src_kernel_win_0_va_3_fu_546 <= src_kernel_win_0_va_2_fu_542;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter7_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                src_kernel_win_0_va_46_reg_4023 <= src_kernel_win_0_va_1_fu_538;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter3_exitcond388_i_i_reg_3576 = ap_const_lv1_0))) then
                src_kernel_win_0_va_55_reg_3816 <= src_kernel_win_0_va_13_fu_586;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_reg_pp0_iter6_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                tmp36_reg_3896 <= grp_fu_2938_p3;
                tmp38_reg_3901 <= grp_fu_2945_p3;
                tmp49_reg_3928 <= grp_fu_2952_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter9_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then
                tmp51_reg_4083 <= tmp51_fu_2768_p2;
                tmp53_reg_4088 <= tmp53_fu_2784_p2;
                tmp58_reg_4093 <= tmp58_fu_2803_p2;
                tmp59_reg_4098 <= tmp59_fu_2809_p2;
                tmp66_reg_4103 <= tmp66_fu_2818_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_115_i_reg_3422 = ap_const_lv1_1))) then
                tmp_13_reg_3531 <= tmp_13_fu_1587_p3;
                tmp_25_reg_3536 <= tmp_25_fu_1611_p3;
                tmp_31_reg_3541 <= tmp_31_fu_1635_p3;
                tmp_5_reg_3526 <= tmp_5_fu_1563_p3;
                tmp_60_reg_3521 <= tmp_60_fu_1539_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_CS_fsm_state2, exitcond389_i_i_fu_1180_p2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1180_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
        ImagLoc_x_cast_cast_s_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ImagLoc_x_reg_3585),13));

    ImagLoc_x_fu_1705_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(t_V_1_cast_i_fu_1674_p1));
        OP2_V_0_1_i_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_dout),16));

        OP2_V_0_2_i_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_dout),16));

        OP2_V_0_3_i_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_3_dout),16));

        OP2_V_0_4_i_fu_1062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_4_dout),16));

        OP2_V_0_i_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_0_dout),16));

        OP2_V_1_1_i_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_1_dout),16));

        OP2_V_1_2_i_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_2_dout),16));

        OP2_V_1_3_i_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_3_dout),16));

        OP2_V_1_4_i_fu_1082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_4_dout),16));

        OP2_V_1_i_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_dout),16));

        OP2_V_2_1_i_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_1_dout),16));

        OP2_V_2_2_i_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_2_dout),16));

        OP2_V_2_3_i_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_3_dout),16));

        OP2_V_2_4_i_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_4_dout),16));

        OP2_V_2_i_fu_1086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_dout),16));

        OP2_V_3_1_i_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_1_dout),16));

        OP2_V_3_2_i_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_2_dout),16));

        OP2_V_3_3_i_fu_1118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_3_dout),16));

        OP2_V_3_4_i_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_4_dout),16));

        OP2_V_3_i_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_3_V_0_dout),16));

        OP2_V_4_1_i_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_1_dout),16));

        OP2_V_4_2_i_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_2_dout),16));

        OP2_V_4_3_i_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_3_dout),16));

        OP2_V_4_4_i_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_4_dout),16));

        OP2_V_4_i_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_4_V_0_dout),16));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state19 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_reg_pp0_iter12_or_cond_i_i_reg_3603, ap_predicate_op312_read_state7, ap_predicate_op313_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_reg_pp0_iter12_or_cond_i_i_reg_3603 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op313_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_reg_pp0_iter12_or_cond_i_i_reg_3603, ap_predicate_op312_read_state7, ap_predicate_op313_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_reg_pp0_iter12_or_cond_i_i_reg_3603 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op313_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_reg_pp0_iter12_or_cond_i_i_reg_3603, ap_predicate_op312_read_state7, ap_predicate_op313_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_reg_pp0_iter12_or_cond_i_i_reg_3603 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op313_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
                ap_block_state1 <= ((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state18_pp0_stage0_iter13_assign_proc : process(p_dst_data_stream_V_full_n, ap_reg_pp0_iter12_or_cond_i_i_reg_3603)
    begin
                ap_block_state18_pp0_stage0_iter13 <= ((p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_reg_pp0_iter12_or_cond_i_i_reg_3603 = ap_const_lv1_1));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op312_read_state7, ap_predicate_op313_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op313_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2388_assign_proc : process(ap_block_pp0_stage0, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
                ap_condition_2388 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter3_state8_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter3_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter3_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, exitcond389_i_i_fu_1180_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1180_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op312_read_state7_assign_proc : process(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576, or_cond_i_i_i_reg_3607, tmp_17_i_reg_3405)
    begin
                ap_predicate_op312_read_state7 <= ((or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0) and (ap_reg_pp0_iter1_exitcond388_i_i_reg_3576 = ap_const_lv1_0));
    end process;


    ap_predicate_op313_read_state7_assign_proc : process(ap_reg_pp0_iter1_exitcond388_i_i_reg_3576, or_cond_i_i_i_reg_3607, tmp_17_i_reg_3405, tmp_2_i_reg_3396)
    begin
                ap_predicate_op313_read_state7 <= ((tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1) and (or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (ap_reg_pp0_iter1_exitcond388_i_i_reg_3576 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond389_i_i_fu_1180_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond389_i_i_fu_1180_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_fu_1813_p2 <= (tmp_6_i_fu_1754_p2 or rev_reg_3546);
    col_assign_1_t_i_fu_1830_p2 <= std_logic_vector(unsigned(tmp_s_fu_1170_p2) - unsigned(tmp_69_reg_3616));
        col_assign_cast_i_fu_1818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_reg_3611),32));

    col_buf_0_val_0_0_fu_1894_p3 <= 
        k_buf_0_val_5_q0 when (ap_reg_pp0_iter2_brmerge_i_reg_3621(0) = '1') else 
        tmp_16_fu_1879_p7;
    col_buf_0_val_1_0_fu_1916_p3 <= 
        k_buf_0_val_6_q0 when (ap_reg_pp0_iter2_brmerge_i_reg_3621(0) = '1') else 
        tmp_17_fu_1901_p7;
    col_buf_0_val_2_0_fu_1938_p3 <= 
        k_buf_0_val_7_q0 when (ap_reg_pp0_iter2_brmerge_i_reg_3621(0) = '1') else 
        tmp_18_fu_1923_p7;
    col_buf_0_val_3_0_fu_1960_p3 <= 
        k_buf_0_val_8_q0 when (ap_reg_pp0_iter2_brmerge_i_reg_3621(0) = '1') else 
        tmp_19_fu_1945_p7;
    col_buf_0_val_4_0_fu_1982_p3 <= 
        k_buf_0_val_9_q0 when (ap_reg_pp0_iter2_brmerge_i_reg_3621(0) = '1') else 
        tmp_20_fu_1967_p7;
    exitcond388_i_i_fu_1678_p2 <= "1" when (t_V_1_reg_950 = tmp_i_fu_986_p2) else "0";
    exitcond389_i_i_fu_1180_p2 <= "1" when (t_V_reg_939 = tmp_1_i_fu_992_p2) else "0";

    grp_fu_2903_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2903_ce <= ap_const_logic_1;
        else 
            grp_fu_2903_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2903_p0 <= OP2_V_0_i_reg_3245(8 - 1 downto 0);
    grp_fu_2903_p1 <= grp_fu_2903_p10(8 - 1 downto 0);
    grp_fu_2903_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_19_fu_610),16));

    grp_fu_2910_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2910_ce <= ap_const_logic_1;
        else 
            grp_fu_2910_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2910_p0 <= OP2_V_0_3_i_reg_3260(8 - 1 downto 0);
    grp_fu_2910_p1 <= grp_fu_2910_p10(8 - 1 downto 0);
    grp_fu_2910_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_16_fu_598),16));

    grp_fu_2917_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2917_ce <= ap_const_logic_1;
        else 
            grp_fu_2917_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2917_p0 <= OP2_V_1_2_i_reg_3280(8 - 1 downto 0);
    grp_fu_2917_p1 <= grp_fu_2917_p10(8 - 1 downto 0);
    grp_fu_2917_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_13_fu_586),16));

    grp_fu_2924_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2924_ce <= ap_const_logic_1;
        else 
            grp_fu_2924_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2924_p0 <= OP2_V_1_3_i_reg_3285(8 - 1 downto 0);
    grp_fu_2924_p1 <= grp_fu_2924_p10(8 - 1 downto 0);
    grp_fu_2924_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_12_fu_582),16));

    grp_fu_2931_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2931_ce <= ap_const_logic_1;
        else 
            grp_fu_2931_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2931_p0 <= OP2_V_3_i_reg_3320(8 - 1 downto 0);
    grp_fu_2931_p1 <= grp_fu_2931_p10(8 - 1 downto 0);
    grp_fu_2931_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_fu_562),16));

    grp_fu_2938_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2938_ce <= ap_const_logic_1;
        else 
            grp_fu_2938_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2938_p0 <= OP2_V_0_4_i_reg_3265(8 - 1 downto 0);
    grp_fu_2938_p1 <= grp_fu_2938_p10(8 - 1 downto 0);
    grp_fu_2938_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_24_reg_3761),16));

    grp_fu_2945_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2945_ce <= ap_const_logic_1;
        else 
            grp_fu_2945_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2945_p0 <= OP2_V_1_i_reg_3270(8 - 1 downto 0);
    grp_fu_2945_p1 <= grp_fu_2945_p10(8 - 1 downto 0);
    grp_fu_2945_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_15_fu_594),16));

    grp_fu_2952_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2952_ce <= ap_const_logic_1;
        else 
            grp_fu_2952_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2952_p0 <= OP2_V_2_i_reg_3295(8 - 1 downto 0);
    grp_fu_2952_p1 <= grp_fu_2952_p10(8 - 1 downto 0);
    grp_fu_2952_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_11_fu_578),16));
    i_V_fu_1185_p2 <= std_logic_vector(unsigned(t_V_reg_939) + unsigned(ap_const_lv11_1));
    icmp_fu_1699_p2 <= "0" when (tmp_66_fu_1689_p4 = ap_const_lv9_0) else "1";
    j_V_fu_1683_p2 <= std_logic_vector(unsigned(t_V_1_reg_950) + unsigned(ap_const_lv11_1));
    k_buf_0_val_5_address0 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_i_reg_3410, ap_reg_pp0_iter2_exitcond388_i_i_reg_3576, ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1) and (ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_i_reg_3410 = ap_const_lv1_1) and (ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 = ap_const_lv1_0) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_i_reg_3410, ap_reg_pp0_iter2_exitcond388_i_i_reg_3576, ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1) and (ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_reg_pp0_iter2_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_i_reg_3410 = ap_const_lv1_1) and (ap_reg_pp0_iter2_exitcond388_i_i_reg_3576 = ap_const_lv1_0) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_6_address0 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);

    k_buf_0_val_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_6_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_ce1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3414, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_1_i_reg_3414 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_6_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_6_d1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_reg_pp0_iter3_reg_961, tmp_93_1_i_reg_3414, k_buf_0_val_5_load_reg_3669, ap_condition_2388)
    begin
        if ((ap_const_boolean_1 = ap_condition_2388)) then
            if (((tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1))) then 
                k_buf_0_val_6_d1 <= k_buf_0_val_5_load_reg_3669;
            elsif (((tmp_93_1_i_reg_3414 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0))) then 
                k_buf_0_val_6_d1 <= ap_reg_pp0_iter3_reg_961;
            else 
                k_buf_0_val_6_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_6_we1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3414, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_1_i_reg_3414 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_6_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_7_address0 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);

    k_buf_0_val_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_7_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_ce1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_2_i_reg_3418, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_2_i_reg_3418 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_7_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_7_d1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_reg_pp0_iter3_reg_961, tmp_93_2_i_reg_3418, k_buf_0_val_6_load_reg_3684, ap_condition_2388)
    begin
        if ((ap_const_boolean_1 = ap_condition_2388)) then
            if (((tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1))) then 
                k_buf_0_val_7_d1 <= k_buf_0_val_6_load_reg_3684;
            elsif (((tmp_93_2_i_reg_3418 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0))) then 
                k_buf_0_val_7_d1 <= ap_reg_pp0_iter3_reg_961;
            else 
                k_buf_0_val_7_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_7_we1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_2_i_reg_3418, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_2_i_reg_3418 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_7_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_8_address0 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);

    k_buf_0_val_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_8_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_ce1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3414, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_1_i_reg_3414 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_8_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_8_d1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_reg_pp0_iter3_reg_961, tmp_93_1_i_reg_3414, k_buf_0_val_7_load_reg_3699, ap_condition_2388)
    begin
        if ((ap_const_boolean_1 = ap_condition_2388)) then
            if (((tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1))) then 
                k_buf_0_val_8_d1 <= k_buf_0_val_7_load_reg_3699;
            elsif (((tmp_93_1_i_reg_3414 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0))) then 
                k_buf_0_val_8_d1 <= ap_reg_pp0_iter3_reg_961;
            else 
                k_buf_0_val_8_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_8_we1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_1_i_reg_3414, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_1_i_reg_3414 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_8_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= tmp_58_i_fu_1821_p1(11 - 1 downto 0);

    k_buf_0_val_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_i_reg_3410, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_i_reg_3410 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_d1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_reg_pp0_iter3_reg_961, tmp_93_i_reg_3410, k_buf_0_val_8_load_reg_3714, ap_condition_2388)
    begin
        if ((ap_const_boolean_1 = ap_condition_2388)) then
            if (((tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1))) then 
                k_buf_0_val_9_d1 <= k_buf_0_val_8_load_reg_3714;
            elsif (((tmp_93_i_reg_3410 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0))) then 
                k_buf_0_val_9_d1 <= ap_reg_pp0_iter3_reg_961;
            else 
                k_buf_0_val_9_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(tmp_17_i_reg_3405, tmp_2_i_reg_3396, ap_block_pp0_stage0_11001, tmp_93_i_reg_3410, ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_reg_pp0_iter3_or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_93_i_reg_3410 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0)))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i_i_fu_2872_p2 <= "0" when (p_Result_3_i_i_i_reg_4119 = ap_const_lv13_0) else "1";
    or_cond_i424_i_1_i_fu_1389_p2 <= (tmp_120_1_i_fu_1385_p2 and rev2_fu_1379_p2);
    or_cond_i424_i_2_i_fu_1426_p2 <= (tmp_120_2_i_fu_1422_p2 and rev3_fu_1416_p2);
    or_cond_i424_i_3_i_fu_1463_p2 <= (tmp_120_3_i_fu_1459_p2 and rev4_fu_1453_p2);
    or_cond_i424_i_4_i_fu_1500_p2 <= (tmp_120_4_i_fu_1496_p2 and rev5_fu_1490_p2);
    or_cond_i424_i_i_fu_1347_p2 <= (tmp_120_i_fu_1343_p2 and rev1_fu_1337_p2);
    or_cond_i_i_fu_1741_p2 <= (tmp_17_i_reg_3405 and icmp_fu_1699_p2);
    or_cond_i_i_i_fu_1758_p2 <= (tmp_6_i_fu_1754_p2 and rev6_fu_1749_p2);
    overflow_fu_2877_p2 <= (tmp_2_i_i_i_fu_2867_p2 and not_i_i_i_i_fu_2872_p2);
    p_Val2_1_fu_2852_p2 <= std_logic_vector(unsigned(tmp66_reg_4103) + unsigned(tmp62_fu_2848_p2));
    p_Val2_2_fu_2834_p2 <= std_logic_vector(signed(tmp66_cast_fu_2831_p1) + signed(tmp54_fu_2826_p2));
        p_Val2_4_0_1_cast_s_fu_2412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_0_1_i_reg_3871),18));

    p_Val2_4_0_3_i_fu_2418_p2 <= std_logic_vector(signed(tmp38_cast_fu_2415_p1) + signed(p_Val2_4_0_1_cast_s_fu_2412_p1));
        p_Val2_4_1_2_cast_s_fu_2476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_1_2_i_fu_2471_p2),20));

    p_Val2_4_1_2_i_fu_2471_p2 <= std_logic_vector(signed(tmp40_cast_fu_2468_p1) + signed(tmp36_reg_3896));
        p_Val2_4_3_cast_i_fu_2743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_3_i_reg_4033),21));

    p_Val2_4_3_i_fu_2644_p2 <= std_logic_vector(signed(tmp51_cast_fu_2636_p1) + signed(tmp46_fu_2631_p2));
    p_Val2_s_fu_2896_p3 <= 
        p_mux_i_i_cast_i_fu_2883_p3 when (tmp_i_i_i_fu_2891_p2(0) = '1') else 
        p_Val2_1_reg_4114;
    p_assign_1_fu_1727_p2 <= std_logic_vector(unsigned(ap_const_lv12_2) - unsigned(t_V_1_cast_i_fu_1674_p1));
    p_assign_2_fu_1771_p2 <= std_logic_vector(unsigned(tmp_10_cast_cast_i_fu_1160_p1) - unsigned(p_p2_i_i_cast_cast39_s_fu_1764_p1));
    p_assign_6_1_i_fu_1250_p2 <= std_logic_vector(unsigned(t_V_cast_i_fu_1176_p1) + unsigned(ap_const_lv12_FFE));
    p_assign_6_2_i_fu_1270_p2 <= std_logic_vector(unsigned(t_V_cast_i_fu_1176_p1) + unsigned(ap_const_lv12_FFD));
    p_assign_6_3_i_fu_1290_p2 <= std_logic_vector(unsigned(t_V_cast_i_fu_1176_p1) + unsigned(ap_const_lv12_FFC));
    p_assign_6_4_i_fu_1310_p2 <= std_logic_vector(unsigned(t_V_cast_i_fu_1176_p1) + unsigned(ap_const_lv12_FFB));
    p_assign_7_1_i_fu_1264_p2 <= std_logic_vector(unsigned(ap_const_lv12_2) - unsigned(t_V_cast_i_fu_1176_p1));
    p_assign_7_2_i_fu_1284_p2 <= std_logic_vector(unsigned(ap_const_lv12_3) - unsigned(t_V_cast_i_fu_1176_p1));
    p_assign_7_3_i_fu_1304_p2 <= std_logic_vector(unsigned(ap_const_lv12_4) - unsigned(t_V_cast_i_fu_1176_p1));
    p_assign_7_4_i_fu_1324_p2 <= std_logic_vector(unsigned(ap_const_lv12_5) - unsigned(t_V_cast_i_fu_1176_p1));
    p_assign_7_i_fu_1244_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_cast_i_fu_1176_p1));
    p_assign_8_i_fu_1367_p2 <= std_logic_vector(unsigned(tmp_135_cast_cast_i_fu_1024_p1) - unsigned(p_p2_i425_i_cast_cast_fu_1358_p1));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter13, ap_reg_pp0_iter12_or_cond_i_i_reg_3603)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_reg_pp0_iter12_or_cond_i_i_reg_3603 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= p_Val2_s_reg_4124;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter13, ap_reg_pp0_iter12_or_cond_i_i_reg_3603, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_reg_pp0_iter12_or_cond_i_i_reg_3603 = ap_const_lv1_1))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_blk_n <= p_kernel_val_0_V_0_empty_n;
        else 
            p_kernel_val_0_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_blk_n <= p_kernel_val_0_V_1_empty_n;
        else 
            p_kernel_val_0_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_blk_n <= p_kernel_val_0_V_2_empty_n;
        else 
            p_kernel_val_0_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_3_blk_n <= p_kernel_val_0_V_3_empty_n;
        else 
            p_kernel_val_0_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_0_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_4_blk_n <= p_kernel_val_0_V_4_empty_n;
        else 
            p_kernel_val_0_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_0_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_0_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_0_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_blk_n <= p_kernel_val_1_V_0_empty_n;
        else 
            p_kernel_val_1_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_blk_n <= p_kernel_val_1_V_1_empty_n;
        else 
            p_kernel_val_1_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_blk_n <= p_kernel_val_1_V_2_empty_n;
        else 
            p_kernel_val_1_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_3_blk_n <= p_kernel_val_1_V_3_empty_n;
        else 
            p_kernel_val_1_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_1_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_1_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_4_blk_n <= p_kernel_val_1_V_4_empty_n;
        else 
            p_kernel_val_1_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_1_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_1_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_1_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_blk_n <= p_kernel_val_2_V_0_empty_n;
        else 
            p_kernel_val_2_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_blk_n <= p_kernel_val_2_V_1_empty_n;
        else 
            p_kernel_val_2_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_blk_n <= p_kernel_val_2_V_2_empty_n;
        else 
            p_kernel_val_2_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_3_blk_n <= p_kernel_val_2_V_3_empty_n;
        else 
            p_kernel_val_2_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_2_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_2_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_4_blk_n <= p_kernel_val_2_V_4_empty_n;
        else 
            p_kernel_val_2_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_2_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_2_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_2_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_0_blk_n <= p_kernel_val_3_V_0_empty_n;
        else 
            p_kernel_val_3_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_1_blk_n <= p_kernel_val_3_V_1_empty_n;
        else 
            p_kernel_val_3_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_2_blk_n <= p_kernel_val_3_V_2_empty_n;
        else 
            p_kernel_val_3_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_3_blk_n <= p_kernel_val_3_V_3_empty_n;
        else 
            p_kernel_val_3_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_3_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_3_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_4_blk_n <= p_kernel_val_3_V_4_empty_n;
        else 
            p_kernel_val_3_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_3_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_3_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_3_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_0_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_0_blk_n <= p_kernel_val_4_V_0_empty_n;
        else 
            p_kernel_val_4_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_0_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_0_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_1_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_1_blk_n <= p_kernel_val_4_V_1_empty_n;
        else 
            p_kernel_val_4_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_1_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_2_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_2_blk_n <= p_kernel_val_4_V_2_empty_n;
        else 
            p_kernel_val_4_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_2_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_2_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_3_blk_n <= p_kernel_val_4_V_3_empty_n;
        else 
            p_kernel_val_4_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_3_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    p_kernel_val_4_V_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_4_blk_n <= p_kernel_val_4_V_4_empty_n;
        else 
            p_kernel_val_4_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_kernel_val_4_V_4_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_kernel_val_0_V_0_empty_n, p_kernel_val_0_V_1_empty_n, p_kernel_val_0_V_2_empty_n, p_kernel_val_0_V_3_empty_n, p_kernel_val_0_V_4_empty_n, p_kernel_val_1_V_0_empty_n, p_kernel_val_1_V_1_empty_n, p_kernel_val_1_V_2_empty_n, p_kernel_val_1_V_3_empty_n, p_kernel_val_1_V_4_empty_n, p_kernel_val_2_V_0_empty_n, p_kernel_val_2_V_1_empty_n, p_kernel_val_2_V_2_empty_n, p_kernel_val_2_V_3_empty_n, p_kernel_val_2_V_4_empty_n, p_kernel_val_3_V_0_empty_n, p_kernel_val_3_V_1_empty_n, p_kernel_val_3_V_2_empty_n, p_kernel_val_3_V_3_empty_n, p_kernel_val_3_V_4_empty_n, p_kernel_val_4_V_0_empty_n, p_kernel_val_4_V_1_empty_n, p_kernel_val_4_V_2_empty_n, p_kernel_val_4_V_3_empty_n, p_kernel_val_4_V_4_empty_n)
    begin
        if ((not(((p_kernel_val_2_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_2_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_1_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_0_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_3_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_4_V_0_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_4_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_3_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (p_kernel_val_3_V_2_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_1_empty_n = ap_const_logic_0) or (p_kernel_val_3_V_0_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_kernel_val_4_V_4_read <= ap_const_logic_1;
        else 
            p_kernel_val_4_V_4_read <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_i_fu_2883_p3 <= 
        ap_const_lv8_FF when (tmp_2_i_i_i_fu_2867_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i425_i_1_i_fu_1395_p3 <= 
        p_assign_7_1_i_reg_3462 when (tmp_34_reg_3457(0) = '1') else 
        p_assign_6_1_i_reg_3449;
    p_p2_i425_i_2_i_fu_1432_p3 <= 
        p_assign_7_2_i_reg_3480 when (tmp_43_reg_3475(0) = '1') else 
        p_assign_6_2_i_reg_3467;
    p_p2_i425_i_3_i_fu_1469_p3 <= 
        p_assign_7_3_i_reg_3498 when (tmp_50_reg_3493(0) = '1') else 
        p_assign_6_3_i_reg_3485;
    p_p2_i425_i_4_i_fu_1506_p3 <= 
        p_assign_7_4_i_reg_3516 when (tmp_53_reg_3511(0) = '1') else 
        p_assign_6_4_i_reg_3503;
        p_p2_i425_i_cast_cast_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i425_i_i_fu_1353_p3),13));

    p_p2_i425_i_i_fu_1353_p3 <= 
        p_assign_7_i_reg_3444 when (tmp_28_reg_3439(0) = '1') else 
        tmp_118_i_reg_3431;
        p_p2_i_i_cast_cast39_s_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i_i_i_reg_3597),13));

    p_p2_i_i_i_fu_1733_p3 <= 
        p_assign_1_fu_1727_p2 when (tmp_68_fu_1719_p3(0) = '1') else 
        ImagLoc_x_fu_1705_p2;

    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_reg_pp0_iter1_exitcond388_i_i_reg_3576, or_cond_i_i_i_reg_3607, tmp_17_i_reg_3405, tmp_2_i_reg_3396)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_2_i_reg_3396 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_1) and (or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (ap_reg_pp0_iter1_exitcond388_i_i_reg_3576 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_cond_i_i_i_reg_3607 = ap_const_lv1_1) and (tmp_17_i_reg_3405 = ap_const_lv1_0) and (ap_reg_pp0_iter1_exitcond388_i_i_reg_3576 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op312_read_state7, ap_predicate_op313_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op313_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op312_read_state7 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_2_0_1_i_fu_2307_p0 <= OP2_V_0_1_i_reg_3250(8 - 1 downto 0);
    r_V_2_0_1_i_fu_2307_p1 <= r_V_2_0_1_i_fu_2307_p10(8 - 1 downto 0);
    r_V_2_0_1_i_fu_2307_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_43_reg_3786),16));
    r_V_2_0_1_i_fu_2307_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_0_1_i_fu_2307_p0) * signed('0' &r_V_2_0_1_i_fu_2307_p1))), 16));
    r_V_2_0_2_i_fu_2315_p0 <= OP2_V_0_2_i_reg_3255(8 - 1 downto 0);
    r_V_2_0_2_i_fu_2315_p1 <= r_V_2_0_2_i_fu_2315_p10(8 - 1 downto 0);
    r_V_2_0_2_i_fu_2315_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_42_reg_3781),16));
    r_V_2_0_2_i_fu_2315_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_0_2_i_fu_2315_p0) * signed('0' &r_V_2_0_2_i_fu_2315_p1))), 16));
    r_V_2_1_1_i_fu_2331_p0 <= OP2_V_1_1_i_reg_3275(8 - 1 downto 0);
    r_V_2_1_1_i_fu_2331_p1 <= r_V_2_1_1_i_fu_2331_p10(8 - 1 downto 0);
    r_V_2_1_1_i_fu_2331_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_14_fu_590),16));
    r_V_2_1_1_i_fu_2331_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_1_1_i_fu_2331_p0) * signed('0' &r_V_2_1_1_i_fu_2331_p1))), 16));
    r_V_2_1_4_i_fu_2339_p0 <= OP2_V_1_4_i_reg_3290(8 - 1 downto 0);
    r_V_2_1_4_i_fu_2339_p1 <= r_V_2_1_4_i_fu_2339_p10(8 - 1 downto 0);
    r_V_2_1_4_i_fu_2339_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_23_reg_3756),16));
    r_V_2_1_4_i_fu_2339_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_1_4_i_fu_2339_p0) * signed('0' &r_V_2_1_4_i_fu_2339_p1))), 16));
    r_V_2_2_1_i_fu_2352_p0 <= OP2_V_2_1_i_reg_3300(8 - 1 downto 0);
    r_V_2_2_1_i_fu_2352_p1 <= r_V_2_2_1_i_fu_2352_p10(8 - 1 downto 0);
    r_V_2_2_1_i_fu_2352_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_10_fu_574),16));
    r_V_2_2_1_i_fu_2352_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_1_i_fu_2352_p0) * signed('0' &r_V_2_2_1_i_fu_2352_p1))), 16));
    r_V_2_2_2_i_fu_2434_p0 <= OP2_V_2_2_i_reg_3305(8 - 1 downto 0);
    r_V_2_2_2_i_fu_2434_p1 <= r_V_2_2_2_i_fu_2434_p10(8 - 1 downto 0);
    r_V_2_2_2_i_fu_2434_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter6_src_kernel_win_0_va_34_reg_3826),16));
    r_V_2_2_2_i_fu_2434_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_2_i_fu_2434_p0) * signed('0' &r_V_2_2_2_i_fu_2434_p1))), 16));
    r_V_2_2_3_i_fu_2442_p0 <= OP2_V_2_3_i_reg_3310(8 - 1 downto 0);
    r_V_2_2_3_i_fu_2442_p1 <= r_V_2_2_3_i_fu_2442_p10(8 - 1 downto 0);
    r_V_2_2_3_i_fu_2442_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter6_src_kernel_win_0_va_33_reg_3821),16));
    r_V_2_2_3_i_fu_2442_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_3_i_fu_2442_p0) * signed('0' &r_V_2_2_3_i_fu_2442_p1))), 16));
    r_V_2_2_4_i_fu_2450_p0 <= OP2_V_2_4_i_reg_3315(8 - 1 downto 0);
    r_V_2_2_4_i_fu_2450_p1 <= r_V_2_2_4_i_fu_2450_p10(8 - 1 downto 0);
    r_V_2_2_4_i_fu_2450_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter6_src_kernel_win_0_va_22_reg_3750),16));
    r_V_2_2_4_i_fu_2450_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_2_4_i_fu_2450_p0) * signed('0' &r_V_2_2_4_i_fu_2450_p1))), 16));
    r_V_2_3_1_i_fu_2653_p0 <= OP2_V_3_1_i_reg_3325(8 - 1 downto 0);
    r_V_2_3_1_i_fu_2653_p1 <= r_V_2_3_1_i_fu_2653_p10(8 - 1 downto 0);
    r_V_2_3_1_i_fu_2653_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter8_src_kernel_win_0_va_31_reg_3776),16));
    r_V_2_3_1_i_fu_2653_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_1_i_fu_2653_p0) * signed('0' &r_V_2_3_1_i_fu_2653_p1))), 16));
    r_V_2_3_2_i_fu_2532_p0 <= OP2_V_3_2_i_reg_3330(8 - 1 downto 0);
    r_V_2_3_2_i_fu_2532_p1 <= r_V_2_3_2_i_fu_2532_p10(8 - 1 downto 0);
    r_V_2_3_2_i_fu_2532_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter7_src_kernel_win_0_va_30_reg_3771),16));
    r_V_2_3_2_i_fu_2532_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_2_i_fu_2532_p0) * signed('0' &r_V_2_3_2_i_fu_2532_p1))), 16));
    r_V_2_3_3_i_fu_2544_p0 <= OP2_V_3_3_i_reg_3335(8 - 1 downto 0);
    r_V_2_3_3_i_fu_2544_p1 <= r_V_2_3_3_i_fu_2544_p10(8 - 1 downto 0);
    r_V_2_3_3_i_fu_2544_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter7_src_kernel_win_0_va_29_reg_3766),16));
    r_V_2_3_3_i_fu_2544_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_3_i_fu_2544_p0) * signed('0' &r_V_2_3_3_i_fu_2544_p1))), 16));
    r_V_2_3_4_i_fu_2556_p0 <= OP2_V_3_4_i_reg_3340(8 - 1 downto 0);
    r_V_2_3_4_i_fu_2556_p1 <= r_V_2_3_4_i_fu_2556_p10(8 - 1 downto 0);
    r_V_2_3_4_i_fu_2556_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter7_src_kernel_win_0_va_21_reg_3745),16));
    r_V_2_3_4_i_fu_2556_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_3_4_i_fu_2556_p0) * signed('0' &r_V_2_3_4_i_fu_2556_p1))), 16));
    r_V_2_4_1_i_fu_2685_p0 <= OP2_V_4_1_i_reg_3350(8 - 1 downto 0);
    r_V_2_4_1_i_fu_2685_p1 <= r_V_2_4_1_i_fu_2685_p10(8 - 1 downto 0);
    r_V_2_4_1_i_fu_2685_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_542),16));
    r_V_2_4_1_i_fu_2685_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_1_i_fu_2685_p0) * signed('0' &r_V_2_4_1_i_fu_2685_p1))), 16));
    r_V_2_4_2_i_fu_2569_p0 <= OP2_V_4_2_i_reg_3355(8 - 1 downto 0);
    r_V_2_4_2_i_fu_2569_p1 <= r_V_2_4_2_i_fu_2569_p10(8 - 1 downto 0);
    r_V_2_4_2_i_fu_2569_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_538),16));
    r_V_2_4_2_i_fu_2569_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_2_i_fu_2569_p0) * signed('0' &r_V_2_4_2_i_fu_2569_p1))), 16));
    r_V_2_4_3_i_fu_2582_p0 <= OP2_V_4_3_i_reg_3360(8 - 1 downto 0);
    r_V_2_4_3_i_fu_2582_p1 <= r_V_2_4_3_i_fu_2582_p10(8 - 1 downto 0);
    r_V_2_4_3_i_fu_2582_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_534),16));
    r_V_2_4_3_i_fu_2582_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_3_i_fu_2582_p0) * signed('0' &r_V_2_4_3_i_fu_2582_p1))), 16));
    r_V_2_4_4_i_fu_2594_p0 <= OP2_V_4_4_i_reg_3365(8 - 1 downto 0);
    r_V_2_4_4_i_fu_2594_p1 <= r_V_2_4_4_i_fu_2594_p10(8 - 1 downto 0);
    r_V_2_4_4_i_fu_2594_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter7_src_kernel_win_0_va_20_reg_3739),16));
    r_V_2_4_4_i_fu_2594_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_4_i_fu_2594_p0) * signed('0' &r_V_2_4_4_i_fu_2594_p1))), 16));
    r_V_2_4_i_fu_2672_p0 <= OP2_V_4_i_reg_3345(8 - 1 downto 0);
    r_V_2_4_i_fu_2672_p1 <= r_V_2_4_i_fu_2672_p10(8 - 1 downto 0);
    r_V_2_4_i_fu_2672_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_546),16));
    r_V_2_4_i_fu_2672_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_4_i_fu_2672_p0) * signed('0' &r_V_2_4_i_fu_2672_p1))), 16));
    rev1_fu_1337_p2 <= (tmp_26_fu_1330_p3 xor ap_const_lv1_1);
    rev2_fu_1379_p2 <= (tmp_32_fu_1372_p3 xor ap_const_lv1_1);
    rev3_fu_1416_p2 <= (tmp_42_fu_1409_p3 xor ap_const_lv1_1);
    rev4_fu_1453_p2 <= (tmp_48_fu_1446_p3 xor ap_const_lv1_1);
    rev5_fu_1490_p2 <= (tmp_52_fu_1483_p3 xor ap_const_lv1_1);
    rev6_fu_1749_p2 <= (tmp_67_reg_3591 xor ap_const_lv1_1);
    rev_fu_1643_p2 <= (ult_reg_3400 xor ap_const_lv1_1);
    row_assign_8_1_t_i_fu_1658_p2 <= std_logic_vector(unsigned(tmp_fu_1028_p2) - unsigned(tmp_5_reg_3526));
    row_assign_8_2_t_i_fu_1662_p2 <= std_logic_vector(unsigned(tmp_fu_1028_p2) - unsigned(tmp_13_reg_3531));
    row_assign_8_3_t_i_fu_1666_p2 <= std_logic_vector(unsigned(tmp_fu_1028_p2) - unsigned(tmp_25_reg_3536));
    row_assign_8_4_t_i_fu_1670_p2 <= std_logic_vector(unsigned(tmp_fu_1028_p2) - unsigned(tmp_31_reg_3541));
    sel_tmp1_fu_1790_p2 <= (tmp_6_i_not_fu_1784_p2 or tmp_67_reg_3591);
    sel_tmp2_fu_1795_p2 <= (tmp_8_i_fu_1767_p2 and sel_tmp1_fu_1790_p2);
    sel_tmp_fu_1776_p3 <= 
        ImagLoc_x_cast_cast_s_fu_1746_p1 when (or_cond_i_i_i_fu_1758_p2(0) = '1') else 
        p_assign_2_fu_1771_p2;
    src_kernel_win_0_va_20_fu_2092_p3 <= 
        tmp_21_fu_2082_p7 when (tmp_115_i_reg_3422(0) = '1') else 
        col_buf_0_val_0_0_reg_3674;
    src_kernel_win_0_va_21_fu_2108_p3 <= 
        tmp_27_fu_2098_p7 when (tmp_115_i_reg_3422(0) = '1') else 
        col_buf_0_val_1_0_reg_3689;
    src_kernel_win_0_va_22_fu_2124_p3 <= 
        tmp_33_fu_2114_p7 when (tmp_115_i_reg_3422(0) = '1') else 
        col_buf_0_val_2_0_reg_3704;
    src_kernel_win_0_va_23_fu_2140_p3 <= 
        tmp_35_fu_2130_p7 when (tmp_115_i_reg_3422(0) = '1') else 
        col_buf_0_val_3_0_reg_3719;
    src_kernel_win_0_va_24_fu_2156_p3 <= 
        tmp_36_fu_2146_p7 when (tmp_115_i_reg_3422(0) = '1') else 
        col_buf_0_val_4_0_reg_3729;
    t_V_1_cast_i_fu_1674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_1_reg_950),12));
    t_V_cast_i_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_939),12));
        tmp38_cast_fu_2415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp35_reg_3876),18));

    tmp39_fu_2493_p2 <= std_logic_vector(signed(p_Val2_4_1_2_cast_s_fu_2476_p1) + signed(tmp_140_2_3_cast_i_fu_2483_p1));
        tmp40_cast_fu_2468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp38_reg_3901),19));

    tmp45_fu_2503_p2 <= std_logic_vector(signed(tmp_140_2_4_cast_i_c_fu_2486_p1) + signed(tmp_140_2_2_cast_i_c_fu_2480_p1));
    tmp46_fu_2631_p2 <= std_logic_vector(signed(tmp50_cast_fu_2624_p1) + signed(tmp39_reg_3938));
        tmp50_cast_fu_2624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp45_reg_3943),20));

    tmp50_fu_2519_p2 <= std_logic_vector(signed(tmp53_cast_fu_2516_p1) + signed(tmp52_cast_fu_2513_p1));
        tmp51_cast_fu_2636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp50_reg_3953),20));

    tmp51_fu_2768_p2 <= std_logic_vector(signed(p_Val2_4_3_cast_i_fu_2743_p1) + signed(tmp_140_4_2_i_fu_2762_p1));
        tmp52_cast_fu_2513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_reg_pp0_iter7_tmp47_reg_3886),19));

    tmp52_fu_2774_p2 <= std_logic_vector(signed(tmp_140_4_1_i_cast_fu_2759_p1) + signed(tmp_140_4_i_cast_fu_2756_p1));
        tmp53_cast_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp49_reg_3928),19));

    tmp53_fu_2784_p2 <= std_logic_vector(signed(tmp65_cast_fu_2780_p1) + signed(tmp_140_4_3_i_cast_fu_2765_p1));
    tmp54_fu_2826_p2 <= std_logic_vector(signed(tmp64_cast_fu_2823_p1) + signed(tmp51_reg_4083));
    tmp55_fu_2790_p2 <= std_logic_vector(signed(tmp_140_3_4_i_cast_fu_2753_p1) + signed(tmp_140_3_1_i_cast_fu_2746_p1));
    tmp56_fu_2697_p2 <= std_logic_vector(signed(tmp_140_3_2_i_cast_fu_2662_p1) + signed(tmp_140_4_4_i_cast_fu_2694_p1));
    tmp57_fu_2707_p2 <= std_logic_vector(signed(tmp69_cast_fu_2703_p1) + signed(tmp_140_3_3_i_cast_fu_2665_p1));
    tmp58_fu_2803_p2 <= std_logic_vector(signed(tmp68_cast_fu_2800_p1) + signed(tmp67_cast_fu_2796_p1));
    tmp59_fu_2809_p2 <= std_logic_vector(unsigned(tmp_41_fu_2749_p2) + unsigned(tmp_76_reg_4043));
    tmp60_fu_2713_p2 <= std_logic_vector(unsigned(tmp_78_reg_3978) + unsigned(tmp_79_reg_3988));
    tmp61_fu_2717_p2 <= std_logic_vector(unsigned(tmp60_fu_2713_p2) + unsigned(tmp_77_reg_3968));
    tmp62_fu_2848_p2 <= std_logic_vector(unsigned(ap_reg_pp0_iter10_tmp61_reg_4073) + unsigned(tmp59_reg_4098));
    tmp63_fu_2814_p2 <= std_logic_vector(unsigned(tmp_80_reg_4053) + unsigned(tmp_81_reg_4063));
        tmp64_cast_fu_2823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp53_reg_4088),21));

    tmp64_fu_2722_p2 <= std_logic_vector(unsigned(tmp_83_reg_4008) + unsigned(tmp_84_reg_4018));
        tmp65_cast_fu_2780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp52_fu_2774_p2),18));

    tmp65_fu_2726_p2 <= std_logic_vector(unsigned(tmp64_fu_2722_p2) + unsigned(tmp_82_reg_3998));
        tmp66_cast_fu_2831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp58_reg_4093),21));

    tmp66_fu_2818_p2 <= std_logic_vector(unsigned(tmp65_reg_4078) + unsigned(tmp63_fu_2814_p2));
        tmp67_cast_fu_2796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp55_fu_2790_p2),19));

        tmp68_cast_fu_2800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp57_reg_4068),19));

        tmp69_cast_fu_2703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp56_fu_2697_p2),18));

    tmp_10_cast_cast_i_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_i_fu_1154_p2),13));
    tmp_10_fu_982_p1 <= p_src_cols_V(11 - 1 downto 0);
    tmp_10_i_fu_1154_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(tmp_9_i_fu_1146_p3));
    tmp_115_i_fu_1225_p2 <= "1" when (unsigned(t_V_reg_939) > unsigned(tmp_8_fu_974_p1)) else "0";
    tmp_118_i_fu_1230_p2 <= std_logic_vector(unsigned(t_V_cast_i_fu_1176_p1) + unsigned(ap_const_lv12_FFF));
    tmp_11_fu_1576_p3 <= 
        tmp_45_fu_1442_p1 when (tmp_132_2_i_fu_1437_p2(0) = '1') else 
        tmp_6_fu_1571_p2;
    tmp_120_1_i_fu_1385_p2 <= "1" when (signed(p_assign_6_1_i_reg_3449) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_120_2_i_fu_1422_p2 <= "1" when (signed(p_assign_6_2_i_reg_3467) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_120_3_i_fu_1459_p2 <= "1" when (signed(p_assign_6_3_i_reg_3485) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_120_4_i_fu_1496_p2 <= "1" when (signed(p_assign_6_4_i_reg_3503) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_120_i_fu_1343_p2 <= "1" when (signed(tmp_118_i_reg_3431) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_12_fu_998_p1 <= p_src_rows_V(3 - 1 downto 0);
    tmp_132_1_i_fu_1400_p2 <= "1" when (signed(p_p2_i425_i_1_i_fu_1395_p3) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_132_2_i_fu_1437_p2 <= "1" when (signed(p_p2_i425_i_2_i_fu_1432_p3) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_132_3_i_fu_1474_p2 <= "1" when (signed(p_p2_i425_i_3_i_fu_1469_p3) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_132_4_i_fu_1511_p2 <= "1" when (signed(p_p2_i425_i_4_i_fu_1506_p3) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_132_i_fu_1362_p2 <= "1" when (signed(p_p2_i425_i_i_fu_1353_p3) < signed(tmp_7_fu_970_p1)) else "0";
    tmp_134_i_fu_1010_p3 <= (tmp_8_fu_974_p1 & ap_const_lv1_0);
    tmp_135_cast_cast_i_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_135_i_fu_1018_p2),13));
    tmp_135_i_fu_1018_p2 <= std_logic_vector(unsigned(ap_const_lv12_6) + unsigned(tmp_134_i_fu_1010_p3));
    tmp_13_fu_1587_p3 <= 
        tmp_63_fu_1584_p1 when (or_cond_i424_i_2_i_fu_1426_p2(0) = '1') else 
        tmp_11_fu_1576_p3;
        tmp_140_2_2_cast_i_c_fu_2480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_i_reg_3906),17));

        tmp_140_2_3_cast_i_fu_2483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_3_i_reg_3912),20));

        tmp_140_2_4_cast_i_c_fu_2486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_4_i_reg_3917),17));

        tmp_140_3_1_i_cast_fu_2746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_1_i_reg_4038),17));

        tmp_140_3_2_i_cast_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_2_i_reg_3963),17));

        tmp_140_3_3_i_cast_fu_2665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_3_i_reg_3973),18));

        tmp_140_3_4_i_cast_fu_2753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_reg_pp0_iter9_r_V_2_3_4_i_reg_3983),17));

        tmp_140_4_1_i_cast_fu_2759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_1_i_reg_4058),17));

        tmp_140_4_2_i_fu_2762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_reg_pp0_iter9_r_V_2_4_2_i_reg_3993),21));

        tmp_140_4_3_i_cast_fu_2765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_reg_pp0_iter9_r_V_2_4_3_i_reg_4003),18));

        tmp_140_4_4_i_cast_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_4_i_reg_4013),17));

        tmp_140_4_i_cast_fu_2756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_i_reg_4048),17));

    tmp_14_fu_1002_p1 <= p_src_rows_V(3 - 1 downto 0);
    tmp_15_fu_1006_p1 <= p_src_cols_V(3 - 1 downto 0);
    tmp_17_i_fu_1201_p2 <= "1" when (unsigned(t_V_reg_939) > unsigned(ap_const_lv11_2)) else "0";
    tmp_1_fu_1038_p3 <= (tmp_22_fu_1034_p1 & ap_const_lv1_0);
    tmp_1_i_fu_992_p2 <= std_logic_vector(unsigned(ap_const_lv11_3) + unsigned(tmp_8_fu_974_p1));
    tmp_22_fu_1034_p1 <= p_src_rows_V(2 - 1 downto 0);
    tmp_23_fu_1595_p2 <= std_logic_vector(unsigned(tmp_3_fu_1164_p2) - unsigned(tmp_51_fu_1479_p1));
    tmp_24_fu_1600_p3 <= 
        tmp_51_fu_1479_p1 when (tmp_132_3_i_fu_1474_p2(0) = '1') else 
        tmp_23_fu_1595_p2;
    tmp_25_fu_1611_p3 <= 
        tmp_64_fu_1608_p1 when (or_cond_i424_i_3_i_fu_1463_p2(0) = '1') else 
        tmp_24_fu_1600_p3;
    tmp_26_fu_1330_p3 <= tmp_118_i_reg_3431(11 downto 11);
    tmp_29_fu_1619_p2 <= std_logic_vector(unsigned(tmp_3_fu_1164_p2) - unsigned(tmp_54_fu_1516_p1));
    tmp_2_fu_1547_p2 <= std_logic_vector(unsigned(tmp_3_fu_1164_p2) - unsigned(tmp_38_fu_1405_p1));
    tmp_2_i_fu_1191_p2 <= "1" when (unsigned(t_V_reg_939) < unsigned(tmp_8_fu_974_p1)) else "0";
    tmp_2_i_i_i_fu_2867_p2 <= (isneg_reg_4108 xor ap_const_lv1_1);
    tmp_30_fu_1624_p3 <= 
        tmp_54_fu_1516_p1 when (tmp_132_4_i_fu_1511_p2(0) = '1') else 
        tmp_29_fu_1619_p2;
    tmp_31_fu_1635_p3 <= 
        tmp_65_fu_1632_p1 when (or_cond_i424_i_4_i_fu_1500_p2(0) = '1') else 
        tmp_30_fu_1624_p3;
    tmp_32_fu_1372_p3 <= p_assign_6_1_i_reg_3449(11 downto 11);
    tmp_37_fu_2499_p2 <= std_logic_vector(unsigned(r_V_2_2_2_i_reg_3906) + unsigned(r_V_2_2_4_i_reg_3917));
    tmp_38_fu_1405_p1 <= p_p2_i425_i_1_i_fu_1395_p3(3 - 1 downto 0);
    tmp_39_fu_2627_p2 <= std_logic_vector(unsigned(ap_reg_pp0_iter8_tmp_72_reg_3923) + unsigned(tmp_73_reg_3933));
    tmp_3_fu_1164_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(tmp_1_fu_1038_p3));
    tmp_40_fu_2639_p2 <= std_logic_vector(unsigned(tmp_39_fu_2627_p2) + unsigned(tmp_74_reg_3948));
    tmp_41_fu_2749_p2 <= std_logic_vector(unsigned(tmp_40_reg_4028) + unsigned(ap_reg_pp0_iter9_tmp_75_reg_3958));
    tmp_42_fu_1409_p3 <= p_assign_6_2_i_reg_3467(11 downto 11);
    tmp_45_fu_1442_p1 <= p_p2_i425_i_2_i_fu_1432_p3(3 - 1 downto 0);
    tmp_48_fu_1446_p3 <= p_assign_6_3_i_reg_3485(11 downto 11);
    tmp_4_fu_1552_p3 <= 
        tmp_38_fu_1405_p1 when (tmp_132_1_i_fu_1400_p2(0) = '1') else 
        tmp_2_fu_1547_p2;
    tmp_51_fu_1479_p1 <= p_p2_i425_i_3_i_fu_1469_p3(3 - 1 downto 0);
    tmp_52_fu_1483_p3 <= p_assign_6_4_i_reg_3503(11 downto 11);
    tmp_54_fu_1516_p1 <= p_p2_i425_i_4_i_fu_1506_p3(3 - 1 downto 0);
    tmp_55_fu_1648_p2 <= std_logic_vector(unsigned(tmp_14_fu_1002_p1) + unsigned(ap_const_lv3_7));
    tmp_56_fu_1520_p1 <= tmp_118_i_reg_3431(3 - 1 downto 0);
    tmp_57_fu_1523_p1 <= p_p2_i425_i_i_fu_1353_p3(3 - 1 downto 0);
    tmp_58_fu_1527_p1 <= p_assign_8_i_fu_1367_p2(3 - 1 downto 0);
    tmp_58_i_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_assign_cast_i_fu_1818_p1),64));
    tmp_59_fu_1531_p3 <= 
        tmp_57_fu_1523_p1 when (tmp_132_i_fu_1362_p2(0) = '1') else 
        tmp_58_fu_1527_p1;
    tmp_5_fu_1563_p3 <= 
        tmp_62_fu_1560_p1 when (or_cond_i424_i_1_i_fu_1389_p2(0) = '1') else 
        tmp_4_fu_1552_p3;
    tmp_60_fu_1539_p3 <= 
        tmp_56_fu_1520_p1 when (or_cond_i424_i_i_fu_1347_p2(0) = '1') else 
        tmp_59_fu_1531_p3;
    tmp_61_fu_1653_p2 <= std_logic_vector(unsigned(tmp_55_fu_1648_p2) - unsigned(tmp_60_reg_3521));
    tmp_62_fu_1560_p1 <= p_assign_6_1_i_reg_3449(3 - 1 downto 0);
    tmp_63_fu_1584_p1 <= p_assign_6_2_i_reg_3467(3 - 1 downto 0);
    tmp_64_fu_1608_p1 <= p_assign_6_3_i_reg_3485(3 - 1 downto 0);
    tmp_65_fu_1632_p1 <= p_assign_6_4_i_reg_3503(3 - 1 downto 0);
    tmp_66_fu_1689_p4 <= t_V_1_reg_950(10 downto 2);
    tmp_68_fu_1719_p3 <= ImagLoc_x_fu_1705_p2(11 downto 11);
    tmp_69_fu_1809_p1 <= x_fu_1801_p3(3 - 1 downto 0);
    tmp_6_fu_1571_p2 <= std_logic_vector(unsigned(tmp_3_fu_1164_p2) - unsigned(tmp_45_fu_1442_p1));
    tmp_6_i_fu_1754_p2 <= "1" when (signed(ImagLoc_x_reg_3585) < signed(tmp_9_fu_978_p1)) else "0";
    tmp_6_i_not_fu_1784_p2 <= (tmp_6_i_fu_1754_p2 xor ap_const_lv1_1);
    tmp_72_fu_2455_p1 <= r_V_2_2_3_i_fu_2442_p2(8 - 1 downto 0);
    tmp_73_fu_2489_p1 <= p_Val2_4_1_2_i_fu_2471_p2(8 - 1 downto 0);
    tmp_74_fu_2509_p1 <= tmp_37_fu_2499_p2(8 - 1 downto 0);
    tmp_75_fu_2525_p1 <= tmp50_fu_2519_p2(8 - 1 downto 0);
    tmp_76_fu_2658_p1 <= r_V_2_3_1_i_fu_2653_p2(8 - 1 downto 0);
    tmp_77_fu_2537_p1 <= r_V_2_3_2_i_fu_2532_p2(8 - 1 downto 0);
    tmp_78_fu_2549_p1 <= r_V_2_3_3_i_fu_2544_p2(8 - 1 downto 0);
    tmp_79_fu_2561_p1 <= r_V_2_3_4_i_fu_2556_p2(8 - 1 downto 0);
    tmp_7_fu_970_p1 <= p_src_rows_V(12 - 1 downto 0);
    tmp_80_fu_2677_p1 <= r_V_2_4_i_fu_2672_p2(8 - 1 downto 0);
    tmp_81_fu_2690_p1 <= r_V_2_4_1_i_fu_2685_p2(8 - 1 downto 0);
    tmp_82_fu_2574_p1 <= r_V_2_4_2_i_fu_2569_p2(8 - 1 downto 0);
    tmp_83_fu_2587_p1 <= r_V_2_4_3_i_fu_2582_p2(8 - 1 downto 0);
    tmp_84_fu_2599_p1 <= r_V_2_4_4_i_fu_2594_p2(8 - 1 downto 0);
    tmp_8_fu_974_p1 <= p_src_rows_V(11 - 1 downto 0);
    tmp_8_i_fu_1767_p2 <= "1" when (signed(p_p2_i_i_i_reg_3597) < signed(tmp_9_fu_978_p1)) else "0";
    tmp_93_1_i_fu_1213_p2 <= "1" when (t_V_reg_939 = ap_const_lv11_1) else "0";
    tmp_93_2_i_fu_1219_p2 <= "1" when (t_V_reg_939 = ap_const_lv11_0) else "0";
    tmp_93_i_fu_1207_p2 <= "1" when (t_V_reg_939 = ap_const_lv11_2) else "0";
    tmp_9_fu_978_p1 <= p_src_cols_V(12 - 1 downto 0);
    tmp_9_i_fu_1146_p3 <= (tmp_10_fu_982_p1 & ap_const_lv1_0);
    tmp_fu_1028_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_12_fu_998_p1));
    tmp_i_fu_986_p2 <= std_logic_vector(unsigned(ap_const_lv11_4) + unsigned(tmp_10_fu_982_p1));
    tmp_i_i_i_fu_2891_p2 <= (overflow_fu_2877_p2 or isneg_reg_4108);
    tmp_s_fu_1170_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(tmp_15_fu_1006_p1));
    ult_fu_1196_p2 <= "1" when (unsigned(t_V_reg_939) < unsigned(tmp_8_fu_974_p1)) else "0";
    x_fu_1801_p3 <= 
        p_p2_i_i_cast_cast39_s_fu_1764_p1 when (sel_tmp2_fu_1795_p2(0) = '1') else 
        sel_tmp_fu_1776_p3;
end behav;
