\BOOKMARK [1][]{section.1}{Introduction}{}% 1
\BOOKMARK [2][]{subsection.1.1}{Tentative Deadlines}{section.1}% 2
\BOOKMARK [2][]{subsection.1.2}{General Project Tips}{section.1}% 3
\BOOKMARK [1][]{section.2}{Checkpoints 1 \046 2 - 3-stage Pipelined RISC-V CPU}{}% 4
\BOOKMARK [2][]{subsection.2.1}{Setting up your Code Repository}{section.2}% 5
\BOOKMARK [2][]{subsection.2.2}{Integrate Designs from Labs}{section.2}% 6
\BOOKMARK [2][]{subsection.2.3}{Project Skeleton Overview}{section.2}% 7
\BOOKMARK [2][]{subsection.2.4}{RISC-V 151 ISA}{section.2}% 8
\BOOKMARK [3][]{subsubsection.2.4.1}{CSR Instructions}{subsection.2.4}% 9
\BOOKMARK [2][]{subsection.2.5}{Pipelining}{section.2}% 10
\BOOKMARK [2][]{subsection.2.6}{Hazards}{section.2}% 11
\BOOKMARK [2][]{subsection.2.7}{Register File}{section.2}% 12
\BOOKMARK [2][]{subsection.2.8}{RAMs}{section.2}% 13
\BOOKMARK [3][]{subsubsection.2.8.1}{Initialization}{subsection.2.8}% 14
\BOOKMARK [3][]{subsubsection.2.8.2}{Endianness + Addressing}{subsection.2.8}% 15
\BOOKMARK [3][]{subsubsection.2.8.3}{Reading from RAMs}{subsection.2.8}% 16
\BOOKMARK [3][]{subsubsection.2.8.4}{Writing to RAMs}{subsection.2.8}% 17
\BOOKMARK [2][]{subsection.2.9}{Memory Architecture}{section.2}% 18
\BOOKMARK [3][]{subsubsection.2.9.1}{Summary of Memory Access Patterns}{subsection.2.9}% 19
\BOOKMARK [3][]{subsubsection.2.9.2}{Unaligned Memory Accesses}{subsection.2.9}% 20
\BOOKMARK [3][]{subsubsection.2.9.3}{Address Space Partitioning}{subsection.2.9}% 21
\BOOKMARK [3][]{subsubsection.2.9.4}{Memory Mapped I/O}{subsection.2.9}% 22
\BOOKMARK [2][]{subsection.2.10}{Testing}{section.2}% 23
\BOOKMARK [3][]{subsubsection.2.10.1}{Integration Testing}{subsection.2.10}% 24
\BOOKMARK [2][]{subsection.2.11}{Software Toolchain - Writing RISC-V Programs}{section.2}% 25
\BOOKMARK [2][]{subsection.2.12}{Assembly Tests}{section.2}% 26
\BOOKMARK [2][]{subsection.2.13}{RISC-V ISA Tests}{section.2}% 27
\BOOKMARK [2][]{subsection.2.14}{BIOS and Programming your CPU}{section.2}% 28
\BOOKMARK [2][]{subsection.2.15}{Target Clock Frequency}{section.2}% 29
\BOOKMARK [2][]{subsection.2.16}{Matrix Multiply}{section.2}% 30
\BOOKMARK [2][]{subsection.2.17}{How to Survive This Checkpoint}{section.2}% 31
\BOOKMARK [3][]{subsubsection.2.17.1}{How To Get Started}{subsection.2.17}% 32
\BOOKMARK [2][]{subsection.2.18}{Checkoff}{section.2}% 33
\BOOKMARK [3][]{subsubsection.2.18.1}{Checkpoint 1: Block Diagram}{subsection.2.18}% 34
\BOOKMARK [3][]{subsubsection.2.18.2}{Checkpoint 1.1: Revised RISC-V microarchitecture, Basic Datapath + Control}{subsection.2.18}% 35
\BOOKMARK [3][]{subsubsection.2.18.3}{Checkpoint 2: Base RISCV151 System}{subsection.2.18}% 36
\BOOKMARK [3][]{subsubsection.2.18.4}{Checkpoints 1 \046 2 Deliverables Summary}{subsection.2.18}% 37
\BOOKMARK [1][]{section.3}{Checkpoint 3 - TBA}{}% 38
\BOOKMARK [1][]{section.4}{Final Checkpoint - Optimization - TBA}{}% 39
\BOOKMARK [1][]{appendix.A}{Local Development}{}% 40
\BOOKMARK [2][]{subsection.A.1}{Linux}{appendix.A}% 41
\BOOKMARK [2][]{subsection.A.2}{OSX, Windows}{appendix.A}% 42
\BOOKMARK [1][]{appendix.B}{BIOS}{}% 43
\BOOKMARK [2][]{subsection.B.1}{Background}{appendix.B}% 44
\BOOKMARK [2][]{subsection.B.2}{Loading the BIOS}{appendix.B}% 45
\BOOKMARK [2][]{subsection.B.3}{Loading Your Own Programs}{appendix.B}% 46
\BOOKMARK [2][]{subsection.B.4}{The BIOS Program}{appendix.B}% 47
\BOOKMARK [2][]{subsection.B.5}{The UART}{appendix.B}% 48
\BOOKMARK [2][]{subsection.B.6}{Command List}{appendix.B}% 49
\BOOKMARK [2][]{subsection.B.7}{Adding Your Own Features}{appendix.B}% 50
