10

dir
34
https://asim.csail.mit.edu/svn/leap-platforms-usrp/branches/v11.10/tools/leap-platforms-usrp/usrp2/opencores/i2c/sim/i2c_verilog/run
https://asim.csail.mit.edu/svn/leap-platforms-usrp



2011-03-21T18:38:25.159199Z
3
mcn02














751fde84-ef8c-429c-bd22-514f4c0f7ffb

ncverilog.key
file




2012-11-05T18:26:42.390412Z
f4b524261fce06c1fbd10b4681ad0b97
2011-03-21T18:38:25.159199Z
3
mcn02





















5

run
file




2012-11-05T18:26:42.390412Z
73fb2f9f81c39646b67d7463d548b4a5
2011-03-21T18:38:25.159199Z
3
mcn02
has-props




















514

bench.vcd
file




2012-11-05T18:26:42.404167Z
891c5d7cda15f9dc446b406cd09c0db1
2011-03-21T18:38:25.159199Z
3
mcn02





















5316039

