<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 1
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/errors
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/errors/syntax_err12.v.html" target="file-frame">third_party/tools/yosys/tests/errors/syntax_err12.v</a>
time_elapsed: 0.010s
</pre>
<pre class="log">
user_time: 0.005003
system_time: 0.005003
ram_usage: 9912


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/errors/syntax_err12.v.html" target="file-frame">third_party/tools/yosys/tests/errors/syntax_err12.v</a>
<a href="../../../../third_party/tools/yosys/tests/errors/syntax_err12.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/errors/syntax_err12.v:6</a>: ERROR: SystemVerilog interface in module port list cannot have a default value.

</pre>
</body>