tarted
gate
device devDRM1 : device DRM
{ 
    parameter
    (
        config bit CP_CSA_POL[2:0] = 3'b000,
        config bit CP_CSB_POL[2:0] = 3'b000,
        config bit CP_MASK[1:0] = 2'b00,
        config string CP_DRM_36K = "FALSE",
        config string CP_GRS_DIS_1 = "FALSE",
        config int CP_DATA_WIDTH_A_1 = 18,
        config int CP_DATA_WIDTH_B_1 = 18,
        config string CP_WRITE_MODE_A_1 = "NORMAL_WRITE",
        config string CP_WRITE_MODE_B_1 = "NORMAL_WRITE",
        config string CP_OUTPUT_REG_A_1 = "DISABLE",
        config string CP_OUTPUT_REG_B_1 = "DISABLE",
        config string CP_RESET_TYPE_1 = "SYNC_RESET",
        config string CP_CLKA_OR_POL_INV_1 = "FALSE",
        config string CP_CLKB_OR_POL_INV_1 = "FALSE",       
        config bit CP_INIT_40[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_41[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_42[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_43[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_44[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_45[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_46[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_47[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_48[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_49[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_4A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_4B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_4C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_4D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_4E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_4F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_50[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_51[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_52[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_53[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_54[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_55[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_56[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_57[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_58[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_59[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_5A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_5B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_5C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_5D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_5E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_5F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_60[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_61[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_62[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_63[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_64[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_65[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_66[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_67[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_68[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_69[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_6A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_6B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_6C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_6D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_6E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_6F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_70[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_71[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_72[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_73[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_74[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_75[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_76[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_77[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_78[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_79[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_7A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_7B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_7C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_7D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_7E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_7F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config string CP_DRM_EN_1 = "FALSE",
        config string CP_PICEA_1 = "FALSE",
        config string CP_PICEB_1 = "FALSE",
        config string CP_PIWEA_1 = "FALSE",
        config string CP_PIWEB_1 = "FALSE",
        config string CP_PIOCEA_1 = "FALSE",
        config string CP_PIOCEB_1 = "FALSE",
        config string CP_PICLKA_1 = "FALSE",
        config string CP_PICLKB_1 = "FALSE",
        config string CP_PIRSTA_1 = "FALSE",
        config string CP_PIRSTB_1 = "FALSE",
        config string CP_PIBELA_1 = "FALSE",
        config string CP_PIBELB_1 = "FALSE",
        config string CP_PIBEHA_1 = "FALSE",
        config string CP_PIBEHB_1 = "FALSE",
        config string CP_BELA_SET_1 = "FALSE",
        config string CP_BELB_SET_1 = "FALSE",
        config string CP_BEHA_SET_1 = "FALSE",
        config string CP_BEHB_SET_1 = "FALSE",
        config bit CP_SRVAL_A_1[17:0] = 18'h00000,
        config bit CP_SRVAL_B_1[17:0] = 18'h00000,
        config string CP_CAS_EN = "FALSE",
        config string CP_DBW_EN = "FALSE",
        config string CP_DBR_EN = "FALSE",
        
        config bit CP_ALMOST_FULL_OFFSET_1[13:0] = 14'b00000000000000,
        config bit CP_ALMOST_EMPTY_OFFSET_1[13:0] = 14'b00000000000000,
        config string CP_FLAGEMPTY_EN_1 = "FALSE",
        config string CP_FLAGFULL_EN_1 = "FALSE",
        config string CP_SYNC_FIFO_1 = "FALSE",
        config string CP_FIFO_EN_1 = "FALSE"
    );  
    port
    (
        input ADA1[13:0],
        input ADSA[1:1],
        input DA1[17:0],
        input WEA[1:1],
        input CLKA[1:1] ,
        input CEA[1:1] ,
        input OCEA[1:1] ,
        input RSTA[1:1] ,
        input ADB1[13:0] ,
        input ADSB[1:1] ,
        input DB1[17:0] ,
        input WEB[1:1] ,
        input CLKB[1:1],
        input CEB[1:1] ,
        input OCEB[1:1],
        input RSTB[1:1],
        input BEA1[1:0],
        input BEB1[1:0],
        input ADA_CAS,
        input ADB_CAS,
        output QA1[17:0],
        output QB1[17:0],
            
        output ALMOST_EMPTY[1:1],
        output ALMOST_FULL[1:1],
        output EMPTY[1:1],
        output FULL[1:1]            
    );
};
//grid device end

//grid device structure netlist started
structure netlist of devDRM1
{
    device DRM_INST DRM1;
};
//grid device structure netlist end

