NDFramePage.OnPageTitleLoaded("File18:uvm_reg_cbs.svh","uvm_reg_cbs.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_cbs.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"],["Types","Type"]],[[606,0,3,"Register Callbacks","Register_Callbacks"],[607,0,0,"uvm_reg_cbs","uvm_reg_cbs"],[608,0,2,"Functions","uvm_reg_cbs.Functions"],[609,0,1,"encode","uvm_reg_cbs.encode"],[610,0,1,"decode","uvm_reg_cbs.decode"],[611,0,3,"Typedefs","Typedefs"],[612,0,4,"uvm_reg_cb","uvm_reg_cb"],[613,0,4,"uvm_reg_cb_iter","uvm_reg_cb_iter"],[614,0,4,"uvm_reg_bd_cb","uvm_reg_bd_cb"],[615,0,4,"uvm_reg_bd_cb_iter","uvm_reg_bd_cb_iter"],[616,0,4,"uvm_mem_cb","uvm_mem_cb"],[617,0,4,"uvm_mem_cb_iter","uvm_mem_cb_iter"],[618,0,4,"uvm_reg_field_cb","uvm_reg_field_cb"],[619,0,4,"uvm_reg_field_cb_iter","uvm_reg_field_cb_iter"],[620,0,2,"Predefined Extensions","Predefined_Extensions"],[621,0,0,"uvm_reg_read_only_cbs","uvm_reg_read_only_cbs"],[622,0,2,"Functions","uvm_reg_read_only_cbs.Functions"],[623,0,1,"pre_write","uvm_reg_read_only_cbs.pre_write"],[624,0,1,"add","uvm_reg_read_only_cbs.add"],[625,0,1,"remove","uvm_reg_read_only_cbs.remove"],[626,0,0,"uvm_reg_write_only_cbs","uvm_reg_write_only_cbs"],[627,0,2,"Functions","uvm_reg_write_only_cbs.Functions"],[628,0,1,"pre_read","uvm_reg_write_only_cbs.pre_read"],[629,0,1,"add","uvm_reg_write_only_cbs.add"],[630,0,1,"remove","uvm_reg_write_only_cbs.remove"]]);