16:44:31
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":35:4:35:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":40:20:40:20|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":38:16:38:16|Referenced variable x is not in sensitivity list
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":53:4:53:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":57:36:57:36|Referenced variable y is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":37:8:37:9|Latch generated from process for signal x(9 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":37:8:37:9|Latch generated from process for signal y(8 downto 0); possible missing assignment in an if or case statement.
@W: CL111 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":37:8:37:9|All reachable assignments to vsync assign '1'; register removed by optimization

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 16:44:35 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 16:44:36 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 16:44:37 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 35MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 16:44:38 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":38:16:38:23|Net vsync_0_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                     Requested     Requested     Clock        Clock                
Clock                     Frequency     Period        Type         Group                
----------------------------------------------------------------------------------------
SimpleVGA|clock_12MHz     4.1 MHz       243.835       inferred     Autoconstr_clkgroup_0
System                    1.0 MHz       1000.000      system       system_clkgroup      
========================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":37:8:37:9|Found inferred clock SimpleVGA|clock_12MHz which controls 19 sequential elements including x[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 16:44:40 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":57:15:57:22|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":57:36:57:43|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.89ns		 111 /         0
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.13ns		 115 /         0
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.13ns		 115 /         0
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Warning: Found 22 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net x[7]
1) instance x_latch[7] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin x_latch[7]/I1
    instance   x_latch[7] (cell SB_LUT4)
    output pin x_latch[7]/O
    net        x[7]
@W: BN137 :|Found combinational loop during mapping at net x_3[7]
2) instance x_3[7] (view:work.SimpleVGA(main)), output net "x_3[7]" in work.SimpleVGA(main)
    net        x_3[7]
    input  pin x_latch[7]/I2
    instance   x_latch[7] (cell SB_LUT4)
    output pin x_latch[7]/O
    net        x[7]
    input  pin un1_x_cry_7_s/I1
    instance   un1_x_cry_7_s (cell SB_LUT4)
    output pin un1_x_cry_7_s/O
    net        N_187
    input  pin x_3[7]/I0
    instance   x_3[7] (cell SB_LUT4)
    output pin x_3[7]/O
    net        x_3[7]
@W: BN137 :|Found combinational loop during mapping at net x[0]
3) instance x_latch[0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin x_latch[0]/I0
    instance   x_latch[0] (cell SB_LUT4)
    output pin x_latch[0]/O
    net        x[0]
@W: BN137 :|Found combinational loop during mapping at net x[1]
4) instance x_latch[1] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin x_latch[1]/I0
    instance   x_latch[1] (cell SB_LUT4)
    output pin x_latch[1]/O
    net        x[1]
@W: BN137 :|Found combinational loop during mapping at net x[2]
5) instance x_latch[2] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin x_latch[2]/I1
    instance   x_latch[2] (cell SB_LUT4)
    output pin x_latch[2]/O
    net        x[2]
@W: BN137 :|Found combinational loop during mapping at net x[3]
6) instance x_latch[3] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin x_latch[3]/I1
    instance   x_latch[3] (cell SB_LUT4)
    output pin x_latch[3]/O
    net        x[3]
@W: BN137 :|Found combinational loop during mapping at net x[4]
7) instance x_latch[4] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin x_latch[4]/I1
    instance   x_latch[4] (cell SB_LUT4)
    output pin x_latch[4]/O
    net        x[4]
@W: BN137 :|Found combinational loop during mapping at net x[5]
8) instance x_latch[5] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin x_latch[5]/I1
    instance   x_latch[5] (cell SB_LUT4)
    output pin x_latch[5]/O
    net        x[5]
@W: BN137 :|Found combinational loop during mapping at net x[6]
9) instance x_latch[6] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin x_latch[6]/I1
    instance   x_latch[6] (cell SB_LUT4)
    output pin x_latch[6]/O
    net        x[6]
@W: BN137 :|Found combinational loop during mapping at net x[8]
10) instance x_latch[8] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin x_latch[8]/I1
    instance   x_latch[8] (cell SB_LUT4)
    output pin x_latch[8]/O
    net        x[8]
@W: BN137 :|Found combinational loop during mapping at net x[9]
11) instance x_latch[9] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin x_latch[9]/I1
    instance   x_latch[9] (cell SB_LUT4)
    output pin x_latch[9]/O
    net        x[9]
@W: BN137 :|Found combinational loop during mapping at net un3_clock_12mhz_6
12) instance un3_clock_12mhz_6 (view:work.SimpleVGA(main)), output net "un3_clock_12mhz_6" in work.SimpleVGA(main)
    net        un3_clock_12mhz_6
    input  pin x_3[9]/I2
    instance   x_3[9] (cell SB_LUT4)
    output pin x_3[9]/O
    net        x_3[9]
    input  pin x_latch[9]/I2
    instance   x_latch[9] (cell SB_LUT4)
    output pin x_latch[9]/O
    net        x[9]
    input  pin un3_clock_12mhz_6/I3
    instance   un3_clock_12mhz_6 (cell SB_LUT4)
    output pin un3_clock_12mhz_6/O
    net        un3_clock_12mhz_6
@W: BN137 :|Found combinational loop during mapping at net y[0]
13) instance y_latch[0] (view:work.SimpleVGA(main)), output net "y[0]" in work.SimpleVGA(main)
    net        y[0]
    input  pin y_latch[0]/I0
    instance   y_latch[0] (cell SB_LUT4)
    output pin y_latch[0]/O
    net        y[0]
@W: BN137 :|Found combinational loop during mapping at net y[1]
14) instance y_latch[1] (view:work.SimpleVGA(main)), output net "y[1]" in work.SimpleVGA(main)
    net        y[1]
    input  pin y_latch[1]/I1
    instance   y_latch[1] (cell SB_LUT4)
    output pin y_latch[1]/O
    net        y[1]
@W: BN137 :|Found combinational loop during mapping at net y[2]
15) instance y_latch[2] (view:work.SimpleVGA(main)), output net "y[2]" in work.SimpleVGA(main)
    net        y[2]
    input  pin y_latch[2]/I2
    instance   y_latch[2] (cell SB_LUT4)
    output pin y_latch[2]/O
    net        y[2]
@W: BN137 :|Found combinational loop during mapping at net y[3]
16) instance y_latch[3] (view:work.SimpleVGA(main)), output net "y[3]" in work.SimpleVGA(main)
    net        y[3]
    input  pin y_latch[3]/I2
    instance   y_latch[3] (cell SB_LUT4)
    output pin y_latch[3]/O
    net        y[3]
@W: BN137 :|Found combinational loop during mapping at net y[4]
17) instance y_latch[4] (view:work.SimpleVGA(main)), output net "y[4]" in work.SimpleVGA(main)
    net        y[4]
    input  pin y_latch[4]/I2
    instance   y_latch[4] (cell SB_LUT4)
    output pin y_latch[4]/O
    net        y[4]
@W: BN137 :|Found combinational loop during mapping at net y[5]
18) instance y_latch[5] (view:work.SimpleVGA(main)), output net "y[5]" in work.SimpleVGA(main)
    net        y[5]
    input  pin y_latch[5]/I2
    instance   y_latch[5] (cell SB_LUT4)
    output pin y_latch[5]/O
    net        y[5]
@W: BN137 :|Found combinational loop during mapping at net y_3[5]
19) instance g0_4_ns (view:work.SimpleVGA(main)), output net "y_3[5]" in work.SimpleVGA(main)
    net        y_3[5]
    input  pin y_latch[5]/I3
    instance   y_latch[5] (cell SB_LUT4)
    output pin y_latch[5]/O
    net        y[5]
    input  pin g0_4_ns/I1
    instance   g0_4_ns (cell SB_LUT4)
    output pin g0_4_ns/O
    net        y_3[5]
@W: BN137 :|Found combinational loop during mapping at net y[7]
20) instance y_latch[7] (view:work.SimpleVGA(main)), output net "y[7]" in work.SimpleVGA(main)
    net        y[7]
    input  pin y_latch[7]/I2
    instance   y_latch[7] (cell SB_LUT4)
    output pin y_latch[7]/O
    net        y[7]
@W: BN137 :|Found combinational loop during mapping at net y[6]
21) instance y_latch[6] (view:work.SimpleVGA(main)), output net "y[6]" in work.SimpleVGA(main)
    net        y[6]
    input  pin y_latch[6]/I2
    instance   y_latch[6] (cell SB_LUT4)
    output pin y_latch[6]/O
    net        y[6]
@W: BN137 :|Found combinational loop during mapping at net y[8]
22) instance y_latch[8] (view:work.SimpleVGA(main)), output net "y[8]" in work.SimpleVGA(main)
    net        y[8]
    input  pin y_latch[8]/I2
    instance   y_latch[8] (cell SB_LUT4)
    output pin y_latch[8]/O
    net        y[8]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Warning: Found 22 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net x[7]
1) instance clock_12MHz_ibuf_RNI2065_6 (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin clock_12MHz_ibuf_RNI2065_6/I1
    instance   clock_12MHz_ibuf_RNI2065_6 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_6/O
    net        x[7]
@W: BN137 :|Found combinational loop during mapping at net x_3[7]
2) instance un1_x_cry_6_c_RNIFFC6_0 (view:work.SimpleVGA(main)), output net "x_3[7]" in work.SimpleVGA(main)
    net        x_3[7]
    input  pin clock_12MHz_ibuf_RNI2065_6/I2
    instance   clock_12MHz_ibuf_RNI2065_6 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_6/O
    net        x[7]
    input  pin un1_x_cry_6_c_RNIFFC6/I1
    instance   un1_x_cry_6_c_RNIFFC6 (cell SB_LUT4)
    output pin un1_x_cry_6_c_RNIFFC6/O
    net        un1_x_cry_6_c_RNIFFC6
    input  pin un1_x_cry_6_c_RNIFFC6_0/I0
    instance   un1_x_cry_6_c_RNIFFC6_0 (cell SB_LUT4)
    output pin un1_x_cry_6_c_RNIFFC6_0/O
    net        x_3[7]
@W: BN137 :|Found combinational loop during mapping at net x[0]
3) instance clock_12MHz_ibuf_RNI2065_10 (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin clock_12MHz_ibuf_RNI2065_10/I0
    instance   clock_12MHz_ibuf_RNI2065_10 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_10/O
    net        x[0]
@W: BN137 :|Found combinational loop during mapping at net x[1]
4) instance clock_12MHz_ibuf_RNI2065_8 (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin clock_12MHz_ibuf_RNI2065_8/I0
    instance   clock_12MHz_ibuf_RNI2065_8 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_8/O
    net        x[1]
@W: BN137 :|Found combinational loop during mapping at net x[2]
5) instance un1_x_cry_1_c_RNIC5DB (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un1_x_cry_1_c_RNIC5DB/I1
    instance   un1_x_cry_1_c_RNIC5DB (cell SB_LUT4)
    output pin un1_x_cry_1_c_RNIC5DB/O
    net        x[2]
@W: BN137 :|Found combinational loop during mapping at net x[3]
6) instance un1_x_cry_2_c_RNID7EB (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un1_x_cry_2_c_RNID7EB/I1
    instance   un1_x_cry_2_c_RNID7EB (cell SB_LUT4)
    output pin un1_x_cry_2_c_RNID7EB/O
    net        x[3]
@W: BN137 :|Found combinational loop during mapping at net x[4]
7) instance un1_x_cry_3_c_RNIE9FB (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un1_x_cry_3_c_RNIE9FB/I1
    instance   un1_x_cry_3_c_RNIE9FB (cell SB_LUT4)
    output pin un1_x_cry_3_c_RNIE9FB/O
    net        x[4]
@W: BN137 :|Found combinational loop during mapping at net x[5]
8) instance un1_x_cry_4_c_RNIFBGB (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un1_x_cry_4_c_RNIFBGB/I1
    instance   un1_x_cry_4_c_RNIFBGB (cell SB_LUT4)
    output pin un1_x_cry_4_c_RNIFBGB/O
    net        x[5]
@W: BN137 :|Found combinational loop during mapping at net x[6]
9) instance un1_x_cry_5_c_RNIGDHB (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un1_x_cry_5_c_RNIGDHB/I1
    instance   un1_x_cry_5_c_RNIGDHB (cell SB_LUT4)
    output pin un1_x_cry_5_c_RNIGDHB/O
    net        x[6]
@W: BN137 :|Found combinational loop during mapping at net x[8]
10) instance un1_x_cry_7_c_RNIIHJB (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un1_x_cry_7_c_RNIIHJB/I1
    instance   un1_x_cry_7_c_RNIIHJB (cell SB_LUT4)
    output pin un1_x_cry_7_c_RNIIHJB/O
    net        x[8]
@W: BN137 :|Found combinational loop during mapping at net x[9]
11) instance clock_12MHz_ibuf_RNIJJKB (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin clock_12MHz_ibuf_RNIJJKB/I1
    instance   clock_12MHz_ibuf_RNIJJKB (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIJJKB/O
    net        x[9]
@W: BN137 :|Found combinational loop during mapping at net un3_clock_12mhz_6
12) instance clock_12MHz_ibuf_RNI_1 (view:work.SimpleVGA(main)), output net "un3_clock_12mhz_6" in work.SimpleVGA(main)
    net        un3_clock_12mhz_6
    input  pin un1_x_cry_8_c_RNIHJE6_0/I2
    instance   un1_x_cry_8_c_RNIHJE6_0 (cell SB_LUT4)
    output pin un1_x_cry_8_c_RNIHJE6_0/O
    net        x_3[9]
    input  pin clock_12MHz_ibuf_RNIJJKB/I2
    instance   clock_12MHz_ibuf_RNIJJKB (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNIJJKB/O
    net        x[9]
    input  pin clock_12MHz_ibuf_RNI_1/I3
    instance   clock_12MHz_ibuf_RNI_1 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_1/O
    net        un3_clock_12mhz_6
@W: BN137 :|Found combinational loop during mapping at net y[0]
13) instance clock_12MHz_ibuf_RNI2065_9 (view:work.SimpleVGA(main)), output net "y[0]" in work.SimpleVGA(main)
    net        y[0]
    input  pin clock_12MHz_ibuf_RNI2065_9/I0
    instance   clock_12MHz_ibuf_RNI2065_9 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_9/O
    net        y[0]
@W: BN137 :|Found combinational loop during mapping at net y[1]
14) instance clock_12MHz_ibuf_RNI2065_7 (view:work.SimpleVGA(main)), output net "y[1]" in work.SimpleVGA(main)
    net        y[1]
    input  pin clock_12MHz_ibuf_RNI2065_7/I1
    instance   clock_12MHz_ibuf_RNI2065_7 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_7/O
    net        y[1]
@W: BN137 :|Found combinational loop during mapping at net y[2]
15) instance clock_12MHz_ibuf_RNI2065_0 (view:work.SimpleVGA(main)), output net "y[2]" in work.SimpleVGA(main)
    net        y[2]
    input  pin clock_12MHz_ibuf_RNI2065_0/I2
    instance   clock_12MHz_ibuf_RNI2065_0 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_0/O
    net        y[2]
@W: BN137 :|Found combinational loop during mapping at net y[3]
16) instance clock_12MHz_ibuf_RNI2065_1 (view:work.SimpleVGA(main)), output net "y[3]" in work.SimpleVGA(main)
    net        y[3]
    input  pin clock_12MHz_ibuf_RNI2065_1/I2
    instance   clock_12MHz_ibuf_RNI2065_1 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_1/O
    net        y[3]
@W: BN137 :|Found combinational loop during mapping at net y[4]
17) instance clock_12MHz_ibuf_RNI2065_2 (view:work.SimpleVGA(main)), output net "y[4]" in work.SimpleVGA(main)
    net        y[4]
    input  pin clock_12MHz_ibuf_RNI2065_2/I2
    instance   clock_12MHz_ibuf_RNI2065_2 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_2/O
    net        y[4]
@W: BN137 :|Found combinational loop during mapping at net y[5]
18) instance clock_12MHz_ibuf_RNI2065 (view:work.SimpleVGA(main)), output net "y[5]" in work.SimpleVGA(main)
    net        y[5]
    input  pin clock_12MHz_ibuf_RNI2065/I2
    instance   clock_12MHz_ibuf_RNI2065 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065/O
    net        y[5]
@W: BN137 :|Found combinational loop during mapping at net y_3[5]
19) instance clock_12MHz_ibuf_RNI_3 (view:work.SimpleVGA(main)), output net "y_3[5]" in work.SimpleVGA(main)
    net        y_3[5]
    input  pin clock_12MHz_ibuf_RNI2065/I3
    instance   clock_12MHz_ibuf_RNI2065 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065/O
    net        y[5]
    input  pin clock_12MHz_ibuf_RNI_3/I1
    instance   clock_12MHz_ibuf_RNI_3 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI_3/O
    net        y_3[5]
@W: BN137 :|Found combinational loop during mapping at net y[7]
20) instance clock_12MHz_ibuf_RNI2065_5 (view:work.SimpleVGA(main)), output net "y[7]" in work.SimpleVGA(main)
    net        y[7]
    input  pin clock_12MHz_ibuf_RNI2065_5/I2
    instance   clock_12MHz_ibuf_RNI2065_5 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_5/O
    net        y[7]
@W: BN137 :|Found combinational loop during mapping at net y[6]
21) instance clock_12MHz_ibuf_RNI2065_3 (view:work.SimpleVGA(main)), output net "y[6]" in work.SimpleVGA(main)
    net        y[6]
    input  pin clock_12MHz_ibuf_RNI2065_3/I2
    instance   clock_12MHz_ibuf_RNI2065_3 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_3/O
    net        y[6]
@W: BN137 :|Found combinational loop during mapping at net y[8]
22) instance clock_12MHz_ibuf_RNI2065_4 (view:work.SimpleVGA(main)), output net "y[8]" in work.SimpleVGA(main)
    net        y[8]
    input  pin clock_12MHz_ibuf_RNI2065_4/I2
    instance   clock_12MHz_ibuf_RNI2065_4 (cell SB_LUT4)
    output pin clock_12MHz_ibuf_RNI2065_4/O
    net        y[8]
End of loops
@W: MT420 |Found inferred clock SimpleVGA|clock_12MHz with period 6.76ns. Please declare a user-defined clock on object "p:clock_12MHz"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 27 16:44:45 2015
#


Top view:               SimpleVGA
Requested Frequency:    148.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA

                          Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock            Frequency     Frequency     Period        Period        Slack     Type         Group                
------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|clock_12MHz     148.0 MHz     NA            6.759         NA            NA        inferred     Autoconstr_clkgroup_0
==============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        65 uses
SB_LUT4         125 uses

I/O ports: 4
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 125 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 125 = 125 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed May 27 16:44:45 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
SimpleVGA_iCEstick_Implmnt: newer file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf detected. Need to run "Import P&R Input Files"


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	125
    Number of DFFs      	:	0
    Number of Carrys    	:	65
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clock_12MHz_ibuf_RNI2065_LC_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_4_LC_30", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_8_LC_34", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "pixel_obuf_RNO_LC_36", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "pixel_obuf_RNO_8_LC_45", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "pixel_obuf_RNO_9_LC_46", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "un1_y_if_generate_plus.mult1_un33_sum_cry_2_c_RNI4NSF_LC_64", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "un1_y_if_generate_plus.mult1_un40_sum_cry_3_c_RNI7P1M_LC_68", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "un1_y_if_generate_plus.mult1_un47_sum_cry_4_c_RNIVM0L1_LC_76", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "un1_y_if_generate_plus.mult1_un54_sum_cry_5_c_RNIUT2S9_LC_85", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "un1_y_if_generate_plus.mult1_un61_sum_cry_6_c_RNI7CA1A_LC_92", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_1/in2" to pin "clock_12MHz_ibuf_RNI2065_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_5_LC_8/in2" to pin "clock_12MHz_ibuf_RNI2065_5_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_1/in3" to pin "clock_12MHz_ibuf_RNI2065_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_4_LC_30/in3" to pin "clock_12MHz_ibuf_RNI_4_LC_30/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_7/in2" to pin "clock_12MHz_ibuf_RNI2065_4_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_10_LC_16/in3" to pin "clock_12MHz_ibuf_RNI_10_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_3_LC_6/in2" to pin "clock_12MHz_ibuf_RNI2065_3_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_10_LC_16/in2" to pin "clock_12MHz_ibuf_RNI_10_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_12_LC_18/in3" to pin "clock_12MHz_ibuf_RNI_12_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_34/in0" to pin "clock_12MHz_ibuf_RNI_8_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_7_LC_33/in1" to pin "clock_12MHz_ibuf_RNI_7_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_34/in3" to pin "clock_12MHz_ibuf_RNI_8_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_2/in2" to pin "clock_12MHz_ibuf_RNI2065_0_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_3/in2" to pin "clock_12MHz_ibuf_RNI2065_1_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_18_LC_24/in3" to pin "clock_12MHz_ibuf_RNI_18_LC_24/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_2_LC_5/in2" to pin "clock_12MHz_ibuf_RNI2065_2_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_16_LC_22/in3" to pin "clock_12MHz_ibuf_RNI_16_LC_22/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_2/in3" to pin "clock_12MHz_ibuf_RNI2065_0_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_7_LC_10/in1" to pin "clock_12MHz_ibuf_RNI2065_7_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_9_LC_12/in0" to pin "clock_12MHz_ibuf_RNI2065_9_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_6_LC_9/in1" to pin "clock_12MHz_ibuf_RNI2065_6_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_6_c_RNIFFC6_0_LC_57/in2" to pin "un1_x_cry_6_c_RNIFFC6_0_LC_57/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIJJKB_LC_13/in1" to pin "clock_12MHz_ibuf_RNIJJKB_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_1_LC_15/in3" to pin "clock_12MHz_ibuf_RNI_1_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_8_c_RNIHJE6_0_LC_61/in0" to pin "un1_x_cry_8_c_RNIHJE6_0_LC_61/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_6_c_RNIFFC6_0_LC_57/in0" to pin "un1_x_cry_6_c_RNIFFC6_0_LC_57/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_7_c_RNIIHJB_LC_59/in1" to pin "un1_x_cry_7_c_RNIIHJB_LC_59/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_10_LC_4/in0" to pin "clock_12MHz_ibuf_RNI2065_10_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_8_LC_11/in0" to pin "clock_12MHz_ibuf_RNI2065_8_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_1_c_RNIC5DB_LC_47/in1" to pin "un1_x_cry_1_c_RNIC5DB_LC_47/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_2_c_RNID7EB_LC_48/in1" to pin "un1_x_cry_2_c_RNID7EB_LC_48/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_3_c_RNIE9FB_LC_49/in1" to pin "un1_x_cry_3_c_RNIE9FB_LC_49/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_4_c_RNIFBGB_LC_51/in1" to pin "un1_x_cry_4_c_RNIFBGB_LC_51/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_5_c_RNIGDHB_LC_55/in1" to pin "un1_x_cry_5_c_RNIGDHB_LC_55/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	133
    Number of DFFs      	:	0
    Number of Carrys    	:	65

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	13
        LUT with CARRY   	:	52
    LogicCells                  :	146/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.4 (sec)

Final Design Statistics
    Number of LUTs      	:	133
    Number of DFFs      	:	0
    Number of Carrys    	:	65
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	146/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 6.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 204
used logic cells: 146
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 204
used logic cells: 146
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "pixel_obuf_RNO_2_LC_5_3_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "un2_x_if_generate_plus_mult1_un75_sum_cry_7_c_RNITHRAD_LC_5_2_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "un2_x_if_generate_plus_mult1_un54_sum_cry_7_c_RNIP46R1_LC_5_1_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "un2_x_if_generate_plus_mult1_un54_sum_cry_6_c_RNI8PR43_LC_5_1_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clock_12MHz_ibuf_RNI2065_6_LC_4_4_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "pixel_obuf_RNO_LC_4_3_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "un2_x_if_generate_plus_mult1_un68_sum_cry_6_c_RNIE2AAD_LC_4_2_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "un2_x_if_generate_plus_mult1_un61_sum_cry_7_c_RNIIBLC3_LC_4_1_4", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_6_LC_4_4_6/in1" to pin "clock_12MHz_ibuf_RNI2065_6_LC_4_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIJJKB_LC_4_4_0/in1" to pin "clock_12MHz_ibuf_RNIJJKB_LC_4_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_1_LC_4_3_7/in3" to pin "clock_12MHz_ibuf_RNI_1_LC_4_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_8_c_RNIHJE6_0_LC_4_4_7/in0" to pin "un1_x_cry_8_c_RNIHJE6_0_LC_4_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_6_LC_4_4_6/in2" to pin "clock_12MHz_ibuf_RNI2065_6_LC_4_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_5_LC_2_4_7/in2" to pin "clock_12MHz_ibuf_RNI2065_5_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_3_LC_2_4_6/in2" to pin "clock_12MHz_ibuf_RNI2065_3_LC_2_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_12_LC_2_4_5/in3" to pin "clock_12MHz_ibuf_RNI_12_LC_2_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/in1" to pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_5_LC_2_4_7/in3" to pin "clock_12MHz_ibuf_RNI2065_5_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/in0" to pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_2_4_3/in2" to pin "clock_12MHz_ibuf_RNI2065_LC_2_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/in3" to pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_2_4_2/in2" to pin "clock_12MHz_ibuf_RNI2065_4_LC_2_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_1_4_4/in3" to pin "clock_12MHz_ibuf_RNI_8_LC_1_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_9_LC_1_4_1/in3" to pin "clock_12MHz_ibuf_RNI_9_LC_1_4_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/in1" to pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_9_LC_1_4_1/in1" to pin "clock_12MHz_ibuf_RNI_9_LC_1_4_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_2_LC_1_2_7/in2" to pin "clock_12MHz_ibuf_RNI2065_2_LC_1_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_16_LC_1_2_6/in3" to pin "clock_12MHz_ibuf_RNI_16_LC_1_2_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/in2" to pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/in3" to pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_9_LC_1_2_5/in0" to pin "clock_12MHz_ibuf_RNI2065_9_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_1_2_2/in2" to pin "clock_12MHz_ibuf_RNI2065_0_LC_1_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_19_LC_1_2_1/in2" to pin "clock_12MHz_ibuf_RNI_19_LC_1_2_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_7_LC_1_2_0/in1" to pin "clock_12MHz_ibuf_RNI2065_7_LC_1_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_7_c_RNIIHJB_LC_2_3_7/in1" to pin "un1_x_cry_7_c_RNIIHJB_LC_2_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_10_LC_4_4_4/in0" to pin "clock_12MHz_ibuf_RNI2065_10_LC_4_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_8_LC_4_3_2/in0" to pin "clock_12MHz_ibuf_RNI2065_8_LC_4_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_5_c_RNIGDHB_LC_2_3_5/in1" to pin "un1_x_cry_5_c_RNIGDHB_LC_2_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_4_c_RNIFBGB_LC_2_3_4/in1" to pin "un1_x_cry_4_c_RNIFBGB_LC_2_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_3_c_RNIE9FB_LC_2_3_3/in1" to pin "un1_x_cry_3_c_RNIE9FB_LC_2_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_2_c_RNID7EB_LC_2_3_2/in1" to pin "un1_x_cry_2_c_RNID7EB_LC_2_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_1_c_RNIC5DB_LC_2_3_1/in1" to pin "un1_x_cry_1_c_RNIC5DB_LC_2_3_1/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 201 
I1212: Iteration  1 :    92 unrouted : 0 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "pixel_obuf_RNO_LC_4_3_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "un1_y_if_generate_plus_mult1_un47_sum_cry_3_c_RNIPR151_LC_2_6_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "un1_y_if_generate_plus_mult1_un54_sum_cry_4_c_RNIJM494_LC_2_5_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "ltout" of instance "clock_12MHz_ibuf_RNI_7_LC_2_4_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "un1_y_if_generate_plus_mult1_un54_sum_cry_4_c_RNIN03C9_LC_2_2_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "un1_y_if_generate_plus_mult1_un61_sum_cry_5_c_RNIPFORN_LC_2_2_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "un1_y_if_generate_plus_mult1_un68_sum_cry_6_c_RNI9IG3O_LC_2_1_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "un1_y_if_generate_plus_mult1_un40_sum_cry_2_c_RNI2046_LC_1_6_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_4_LC_1_4_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_8_LC_1_4_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "clock_12MHz_ibuf_RNI_3_LC_1_4_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "pixel_obuf_RNO_4_LC_1_1_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_12MHz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "pixel_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/in0" to pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_3_LC_2_4_6/in1" to pin "clock_12MHz_ibuf_RNI2065_3_LC_2_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_12_LC_2_4_5/in0" to pin "clock_12MHz_ibuf_RNI_12_LC_2_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/in3" to pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_4_LC_2_4_2/in1" to pin "clock_12MHz_ibuf_RNI2065_4_LC_2_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/in1" to pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_1_4_4/in0" to pin "clock_12MHz_ibuf_RNI_8_LC_1_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/in2" to pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_5_LC_2_4_7/in1" to pin "clock_12MHz_ibuf_RNI2065_5_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/in0" to pin "clock_12MHz_ibuf_RNI_7_LC_2_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/in1" to pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_4_LC_1_4_6/in1" to pin "clock_12MHz_ibuf_RNI_4_LC_1_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_8_LC_1_4_4/in2" to pin "clock_12MHz_ibuf_RNI_8_LC_1_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_LC_2_4_3/in0" to pin "clock_12MHz_ibuf_RNI2065_LC_2_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/in3" to pin "clock_12MHz_ibuf_RNI_3_LC_1_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/in2" to pin "clock_12MHz_ibuf_RNI2065_1_LC_1_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_2_LC_1_2_7/in3" to pin "clock_12MHz_ibuf_RNI2065_2_LC_1_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_16_LC_1_2_6/in0" to pin "clock_12MHz_ibuf_RNI_16_LC_1_2_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_1_2_2/in1" to pin "clock_12MHz_ibuf_RNI2065_0_LC_1_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_0_LC_1_2_2/in2" to pin "clock_12MHz_ibuf_RNI2065_0_LC_1_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_7_LC_1_2_0/in1" to pin "clock_12MHz_ibuf_RNI2065_7_LC_1_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_9_LC_1_2_5/in3" to pin "clock_12MHz_ibuf_RNI2065_9_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNIJJKB_LC_4_4_0/in1" to pin "clock_12MHz_ibuf_RNIJJKB_LC_4_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_6_LC_4_4_6/in3" to pin "clock_12MHz_ibuf_RNI2065_6_LC_4_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI_1_LC_4_3_7/in2" to pin "clock_12MHz_ibuf_RNI_1_LC_4_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_6_c_RNIFFC6_LC_2_3_6/in1" to pin "un1_x_cry_6_c_RNIFFC6_LC_2_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_6_c_RNIFFC6_0_LC_4_4_5/in3" to pin "un1_x_cry_6_c_RNIFFC6_0_LC_4_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_8_c_RNIHJE6_0_LC_4_4_7/in0" to pin "un1_x_cry_8_c_RNIHJE6_0_LC_4_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_8_c_RNIHJE6_LC_2_4_0/in1" to pin "un1_x_cry_8_c_RNIHJE6_LC_2_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_7_c_RNIIHJB_LC_2_3_7/in1" to pin "un1_x_cry_7_c_RNIIHJB_LC_2_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_5_c_RNIGDHB_LC_2_3_5/in1" to pin "un1_x_cry_5_c_RNIGDHB_LC_2_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_4_c_RNIFBGB_LC_2_3_4/in1" to pin "un1_x_cry_4_c_RNIFBGB_LC_2_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_3_c_RNIE9FB_LC_2_3_3/in1" to pin "un1_x_cry_3_c_RNIE9FB_LC_2_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_2_c_RNID7EB_LC_2_3_2/in1" to pin "un1_x_cry_2_c_RNID7EB_LC_2_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un1_x_cry_1_c_RNIC5DB_LC_2_3_1/in1" to pin "un1_x_cry_1_c_RNIC5DB_LC_2_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_10_LC_4_4_4/in3" to pin "clock_12MHz_ibuf_RNI2065_10_LC_4_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "clock_12MHz_ibuf_RNI2065_8_LC_4_3_2/in1" to pin "clock_12MHz_ibuf_RNI2065_8_LC_4_3_2/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD255 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":57:68:57:68|No identifier "rightporch" in scope
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":82:16:82:16|Expecting architecture identifier
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:22:12 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:22:12 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CS187 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":71:14:71:15|Expecting <=
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":82:16:82:16|Expecting architecture identifier
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:22:40 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:22:40 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":42:12:42:22|Signal clock_12mhz in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":42:4:42:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":52:12:52:12|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":45:12:45:12|Referenced variable x is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":52:8:52:9|Latch generated from process for signal pixel; possible missing assignment in an if or case statement.
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":38:42:38:42|Latch generated from process for signal y(9 downto 0); possible missing assignment in an if or case statement.
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[0]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[1]
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:12:70:19|Found combinational loop at un11_x
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[2]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[3]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[4]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[5]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[6]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[7]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[8]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":70:8:70:9|Found combinational loop at x[9]
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:8:7:18|Input clock_12MHz is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:23:06 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:23:07 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:23:07 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:23:08 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:12:70:19|Found combinational loop during mapping at net un11_x
1) instance un11_x (view:work.SimpleVGA(main)), output net "un11_x" in work.SimpleVGA(main)
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":70:12:70:19|Net un11_x appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":52:12:52:28|Net un1_y appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start      Requested     Requested     Clock      Clock          
Clock      Frequency     Period        Type       Group          
-----------------------------------------------------------------
System     260.7 MHz     3.835         system     system_clkgroup
=================================================================

@W: MT531 :"u:\simplevga_icestick\simplevga.vhdl":52:8:52:9|Found signal identified as System clock which controls 11 sequential elements including pixel.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:23:10 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:12:70:19|Found combinational loop during mapping at net N_12
1) instance un11_x (view:work.SimpleVGA(main)), output net "N_12" in work.SimpleVGA(main)
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":70:8:70:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":70:12:70:19|Net N_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":52:12:52:28|Net un1_y appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":58:44:58:51|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":58:23:58:30|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.56ns		 127 /         0
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.56ns		 132 /         0
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.56ns		 132 /         0
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 79MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 80MB)

Warning: Found 24 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_3_c_RNI2R0D
1) instance un16_x_cry_3_c_RNI2R0D (view:work.SimpleVGA(main)), output net "un16_x_cry_3_c_RNI2R0D" in work.SimpleVGA(main)
    net        un16_x_cry_3_c_RNI2R0D
    input  pin un16_x_cry_5_c_RNI907Q/I0
    instance   un16_x_cry_5_c_RNI907Q (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI907Q/O
    net        N_61_iso_i
    input  pin un16_x_cry_3_c_RNI_0/I0
    instance   un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin un16_x_cry_3_c_RNI_0/O
    net        un16_x_axb_4
    input  pin un16_x_cry_3_c_RNI2R0D/I1
    instance   un16_x_cry_3_c_RNI2R0D (cell SB_LUT4)
    output pin un16_x_cry_3_c_RNI2R0D/O
    net        un16_x_cry_3_c_RNI2R0D
@W: BN137 :|Found combinational loop during mapping at net N_61_iso_i
2) instance un16_x_cry_5_c_RNI907Q (view:work.SimpleVGA(main)), output net "N_61_iso_i" in work.SimpleVGA(main)
    net        N_61_iso_i
    input  pin un16_x_cry_5_c_RNI907Q/I1
    instance   un16_x_cry_5_c_RNI907Q (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI907Q/O
    net        N_61_iso_i
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_1_c_RNI0NUC
3) instance un16_x_cry_1_c_RNI0NUC (view:work.SimpleVGA(main)), output net "un16_x_cry_1_c_RNI0NUC" in work.SimpleVGA(main)
    net        un16_x_cry_1_c_RNI0NUC
    input  pin un16_x_cry_1_c_RNI_0/I0
    instance   un16_x_cry_1_c_RNI_0 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI_0/O
    net        un16_x_axb_2
    input  pin un16_x_cry_1_c_RNI0NUC/I1
    instance   un16_x_cry_1_c_RNI0NUC (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC/O
    net        un16_x_cry_1_c_RNI0NUC
@W: BN137 :|Found combinational loop during mapping at net x[0]
4) instance un16_x_cry_5_c_RNI_1 (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x_cry_5_c_RNI_1/I1
    instance   un16_x_cry_5_c_RNI_1 (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI_1/O
    net        x[0]
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_1
5) instance un16_x_cry_5_c_RNI (view:work.SimpleVGA(main)), output net "un16_x_axb_1" in work.SimpleVGA(main)
    net        un16_x_axb_1
    input  pin un16_x_cry_5_c_RNI_4/I1
    instance   un16_x_cry_5_c_RNI_4 (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI_4/O
    net        un16_x_cry_5_c_RNI_4
    input  pin un16_x_cry_5_c_RNI/I0
    instance   un16_x_cry_5_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI/O
    net        un16_x_axb_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_2_c_RNI1PVC
6) instance un16_x_cry_2_c_RNI1PVC (view:work.SimpleVGA(main)), output net "un16_x_cry_2_c_RNI1PVC" in work.SimpleVGA(main)
    net        un16_x_cry_2_c_RNI1PVC
    input  pin un16_x_cry_2_c_RNI_0/I1
    instance   un16_x_cry_2_c_RNI_0 (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI_0/O
    net        un16_x_axb_3
    input  pin un16_x_cry_2_c_RNI1PVC/I1
    instance   un16_x_cry_2_c_RNI1PVC (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC/O
    net        un16_x_cry_2_c_RNI1PVC
@W: BN137 :|Found combinational loop during mapping at net x[8]
7) instance un16_x_cry_7_0_c_RNILCU8 (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x_cry_7_0_c_RNILCU8/I1
    instance   un16_x_cry_7_0_c_RNILCU8 (cell SB_LUT4)
    output pin un16_x_cry_7_0_c_RNILCU8/O
    net        x[8]
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_4
8) instance un16_x_cry_3_c_RNI_0 (view:work.SimpleVGA(main)), output net "un16_x_axb_4" in work.SimpleVGA(main)
    net        un16_x_axb_4
    input  pin un16_x_cry_4_c/I0
    instance   un16_x_cry_4_c (cell SB_CARRY)
    output pin un16_x_cry_4_c/CO
    net        un16_x_cry_4
    input  pin un16_x_cry_5_c/CI
    instance   un16_x_cry_5_c (cell SB_CARRY)
    output pin un16_x_cry_5_c/CO
    net        un16_x_cry_5
    input  pin un16_x_cry_6_c/CI
    instance   un16_x_cry_6_c (cell SB_CARRY)
    output pin un16_x_cry_6_c/CO
    net        un16_x_cry_6
    input  pin un16_x_cry_7_0_c/CI
    instance   un16_x_cry_7_0_c (cell SB_CARRY)
    output pin un16_x_cry_7_0_c/CO
    net        un16_x_cry_7
    input  pin un16_x_cry_7_0_c_RNILCU8/I3
    instance   un16_x_cry_7_0_c_RNILCU8 (cell SB_LUT4)
    output pin un16_x_cry_7_0_c_RNILCU8/O
    net        x[8]
    input  pin un16_x_cry_7_0_c_RNI/I0
    instance   un16_x_cry_7_0_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_7_0_c_RNI/O
    net        un16_x_cry_7_0_c_RNI
    input  pin un16_x_cry_6_c_RNI514D_4/I1
    instance   un16_x_cry_6_c_RNI514D_4 (cell SB_LUT4)
    output pin un16_x_cry_6_c_RNI514D_4/O
    net        N_61_4
    input  pin un16_x_cry_5_c_RNI907Q/I2
    instance   un16_x_cry_5_c_RNI907Q (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI907Q/O
    net        N_61_iso_i
    input  pin un16_x_cry_3_c_RNI_0/I0
    instance   un16_x_cry_3_c_RNI_0 (cell SB_LUT4)
    output pin un16_x_cry_3_c_RNI_0/O
    net        un16_x_axb_4
@W: BN137 :|Found combinational loop during mapping at net x[5]
9) instance un16_x_cry_4_c_RNI3T1D (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x_cry_4_c_RNI3T1D/I1
    instance   un16_x_cry_4_c_RNI3T1D (cell SB_LUT4)
    output pin un16_x_cry_4_c_RNI3T1D/O
    net        x[5]
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_6
10) instance un16_x_cry_5_c_RNI4V2D_1 (view:work.SimpleVGA(main)), output net "un16_x_axb_6" in work.SimpleVGA(main)
    net        un16_x_axb_6
    input  pin un16_x_cry_5_c_RNI4V2D/I1
    instance   un16_x_cry_5_c_RNI4V2D (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI4V2D/O
    net        un16_x_cry_5_c_RNI4V2D
    input  pin un16_x_cry_5_c_RNI4V2D_1/I1
    instance   un16_x_cry_5_c_RNI4V2D_1 (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI4V2D_1/O
    net        un16_x_axb_6
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_6_c_RNI514D_2
11) instance un16_x_cry_6_c_RNI514D_1 (view:work.SimpleVGA(main)), output net "un16_x_cry_6_c_RNI514D_2" in work.SimpleVGA(main)
    net        un16_x_cry_6_c_RNI514D_2
    input  pin un16_x_cry_6_c_RNI514D/I2
    instance   un16_x_cry_6_c_RNI514D (cell SB_LUT4)
    output pin un16_x_cry_6_c_RNI514D/O
    net        un16_x_cry_6_c_RNI514D
    input  pin un16_x_cry_6_c_RNI514D_1/I1
    instance   un16_x_cry_6_c_RNI514D_1 (cell SB_LUT4)
    output pin un16_x_cry_6_c_RNI514D_1/O
    net        un16_x_cry_6_c_RNI514D_2
@W: BN137 :|Found combinational loop during mapping at net x[9]
12) instance un16_x_cry_8_c_RNI756D (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x_cry_8_c_RNI756D/I0
    instance   un16_x_cry_8_c_RNI756D (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI756D/O
    net        x[9]
@W: BN137 :|Found combinational loop during mapping at net y[2]
13) instance un4_y_cry_1_c_RNINBI51 (view:work.SimpleVGA(main)), output net "y[2]" in work.SimpleVGA(main)
    net        y[2]
    input  pin un4_y_cry_1_c_RNINBI51/I1
    instance   un4_y_cry_1_c_RNINBI51 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNINBI51/O
    net        y[2]
@W: BN137 :|Found combinational loop during mapping at net y[0]
14) instance un16_x_cry_5_c_RNI907Q_2 (view:work.SimpleVGA(main)), output net "y[0]" in work.SimpleVGA(main)
    net        y[0]
    input  pin un16_x_cry_5_c_RNI907Q_2/I0
    instance   un16_x_cry_5_c_RNI907Q_2 (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI907Q_2/O
    net        y[0]
@W: BN137 :|Found combinational loop during mapping at net y[1]
15) instance un16_x_cry_5_c_RNI907Q_3 (view:work.SimpleVGA(main)), output net "y[1]" in work.SimpleVGA(main)
    net        y[1]
    input  pin un16_x_cry_5_c_RNI907Q_3/I0
    instance   un16_x_cry_5_c_RNI907Q_3 (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI907Q_3/O
    net        y[1]
@W: BN137 :|Found combinational loop during mapping at net un4_y_cry_2_c_RNI_1
16) instance un4_y_cry_2_c_RNI_0 (view:work.SimpleVGA(main)), output net "un4_y_cry_2_c_RNI_1" in work.SimpleVGA(main)
    net        un4_y_cry_2_c_RNI_1
    input  pin un16_x_cry_5_c_RNI907Q_3/I2
    instance   un16_x_cry_5_c_RNI907Q_3 (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI907Q_3/O
    net        y[1]
    input  pin un4_y_cry_1_c/I0
    instance   un4_y_cry_1_c (cell SB_CARRY)
    output pin un4_y_cry_1_c/CO
    net        un4_y_cry_1
    input  pin un4_y_cry_1_c_RNINBI51/I3
    instance   un4_y_cry_1_c_RNINBI51 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNINBI51/O
    net        y[2]
    input  pin un4_y_cry_1_c_RNI/I0
    instance   un4_y_cry_1_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNI/O
    net        m6_e_4
    input  pin un4_y_cry_3_c_RNI/I0
    instance   un4_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNI/O
    net        N_18_mux
    input  pin un4_y_cry_2_c_RNI_0/I0
    instance   un4_y_cry_2_c_RNI_0 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNI_0/O
    net        un4_y_cry_2_c_RNI_1
@W: BN137 :|Found combinational loop during mapping at net y[5]
17) instance un4_y_cry_4_c_RNIQHL51 (view:work.SimpleVGA(main)), output net "y[5]" in work.SimpleVGA(main)
    net        y[5]
    input  pin un4_y_cry_4_c_RNIQHL51/I1
    instance   un4_y_cry_4_c_RNIQHL51 (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNIQHL51/O
    net        y[5]
@W: BN137 :|Found combinational loop during mapping at net y[3]
18) instance un4_y_cry_2_c_RNIODJ51 (view:work.SimpleVGA(main)), output net "y[3]" in work.SimpleVGA(main)
    net        y[3]
    input  pin un4_y_cry_2_c_RNIODJ51/I0
    instance   un4_y_cry_2_c_RNIODJ51 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIODJ51/O
    net        y[3]
@W: BN137 :|Found combinational loop during mapping at net y[4]
19) instance un4_y_cry_3_c_RNIPFK51 (view:work.SimpleVGA(main)), output net "y[4]" in work.SimpleVGA(main)
    net        y[4]
    input  pin un4_y_cry_3_c_RNIPFK51/I1
    instance   un4_y_cry_3_c_RNIPFK51 (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNIPFK51/O
    net        y[4]
@W: BN137 :|Found combinational loop during mapping at net y[6]
20) instance un4_y_cry_5_c_RNIRJM51 (view:work.SimpleVGA(main)), output net "y[6]" in work.SimpleVGA(main)
    net        y[6]
    input  pin un4_y_cry_5_c_RNIRJM51/I1
    instance   un4_y_cry_5_c_RNIRJM51 (cell SB_LUT4)
    output pin un4_y_cry_5_c_RNIRJM51/O
    net        y[6]
@W: BN137 :|Found combinational loop during mapping at net y[8]
21) instance un4_y_cry_7_c_RNITNO51 (view:work.SimpleVGA(main)), output net "y[8]" in work.SimpleVGA(main)
    net        y[8]
    input  pin un4_y_cry_7_c_RNITNO51/I1
    instance   un4_y_cry_7_c_RNITNO51 (cell SB_LUT4)
    output pin un4_y_cry_7_c_RNITNO51/O
    net        y[8]
@W: BN137 :|Found combinational loop during mapping at net y[7]
22) instance un4_y_cry_6_c_RNISLN51 (view:work.SimpleVGA(main)), output net "y[7]" in work.SimpleVGA(main)
    net        y[7]
    input  pin un4_y_cry_6_c_RNISLN51/I1
    instance   un4_y_cry_6_c_RNISLN51 (cell SB_LUT4)
    output pin un4_y_cry_6_c_RNISLN51/O
    net        y[7]
@W: BN137 :|Found combinational loop during mapping at net y[9]
23) instance un4_y_cry_8_c_RNIUPP51 (view:work.SimpleVGA(main)), output net "y[9]" in work.SimpleVGA(main)
    net        y[9]
    input  pin un4_y_cry_8_c_RNIUPP51/I0
    instance   un4_y_cry_8_c_RNIUPP51 (cell SB_LUT4)
    output pin un4_y_cry_8_c_RNIUPP51/O
    net        y[9]
@W: BN137 :|Found combinational loop during mapping at net pixel_c
24) instance un2_y_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIUA0384_0 (view:work.SimpleVGA(main)), output net "pixel_c" in work.SimpleVGA(main)
    net        pixel_c
    input  pin un2_y_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIUA0384_0/I1
    instance   un2_y_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIUA0384_0 (cell SB_LUT4)
    output pin un2_y_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIUA0384_0/O
    net        pixel_c
End of loops


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 27 17:23:15 2015
#


Top view:               SimpleVGA
Requested Frequency:    118.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 80MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        72 uses
SB_LUT4         135 uses

I/O ports: 4
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 135 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 80MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed May 27 17:23:15 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for clock_12MHz, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "un2_y_if_generate_plus.mult1_un75_sum_cry_2_c_RNIUA0384_0_LC_114/in1" to pin "un2_y_if_generate_plus.mult1_un75_sum_cry_2_c_RNIUA0384_0_LC_114/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_2/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_0_LC_3/in1" to pin "un16_x_cry_1_c_RNI_0_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_5/in0" to pin "un16_x_cry_1_c_RNI_2_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_7/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_c_RNI2R0D_LC_10/in1" to pin "un16_x_cry_3_c_RNI2R0D_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_13/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_15/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_36/in3" to pin "un16_x_cry_6_c_RNI514D_4_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_32/in2" to pin "un16_x_cry_6_c_RNI514D_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_36/in1" to pin "un16_x_cry_6_c_RNI514D_4_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_0_c_RNILCU8_LC_41/in1" to pin "un16_x_cry_7_0_c_RNILCU8_LC_41/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_45/in0" to pin "un16_x_cry_8_c_RNI756D_LC_45/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_24/in3" to pin "un16_x_cry_5_c_RNI907Q_LC_24/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_2_LC_26/in0" to pin "un16_x_cry_5_c_RNI907Q_2_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_3_LC_27/in0" to pin "un16_x_cry_5_c_RNI907Q_3_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_3_LC_27/in2" to pin "un16_x_cry_5_c_RNI907Q_3_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIODJ51_LC_123/in0" to pin "un4_y_cry_2_c_RNIODJ51_LC_123/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_124/in2" to pin "un4_y_cry_2_c_RNI_0_LC_124/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIODJ51_LC_123/in1" to pin "un4_y_cry_2_c_RNIODJ51_LC_123/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_125/in2" to pin "un4_y_cry_3_c_RNI_LC_125/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNIPFK51_LC_126/in1" to pin "un4_y_cry_3_c_RNIPFK51_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_125/in0" to pin "un4_y_cry_3_c_RNI_LC_125/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIQHL51_LC_127/in1" to pin "un4_y_cry_4_c_RNIQHL51_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIRJM51_LC_128/in1" to pin "un4_y_cry_5_c_RNIRJM51_LC_128/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_125/in3" to pin "un4_y_cry_3_c_RNI_LC_125/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNISLN51_LC_129/in1" to pin "un4_y_cry_6_c_RNISLN51_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNITNO51_LC_131/in1" to pin "un4_y_cry_7_c_RNITNO51_LC_131/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_124/in3" to pin "un4_y_cry_2_c_RNI_0_LC_124/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNIUPP51_LC_133/in0" to pin "un4_y_cry_8_c_RNIUPP51_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNINBI51_LC_121/in1" to pin "un4_y_cry_1_c_RNINBI51_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_36/in2" to pin "un16_x_cry_6_c_RNI514D_4_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_24/in0" to pin "un16_x_cry_5_c_RNI907Q_LC_24/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_LC_14/in0" to pin "un16_x_cry_5_c_RNI_LC_14/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_5/in2" to pin "un16_x_cry_1_c_RNI_2_LC_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_2/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_2/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_24/in1" to pin "un16_x_cry_5_c_RNI907Q_LC_24/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_1_LC_29/in1" to pin "un16_x_cry_5_c_RNI_1_LC_29/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	141
    Number of DFFs      	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	84
        CARRY Only       	:	15
        LUT with CARRY   	:	57
    LogicCells                  :	156/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.9 (sec)

Final Design Statistics
    Number of LUTs      	:	141
    Number of DFFs      	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	156/1280
    PLBs                        :	24/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 198
used logic cells: 156
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 198
used logic cells: 156
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "un2_y_if_generate_plus_mult1_un75_sum_cry_2_c_RNIUA0384_0_LC_9_1_4/in1" to pin "un2_y_if_generate_plus_mult1_un75_sum_cry_2_c_RNIUA0384_0_LC_9_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/in1" to pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_2_LC_9_3_5/in0" to pin "un16_x_cry_5_c_RNI907Q_2_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIODJ51_LC_9_2_4/in0" to pin "un4_y_cry_2_c_RNIODJ51_LC_9_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/in2" to pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/in0" to pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/in0" to pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_3_LC_8_3_1/in0" to pin "un16_x_cry_5_c_RNI907Q_3_LC_8_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/in3" to pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/in3" to pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNIUPP51_LC_8_3_0/in0" to pin "un4_y_cry_8_c_RNIUPP51_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNITNO51_LC_8_2_7/in1" to pin "un4_y_cry_7_c_RNITNO51_LC_8_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNISLN51_LC_8_2_6/in1" to pin "un4_y_cry_6_c_RNISLN51_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIRJM51_LC_8_2_5/in1" to pin "un4_y_cry_5_c_RNIRJM51_LC_8_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIQHL51_LC_8_2_4/in1" to pin "un4_y_cry_4_c_RNIQHL51_LC_8_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNIPFK51_LC_8_2_3/in1" to pin "un4_y_cry_3_c_RNIPFK51_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIODJ51_LC_9_2_4/in1" to pin "un4_y_cry_2_c_RNIODJ51_LC_9_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNINBI51_LC_8_2_1/in1" to pin "un4_y_cry_1_c_RNINBI51_LC_8_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/in0" to pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/in0" to pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/in1" to pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_11_5_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_11_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/in1" to pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_0_c_RNILCU8_LC_11_4_7/in1" to pin "un16_x_cry_7_0_c_RNILCU8_LC_11_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_11_4_6/in2" to pin "un16_x_cry_6_c_RNI514D_LC_11_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/in3" to pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_11_4_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_11_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/in3" to pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_11_4_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_11_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/in2" to pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_c_RNI_0_LC_12_4_5/in1" to pin "un16_x_cry_3_c_RNI_0_LC_12_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/in0" to pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_LC_12_4_4/in0" to pin "un16_x_cry_5_c_RNI_LC_12_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/in0" to pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/in3" to pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_11_4_2/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_11_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/in1" to pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_11_4_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_11_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/in1" to pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 215 
I1212: Iteration  1 :    94 unrouted : 0 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1035: Removing timing arc from pin "un2_y_if_generate_plus_mult1_un75_sum_cry_2_c_RNIUA0384_0_LC_9_1_4/in3" to pin "un2_y_if_generate_plus_mult1_un75_sum_cry_2_c_RNIUA0384_0_LC_9_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/in3" to pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_2_LC_9_3_5/in0" to pin "un16_x_cry_5_c_RNI907Q_2_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_3_LC_8_3_1/in0" to pin "un16_x_cry_5_c_RNI907Q_3_LC_8_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNIUPP51_LC_8_3_0/in1" to pin "un4_y_cry_8_c_RNIUPP51_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIODJ51_LC_9_2_4/in1" to pin "un4_y_cry_2_c_RNIODJ51_LC_9_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/in2" to pin "un4_y_cry_2_c_RNI_0_LC_9_2_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_3_LC_8_3_1/in3" to pin "un16_x_cry_5_c_RNI907Q_3_LC_8_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNIUPP51_LC_8_3_0/in0" to pin "un4_y_cry_8_c_RNIUPP51_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_THRU_LUT4_0_LC_8_2_2/in1" to pin "un4_y_cry_2_THRU_LUT4_0_LC_8_2_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNITNO51_LC_8_2_7/in1" to pin "un4_y_cry_7_c_RNITNO51_LC_8_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNISLN51_LC_8_2_6/in1" to pin "un4_y_cry_6_c_RNISLN51_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIRJM51_LC_8_2_5/in1" to pin "un4_y_cry_5_c_RNIRJM51_LC_8_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIQHL51_LC_8_2_4/in1" to pin "un4_y_cry_4_c_RNIQHL51_LC_8_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNIPFK51_LC_8_2_3/in1" to pin "un4_y_cry_3_c_RNIPFK51_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNINBI51_LC_8_2_1/in1" to pin "un4_y_cry_1_c_RNINBI51_LC_8_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/in2" to pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_11_5_0/in1" to pin "un16_x_cry_8_c_RNI756D_LC_11_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/in3" to pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_0_c_RNILCU8_LC_11_4_7/in1" to pin "un16_x_cry_7_0_c_RNILCU8_LC_11_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_11_4_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_11_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/in1" to pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_11_4_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_11_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/in0" to pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_11_4_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_11_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/in2" to pin "un16_x_cry_6_c_RNI514D_4_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_c_RNI2R0D_LC_11_4_3/in1" to pin "un16_x_cry_3_c_RNI2R0D_LC_11_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/in1" to pin "un16_x_cry_5_c_RNI907Q_LC_11_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/in1" to pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_11_4_2/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_11_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_0_LC_12_4_0/in1" to pin "un16_x_cry_1_c_RNI_0_LC_12_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/in0" to pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/in3" to pin "un16_x_cry_1_c_RNI_2_LC_12_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/in0" to pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_LC_12_4_4/in2" to pin "un16_x_cry_5_c_RNI_LC_12_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/in3" to pin "un16_x_cry_5_c_RNI_0_LC_12_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/in1" to pin "un16_x_cry_5_c_RNI_1_LC_12_5_0/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD164 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":38:4:38:11|variable declaration is not legal here
@E: CD424 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":82:16:82:16|Expecting architecture identifier
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:39:11 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:39:11 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Synthesizing work.simplevga.main 
@W: CD434 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":42:12:42:22|Signal clock_12mhz in the sensitivity list is not used in the process
@W: CG296 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":42:4:42:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":53:12:53:12|Referenced variable y is not in sensitivity list
@W: CG290 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":45:12:45:12|Referenced variable x is not in sensitivity list
Post processing for work.simplevga.main
@W: CL117 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":38:42:38:42|Latch generated from process for signal y(9 downto 0); possible missing assignment in an if or case statement.
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[0]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[1]
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:12:72:19|Found combinational loop at un11_x
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[2]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[3]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[4]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[5]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[6]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[7]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[8]
@W: CL179 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":72:8:72:9|Found combinational loop at x[9]
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:8:7:18|Input clock_12MHz is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:48:30 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:48:30 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:48:30 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":5:7:5:15|Selected library: work cell: SimpleVGA view main as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed May 27 17:48:34 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Found combinational loop during mapping at net un11_x
1) instance un11_x (view:work.SimpleVGA(main)), output net "un11_x" in work.SimpleVGA(main)
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        un11_x
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Net un11_x appears to be an unidentified clock source. Assuming default frequency. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start      Requested     Requested     Clock      Clock          
Clock      Frequency     Period        Type       Group          
-----------------------------------------------------------------
System     260.7 MHz     3.835         system     system_clkgroup
=================================================================

@W: MT531 :"u:\simplevga_icestick\simplevga.vhdl":38:42:38:42|Found signal identified as System clock which controls 10 sequential elements including y[9:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 27 17:48:36 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 11 combinational loops!
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Found combinational loop during mapping at net N_12
1) instance un11_x (view:work.SimpleVGA(main)), output net "N_12" in work.SimpleVGA(main)
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[0]
2) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x[23:32]/D0[0]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
    input  pin un2_x[56]/I[0]
    instance   un2_x[56] (cell inv)
    output pin un2_x[56]/OUT[0]
    net        un2_x[56]
    input  pin un11_x/I[0]
    instance   un11_x (cell and)
    output pin un11_x/OUT
    net        N_12
    input  pin x[9:0]/SEL
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[0]
    net        x[0]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[1]
3) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[1]" in work.SimpleVGA(main)
    net        x[1]
    input  pin un16_x[23:32]/D0[1]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[1]
    net        un16_x[31]
    input  pin x[9:0]/A[1]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[1]
    net        x[1]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[2]
4) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[2]" in work.SimpleVGA(main)
    net        x[2]
    input  pin un16_x[23:32]/D0[2]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[2]
    net        un16_x[30]
    input  pin x[9:0]/A[2]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[2]
    net        x[2]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[3]
5) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[3]" in work.SimpleVGA(main)
    net        x[3]
    input  pin un16_x[23:32]/D0[3]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[3]
    net        un16_x[29]
    input  pin x[9:0]/A[3]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[3]
    net        x[3]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[4]
6) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[4]" in work.SimpleVGA(main)
    net        x[4]
    input  pin un16_x[23:32]/D0[4]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[4]
    net        un16_x[28]
    input  pin x[9:0]/A[4]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[4]
    net        x[4]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[5]
7) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x[23:32]/D0[5]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[5]
    net        un16_x[27]
    input  pin x[9:0]/A[5]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[5]
    net        x[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[6]
8) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x[23:32]/D0[6]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[6]
    net        un16_x[26]
    input  pin x[9:0]/A[6]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[6]
    net        x[6]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[7]
9) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x[23:32]/D0[7]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[7]
    net        un16_x[25]
    input  pin x[9:0]/A[7]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[7]
    net        x[7]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[8]
10) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x[23:32]/D0[8]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[8]
    net        un16_x[24]
    input  pin x[9:0]/A[8]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[8]
    net        x[8]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":72:8:72:9|Found combinational loop during mapping at net x[9]
11) instance x[9:0] (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x[23:32]/D0[9]
    instance   un16_x[23:32] (cell add)
    output pin un16_x[23:32]/OUT[9]
    net        un16_x[23]
    input  pin x[9:0]/A[9]
    instance   x[9:0] (cell mux)
    output pin x[9:0]/OUT[9]
    net        x[9]
End of loops
@W: MT462 :"u:\simplevga_icestick\simplevga.vhdl":72:12:72:19|Net N_12 appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":60:45:60:52|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":60:23:60:30|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 132 /         0
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 131 /         0
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.28ns		 131 /         0
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 76MB peak: 78MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

Warning: Found 27 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_8_c_RNI_13
1) instance un16_x_cry_8_c_RNI_12 (view:work.SimpleVGA(main)), output net "un16_x_cry_8_c_RNI_13" in work.SimpleVGA(main)
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_7/I0
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
@W: BN137 :|Found combinational loop during mapping at net N_57_4
2) instance un16_x_cry_1_c_RNIIC421 (view:work.SimpleVGA(main)), output net "N_57_4" in work.SimpleVGA(main)
    net        N_57_4
    input  pin un16_x_cry_8_c_RNI/I0
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
    input  pin un16_x_cry_8_c_RNI_12/I1
    instance   un16_x_cry_8_c_RNI_12 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_12/O
    net        un16_x_cry_8_c_RNI_13
    input  pin un16_x_cry_8_c_RNI_8/I0
    instance   un16_x_cry_8_c_RNI_8 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_8/O
    net        N_57_6_1
    input  pin un16_x_cry_1_c_RNI1GUP/I0
    instance   un16_x_cry_1_c_RNI1GUP (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI1GUP/O
    net        N_57_6
    input  pin un16_x_cry_1_c_RNIIC421/I0
    instance   un16_x_cry_1_c_RNIIC421 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNIIC421/O
    net        N_57_4
@W: BN137 :|Found combinational loop during mapping at net N_57_iso_i
3) instance un16_x_cry_8_c_RNI (view:work.SimpleVGA(main)), output net "N_57_iso_i" in work.SimpleVGA(main)
    net        N_57_iso_i
    input  pin un16_x_cry_7_c_RNI635D/I0
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
@W: BN137 :|Found combinational loop during mapping at net x[8]
4) instance un16_x_cry_7_c_RNI635D (view:work.SimpleVGA(main)), output net "x[8]" in work.SimpleVGA(main)
    net        x[8]
    input  pin un16_x_cry_7_c_RNI635D/I1
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
@W: BN137 :|Found combinational loop during mapping at net x[0]
5) instance un16_x_cry_8_c_RNI_9 (view:work.SimpleVGA(main)), output net "x[0]" in work.SimpleVGA(main)
    net        x[0]
    input  pin un16_x_cry_8_c_RNI_9/I1
    instance   un16_x_cry_8_c_RNI_9 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_9/O
    net        x[0]
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_1
6) instance un16_x_cry_8_c_RNI_7 (view:work.SimpleVGA(main)), output net "un16_x_axb_1" in work.SimpleVGA(main)
    net        un16_x_axb_1
    input  pin un16_x_cry_1_c/I0
    instance   un16_x_cry_1_c (cell SB_CARRY)
    output pin un16_x_cry_1_c/CO
    net        un16_x_cry_1
    input  pin un16_x_cry_2_c/CI
    instance   un16_x_cry_2_c (cell SB_CARRY)
    output pin un16_x_cry_2_c/CO
    net        un16_x_cry_2
    input  pin un16_x_cry_3_0_c/CI
    instance   un16_x_cry_3_0_c (cell SB_CARRY)
    output pin un16_x_cry_3_0_c/CO
    net        un16_x_cry_3
    input  pin un16_x_cry_4_c/CI
    instance   un16_x_cry_4_c (cell SB_CARRY)
    output pin un16_x_cry_4_c/CO
    net        un16_x_cry_4
    input  pin un16_x_cry_5_c/CI
    instance   un16_x_cry_5_c (cell SB_CARRY)
    output pin un16_x_cry_5_c/CO
    net        un16_x_cry_5
    input  pin un16_x_cry_6_c/CI
    instance   un16_x_cry_6_c (cell SB_CARRY)
    output pin un16_x_cry_6_c/CO
    net        un16_x_cry_6
    input  pin un16_x_cry_7_c/CI
    instance   un16_x_cry_7_c (cell SB_CARRY)
    output pin un16_x_cry_7_c/CO
    net        un16_x_cry_7
    input  pin un16_x_cry_7_c_RNI635D/I3
    instance   un16_x_cry_7_c_RNI635D (cell SB_LUT4)
    output pin un16_x_cry_7_c_RNI635D/O
    net        x[8]
    input  pin un16_x_cry_8_c_RNI/I1
    instance   un16_x_cry_8_c_RNI (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI/O
    net        N_57_iso_i
    input  pin un16_x_cry_8_c_RNI_7/I1
    instance   un16_x_cry_8_c_RNI_7 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_7/O
    net        un16_x_axb_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_2
7) instance un16_x_cry_1_c_RNI0NUC_0 (view:work.SimpleVGA(main)), output net "un16_x_axb_2" in work.SimpleVGA(main)
    net        un16_x_axb_2
    input  pin un16_x_cry_1_c_RNI0NUC/I1
    instance   un16_x_cry_1_c_RNI0NUC (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC/O
    net        un16_x_cry_1_c_RNI0NUC
    input  pin un16_x_cry_1_c_RNI0NUC_0/I0
    instance   un16_x_cry_1_c_RNI0NUC_0 (cell SB_LUT4)
    output pin un16_x_cry_1_c_RNI0NUC_0/O
    net        un16_x_axb_2
@W: BN137 :|Found combinational loop during mapping at net un16_x_cry_2_c_RNI1PVC_1
8) instance un16_x_cry_2_c_RNI1PVC_0 (view:work.SimpleVGA(main)), output net "un16_x_cry_2_c_RNI1PVC_1" in work.SimpleVGA(main)
    net        un16_x_cry_2_c_RNI1PVC_1
    input  pin un16_x_cry_2_c_RNI1PVC/I2
    instance   un16_x_cry_2_c_RNI1PVC (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC/O
    net        un16_x_cry_2_c_RNI1PVC
    input  pin un16_x_cry_2_c_RNI1PVC_0/I1
    instance   un16_x_cry_2_c_RNI1PVC_0 (cell SB_LUT4)
    output pin un16_x_cry_2_c_RNI1PVC_0/O
    net        un16_x_cry_2_c_RNI1PVC_1
@W: BN137 :|Found combinational loop during mapping at net un16_x_axb_4
9) instance un16_x_cry_3_0_c_RNIHS58_1 (view:work.SimpleVGA(main)), output net "un16_x_axb_4" in work.SimpleVGA(main)
    net        un16_x_axb_4
    input  pin un16_x_cry_3_0_c_RNIHS58/I1
    instance   un16_x_cry_3_0_c_RNIHS58 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58/O
    net        un16_x_cry_3_0_c_RNIHS58
    input  pin un16_x_cry_3_0_c_RNIHS58_1/I1
    instance   un16_x_cry_3_0_c_RNIHS58_1 (cell SB_LUT4)
    output pin un16_x_cry_3_0_c_RNIHS58_1/O
    net        un16_x_axb_4
@W: BN137 :|Found combinational loop during mapping at net x[5]
10) instance un16_x_cry_4_c_RNI3T1D (view:work.SimpleVGA(main)), output net "x[5]" in work.SimpleVGA(main)
    net        x[5]
    input  pin un16_x_cry_4_c_RNI3T1D/I1
    instance   un16_x_cry_4_c_RNI3T1D (cell SB_LUT4)
    output pin un16_x_cry_4_c_RNI3T1D/O
    net        x[5]
@W: BN137 :|Found combinational loop during mapping at net x[6]
11) instance un16_x_cry_5_c_RNI4V2D (view:work.SimpleVGA(main)), output net "x[6]" in work.SimpleVGA(main)
    net        x[6]
    input  pin un16_x_cry_5_c_RNI4V2D/I1
    instance   un16_x_cry_5_c_RNI4V2D (cell SB_LUT4)
    output pin un16_x_cry_5_c_RNI4V2D/O
    net        x[6]
@W: BN137 :|Found combinational loop during mapping at net x[7]
12) instance un16_x_cry_6_c_RNI514D (view:work.SimpleVGA(main)), output net "x[7]" in work.SimpleVGA(main)
    net        x[7]
    input  pin un16_x_cry_6_c_RNI514D/I1
    instance   un16_x_cry_6_c_RNI514D (cell SB_LUT4)
    output pin un16_x_cry_6_c_RNI514D/O
    net        x[7]
@W: BN137 :|Found combinational loop during mapping at net x[9]
13) instance un16_x_cry_8_c_RNI756D (view:work.SimpleVGA(main)), output net "x[9]" in work.SimpleVGA(main)
    net        x[9]
    input  pin un16_x_cry_8_c_RNI756D/I0
    instance   un16_x_cry_8_c_RNI756D (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI756D/O
    net        x[9]
@W: BN137 :|Found combinational loop during mapping at net y[2]
14) instance un4_y_cry_1_c_RNIEBBB_1 (view:work.SimpleVGA(main)), output net "y[2]" in work.SimpleVGA(main)
    net        y[2]
    input  pin un4_y_cry_1_c_RNIEBBB_1/I1
    instance   un4_y_cry_1_c_RNIEBBB_1 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_1/O
    net        y[2]
@W: BN137 :|Found combinational loop during mapping at net y[0]
15) instance un16_x_cry_8_c_RNI_3 (view:work.SimpleVGA(main)), output net "y[0]" in work.SimpleVGA(main)
    net        y[0]
    input  pin un16_x_cry_8_c_RNI_3/I1
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
@W: BN137 :|Found combinational loop during mapping at net y_3[0]
16) instance un4_y_cry_4_c_RNI_2 (view:work.SimpleVGA(main)), output net "y_3[0]" in work.SimpleVGA(main)
    net        y_3[0]
    input  pin un16_x_cry_8_c_RNI_3/I2
    instance   un16_x_cry_8_c_RNI_3 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_3/O
    net        y[0]
    input  pin un4_y_cry_1_c/CI
    instance   un4_y_cry_1_c (cell SB_CARRY)
    output pin un4_y_cry_1_c/CO
    net        un4_y_cry_1
    input  pin un4_y_cry_1_c_RNIEBBB/I3
    instance   un4_y_cry_1_c_RNIEBBB (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB/O
    net        un4_y_cry_1_c_RNIEBBB
    input  pin un4_y_cry_1_c_RNIEBBB_0/I0
    instance   un4_y_cry_1_c_RNIEBBB_0 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_0/O
    net        y_3[2]
    input  pin un4_y_cry_1_c_RNIEBBB_1/I2
    instance   un4_y_cry_1_c_RNIEBBB_1 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_1/O
    net        y[2]
    input  pin un4_y_cry_2_c_RNI/I0
    instance   un4_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNI/O
    net        un13_x_4
    input  pin un4_y_cry_4_c_RNI_2/I0
    instance   un4_y_cry_4_c_RNI_2 (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNI_2/O
    net        y_3[0]
@W: BN137 :|Found combinational loop during mapping at net y[1]
17) instance un16_x_cry_8_c_RNI_4 (view:work.SimpleVGA(main)), output net "y[1]" in work.SimpleVGA(main)
    net        y[1]
    input  pin un16_x_cry_8_c_RNI_4/I0
    instance   un16_x_cry_8_c_RNI_4 (cell SB_LUT4)
    output pin un16_x_cry_8_c_RNI_4/O
    net        y[1]
@W: BN137 :|Found combinational loop during mapping at net un13_x_4
18) instance un4_y_cry_2_c_RNI (view:work.SimpleVGA(main)), output net "un13_x_4" in work.SimpleVGA(main)
    net        un13_x_4
    input  pin un4_y_cry_1_c_RNIEBBB_0/I1
    instance   un4_y_cry_1_c_RNIEBBB_0 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_0/O
    net        y_3[2]
    input  pin un4_y_cry_1_c_RNIEBBB_1/I2
    instance   un4_y_cry_1_c_RNIEBBB_1 (cell SB_LUT4)
    output pin un4_y_cry_1_c_RNIEBBB_1/O
    net        y[2]
    input  pin un4_y_cry_2_c_RNI/I0
    instance   un4_y_cry_2_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNI/O
    net        un13_x_4
@W: BN137 :|Found combinational loop during mapping at net y[4]
19) instance un4_y_cry_3_c_RNI (view:work.SimpleVGA(main)), output net "y[4]" in work.SimpleVGA(main)
    net        y[4]
    input  pin un4_y_cry_3_c_RNI/I1
    instance   un4_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNI/O
    net        y[4]
@W: BN137 :|Found combinational loop during mapping at net y[3]
20) instance un4_y_cry_2_c_RNIFDCB_1 (view:work.SimpleVGA(main)), output net "y[3]" in work.SimpleVGA(main)
    net        y[3]
    input  pin un4_y_cry_2_c_RNIFDCB_1/I1
    instance   un4_y_cry_2_c_RNIFDCB_1 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_1/O
    net        y[3]
@W: BN137 :|Found combinational loop during mapping at net un13_x_5
21) instance un4_y_cry_3_c_RNI_1 (view:work.SimpleVGA(main)), output net "un13_x_5" in work.SimpleVGA(main)
    net        un13_x_5
    input  pin un4_y_cry_2_c_RNIFDCB_0/I2
    instance   un4_y_cry_2_c_RNIFDCB_0 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_0/O
    net        y_3[3]
    input  pin un4_y_cry_2_c_RNIFDCB_1/I2
    instance   un4_y_cry_2_c_RNIFDCB_1 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_1/O
    net        y[3]
    input  pin un4_y_cry_3_c/I0
    instance   un4_y_cry_3_c (cell SB_CARRY)
    output pin un4_y_cry_3_c/CO
    net        un4_y_cry_3
    input  pin un4_y_cry_3_c_RNI/I3
    instance   un4_y_cry_3_c_RNI (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNI/O
    net        y[4]
    input  pin un4_y_cry_3_c_RNI_1/I2
    instance   un4_y_cry_3_c_RNI_1 (cell SB_LUT4)
    output pin un4_y_cry_3_c_RNI_1/O
    net        un13_x_5
@W: BN137 :|Found combinational loop during mapping at net y[5]
22) instance un4_y_cry_4_c_RNIHHEB (view:work.SimpleVGA(main)), output net "y[5]" in work.SimpleVGA(main)
    net        y[5]
    input  pin un4_y_cry_4_c_RNIHHEB/I1
    instance   un4_y_cry_4_c_RNIHHEB (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNIHHEB/O
    net        y[5]
@W: BN137 :"u:\simplevga_icestick\simplevga.vhdl":77:21:77:25|Found combinational loop during mapping at net un4_y_cry_3
23) instance un4_y_cry_3_c (view:work.SimpleVGA(main)), output net "un4_y_cry_3" in work.SimpleVGA(main)
    net        un4_y_cry_3
    input  pin un4_y_cry_4_c/CI
    instance   un4_y_cry_4_c (cell SB_CARRY)
    output pin un4_y_cry_4_c/CO
    net        un4_y_cry_4
    input  pin un4_y_cry_4_c_RNIHHEB/I3
    instance   un4_y_cry_4_c_RNIHHEB (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNIHHEB/O
    net        y[5]
    input  pin un4_y_cry_4_c_RNI_0/I0
    instance   un4_y_cry_4_c_RNI_0 (cell SB_LUT4)
    output pin un4_y_cry_4_c_RNI_0/O
    net        un13_x_6
    input  pin un4_y_cry_2_c_RNIFDCB_0/I3
    instance   un4_y_cry_2_c_RNIFDCB_0 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_0/O
    net        y_3[3]
    input  pin un4_y_cry_2_c_RNIFDCB_1/I2
    instance   un4_y_cry_2_c_RNIFDCB_1 (cell SB_LUT4)
    output pin un4_y_cry_2_c_RNIFDCB_1/O
    net        y[3]
    input  pin un4_y_cry_3_c/I0
    instance   un4_y_cry_3_c (cell SB_CARRY)
    output pin un4_y_cry_3_c/CO
    net        un4_y_cry_3
@W: BN137 :|Found combinational loop during mapping at net y[6]
24) instance un4_y_cry_5_c_RNIIJFB (view:work.SimpleVGA(main)), output net "y[6]" in work.SimpleVGA(main)
    net        y[6]
    input  pin un4_y_cry_5_c_RNIIJFB/I1
    instance   un4_y_cry_5_c_RNIIJFB (cell SB_LUT4)
    output pin un4_y_cry_5_c_RNIIJFB/O
    net        y[6]
@W: BN137 :|Found combinational loop during mapping at net y[7]
25) instance un4_y_cry_6_c_RNIJLGB (view:work.SimpleVGA(main)), output net "y[7]" in work.SimpleVGA(main)
    net        y[7]
    input  pin un4_y_cry_6_c_RNIJLGB/I1
    instance   un4_y_cry_6_c_RNIJLGB (cell SB_LUT4)
    output pin un4_y_cry_6_c_RNIJLGB/O
    net        y[7]
@W: BN137 :|Found combinational loop during mapping at net y[8]
26) instance un4_y_cry_7_c_RNIKNHB (view:work.SimpleVGA(main)), output net "y[8]" in work.SimpleVGA(main)
    net        y[8]
    input  pin un4_y_cry_7_c_RNIKNHB/I1
    instance   un4_y_cry_7_c_RNIKNHB (cell SB_LUT4)
    output pin un4_y_cry_7_c_RNIKNHB/O
    net        y[8]
@W: BN137 :|Found combinational loop during mapping at net y[9]
27) instance un4_y_cry_8_c_RNILPIB_1 (view:work.SimpleVGA(main)), output net "y[9]" in work.SimpleVGA(main)
    net        y[9]
    input  pin un4_y_cry_8_c_RNILPIB_1/I1
    instance   un4_y_cry_8_c_RNILPIB_1 (cell SB_LUT4)
    output pin un4_y_cry_8_c_RNILPIB_1/O
    net        y[9]
End of loops


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 27 17:48:41 2015
#


Top view:               SimpleVGA
Requested Frequency:    236.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 78MB peak: 79MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        77 uses
SB_LUT4         135 uses

I/O ports: 4
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

Mapping Summary:
Total  LUTs: 135 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 79MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed May 27 17:48:41 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for clock_12MHz, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/in1" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_16/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_19/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_19/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_21/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_21/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_26/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_26/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_18/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_18/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_28/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_28/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_30/in1" to pin "un16_x_cry_6_c_RNI514D_LC_30/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_32/in1" to pin "un16_x_cry_7_c_RNI635D_LC_32/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in3" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_34/in0" to pin "un16_x_cry_8_c_RNI756D_LC_34/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in1" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_39/in0" to pin "un16_x_cry_8_c_RNI_4_LC_39/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_38/in2" to pin "un16_x_cry_8_c_RNI_3_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in3" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_0_LC_132/in0" to pin "un4_y_cry_8_c_RNILPIB_0_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_133/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_115/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_118/in1" to pin "un4_y_cry_3_c_RNI_LC_118/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_121/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/in3" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_126/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_127/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_129/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_119/in2" to pin "un4_y_cry_3_c_RNI_1_LC_119/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_113/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in1" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_33/in2" to pin "un16_x_cry_8_c_RNI_LC_33/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_40/in0" to pin "un16_x_cry_8_c_RNI_7_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_17/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_17/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/in3" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryin" to pin "un16_x_cry_1_c_RNI0NUC_LC_15/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_42/in1" to pin "un16_x_cry_8_c_RNI_9_LC_42/lcout" to break the combinatorial loop
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	81
        CARRY Only       	:	16
        LUT with CARRY   	:	61
    LogicCells                  :	158/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.5 (sec)

Final Design Statistics
    Number of LUTs      	:	142
    Number of DFFs      	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	158/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 6.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 195
used logic cells: 158
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 195
used logic cells: 158
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/in2" to pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/in0" to pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/in1" to pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_8_5_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_8_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/in0" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_3_7/in1" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/in0" to pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_8_5_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_8_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_8_4_4/in1" to pin "un16_x_cry_8_c_RNI_3_LC_8_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/in3" to pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/in1" to pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_8_4_0/in0" to pin "un16_x_cry_8_c_RNI_4_LC_8_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_8_5_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_8_5_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_8_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_8_5_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_8_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_8_5_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_8_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_8_5_3/in1" to pin "un4_y_cry_3_c_RNI_LC_8_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/in2" to pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_8_4_7/in1" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/in1" to pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/in1" to pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/in2" to pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_9_3_4/in1" to pin "un16_x_cry_8_c_RNI_9_LC_9_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_12_LC_9_3_1/in1" to pin "un16_x_cry_8_c_RNI_12_LC_9_3_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/in0" to pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_9_3_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_9_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_8_3_0/in3" to pin "un16_x_cry_8_c_RNI_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_9_2_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_9_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_8_3_0/in1" to pin "un16_x_cry_8_c_RNI_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_9_2_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_9_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_8_3_0/in2" to pin "un16_x_cry_8_c_RNI_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_9_2_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_9_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_9_2_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_9_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_9_2_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_9_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/in3" to pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_9_2_2/in2" to pin "un16_x_cry_2_c_RNI1PVC_LC_9_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_LC_9_2_1/in1" to pin "un16_x_cry_1_c_RNI0NUC_LC_9_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/in2" to pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 224 
I1212: Iteration  1 :   105 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/in0" to pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_1_LC_8_4_7/in3" to pin "un4_y_cry_1_c_RNIEBBB_1_LC_8_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/in3" to pin "un4_y_cry_8_c_RNILPIB_1_LC_8_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_7_c_RNIKNHB_LC_8_5_7/in1" to pin "un4_y_cry_7_c_RNIKNHB_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/in0" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_3_7/in0" to pin "un4_y_cry_2_c_RNIFDCB_1_LC_8_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_LC_8_5_2/in1" to pin "un4_y_cry_2_c_RNIFDCB_LC_8_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/in1" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/in3" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/in0" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/in2" to pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/in2" to pin "un4_y_cry_2_c_RNIFDCB_0_LC_8_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/in3" to pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_3_LC_8_4_4/in3" to pin "un16_x_cry_8_c_RNI_3_LC_8_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/in0" to pin "un4_y_cry_4_c_RNI_2_LC_8_4_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_4_LC_8_4_0/in1" to pin "un16_x_cry_8_c_RNI_4_LC_8_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/in0" to pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_LC_8_5_1/carryin" to pin "un4_y_cry_1_c_RNIEBBB_LC_8_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/in1" to pin "un4_y_cry_1_c_RNIEBBB_0_LC_8_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_6_c_RNIJLGB_LC_8_5_6/in1" to pin "un4_y_cry_6_c_RNIJLGB_LC_8_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_5_c_RNIIJFB_LC_8_5_5/in1" to pin "un4_y_cry_5_c_RNIIJFB_LC_8_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_4_c_RNIHHEB_LC_8_5_4/in1" to pin "un4_y_cry_4_c_RNIHHEB_LC_8_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_LC_8_5_3/in1" to pin "un4_y_cry_3_c_RNI_LC_8_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/in3" to pin "un4_y_cry_3_c_RNI_1_LC_8_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI756D_LC_9_3_0/in0" to pin "un16_x_cry_8_c_RNI756D_LC_9_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_8_3_0/in1" to pin "un16_x_cry_8_c_RNI_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_7_c_RNI635D_LC_9_2_7/in1" to pin "un16_x_cry_7_c_RNI635D_LC_9_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_8_3_0/in0" to pin "un16_x_cry_8_c_RNI_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_6_c_RNI514D_LC_9_2_6/in1" to pin "un16_x_cry_6_c_RNI514D_LC_9_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_LC_8_3_0/in2" to pin "un16_x_cry_8_c_RNI_LC_8_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_5_c_RNI4V2D_LC_9_2_5/in1" to pin "un16_x_cry_5_c_RNI4V2D_LC_9_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/in1" to pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_4_c_RNI3T1D_LC_9_2_4/in1" to pin "un16_x_cry_4_c_RNI3T1D_LC_9_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/in0" to pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/in2" to pin "un16_x_cry_1_c_RNIIC421_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_3_0_c_RNIHS58_LC_9_2_3/in1" to pin "un16_x_cry_3_0_c_RNIHS58_LC_9_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/in1" to pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_2_c_RNI1PVC_LC_9_2_2/in1" to pin "un16_x_cry_2_c_RNI1PVC_LC_9_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI0NUC_0_LC_8_2_3/in3" to pin "un16_x_cry_1_c_RNI0NUC_0_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/in3" to pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/in0" to pin "un16_x_cry_1_c_RNI1GUP_LC_8_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_7_LC_9_3_2/in2" to pin "un16_x_cry_8_c_RNI_7_LC_9_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/in3" to pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/in2" to pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/in0" to pin "un16_x_cry_8_c_RNI_8_LC_9_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "un16_x_cry_8_c_RNI_9_LC_9_3_4/in1" to pin "un16_x_cry_8_c_RNI_9_LC_9_3_4/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
18:14:39
