# do ../modelsim_script.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:50 on Mar 03,2023
# vlog -reportprogress 300 ../testbench.v ../JK-trigger.v 
# -- Compiling module testbench
# ** Error: (vlog-13069) ../testbench.v(8): near "-": syntax error, unexpected '-'.
# ** Error: ../testbench.v(8): (vlog-13205) Syntax error found in the scope following 'JK'. Is there a missing '::'?
# -- Compiling module JK_trigger
# ** Error: (vlog-13069) ../testbench.v(8): near "EOF": syntax error, unexpected end of source code.
# ** Error: ../testbench.v(8): (vlog-13205) Syntax error found in the scope following 't'. Is there a missing '::'?
# End time: 02:56:50 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/Marat/IntelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./../modelsim_script.tcl line 6
# D:/Marat/IntelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  ../testbench.v ../JK-trigger.v "
