// Seed: 2088478995
module module_0 (
    input  wand id_0,
    output tri  id_1,
    output tri  id_2,
    output tri1 id_3,
    input  wire id_4,
    output wire id_5,
    input  wand id_6
);
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd59,
    parameter id_12 = 32'd63,
    parameter id_8  = 32'd26
) (
    input wor id_0,
    input tri _id_1,
    output wand id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    output uwire _id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri id_11,
    input tri _id_12,
    input supply1 id_13,
    input uwire id_14
);
  wire id_16, id_17;
  assign id_16 = id_16;
  logic [-1  ==  id_8 : id_1  ==  id_12] id_18;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_9,
      id_2,
      id_3,
      id_10,
      id_6
  );
  wire id_19;
endmodule
