// Seed: 4027989790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_27;
  assign id_12 = id_15;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output tri0  id_3,
    input  uwire id_4
    , id_9,
    input  wand  id_5,
    input  tri0  id_6,
    output uwire id_7
);
  assign id_7 = 1;
  id_10(
      .id_0(1), .id_1(), .id_2(id_3), .id_3(1), .id_4(id_7 - 'd0)
  );
  assign id_7 = id_5;
  assign id_7 = id_4;
  wire id_11;
  wor  id_12;
  wire id_13;
  assign id_12 = 1;
  assign id_3  = 1'b0;
  supply1 id_14 = id_5;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13,
      id_11,
      id_9,
      id_12,
      id_9,
      id_9,
      id_13,
      id_11,
      id_12,
      id_11,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_9,
      id_12,
      id_11
  );
endmodule
