Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj E:/DSP/DSPIC_final.sim/sim_1/behav/testbench.prj work.testbench work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/DSP/DSPIC_final.srcs/sim_1/new/testbench.v" into library work
ERROR: [VRFC 10-394] cannot access memory input_real directly [E:/DSP/DSPIC_final.srcs/sim_1/new/testbench.v:6]
ERROR: [VRFC 10-1040] module testbench ignored due to previous errors [E:/DSP/DSPIC_final.srcs/sim_1/new/testbench.v:3]
