
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .MySection1   00000100  00003a00  00003a00  00001ac6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .MySection2   00000100  00003b00  00003b00  00001bc6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .MySection3   00000100  00003c00  00003c00  00001cc6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .MySection4   00000100  00003d00  00003d00  00001dc6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .MySection5   00000100  00003e00  00003e00  00001ec6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .MySection6   00000100  00003f00  00003f00  00001fc6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .text         000019c8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .data         0000004a  00800060  000019c8  00001a7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000019  008000aa  008000aa  000020c6  2**0
                  ALLOC
  9 .debug_aranges 00000040  00000000  00000000  000020c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 0000034d  00000000  00000000  00002106  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   000010c1  00000000  00000000  00002453  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000451  00000000  00000000  00003514  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000ca9  00000000  00000000  00003965  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000220  00000000  00000000  00004610  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000003b1  00000000  00000000  00004830  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000006df  00000000  00000000  00004be1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d5 00 	jmp	0x1aa	; 0x1aa <__ctors_end>
       4:	0c 94 0f 01 	jmp	0x21e	; 0x21e <__vector_1>
       8:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
       c:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      10:	0c 94 ac 03 	jmp	0x758	; 0x758 <__vector_4>
      14:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      18:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      1c:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      20:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      24:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      28:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      2c:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      30:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      34:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      38:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      3c:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      40:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      44:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      48:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      4c:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>
      50:	0c 94 f2 00 	jmp	0x1e4	; 0x1e4 <__bad_interrupt>

00000054 <MN000>:
      54:	20 20 20 20 20 20 53 69 6e 65 20 20 20 20 20 20           Sine      
	...

00000066 <MN100>:
      66:	20 20 20 20 20 53 71 75 61 72 65 20 20 20 20 20          Square     
	...

00000078 <MN200>:
      78:	20 20 20 20 54 72 69 61 6e 67 6c 65 20 20 20 20         Triangle    
	...

0000008a <MN300>:
      8a:	20 20 20 20 53 61 77 54 6f 6f 74 68 20 20 20 20         SawTooth    
	...

0000009c <MN400>:
      9c:	20 20 52 65 76 20 53 61 77 54 6f 6f 74 68 20 20       Rev SawTooth  
	...

000000ae <MN500>:
      ae:	20 20 20 20 20 20 45 43 47 20 20 20 20 20 20 20           ECG       
	...

000000c0 <MN600>:
      c0:	20 20 20 20 46 72 65 71 20 53 74 65 70 20 20 20         Freq Step   
	...

000000d2 <MN700>:
      d2:	20 20 20 20 20 4e 6f 69 73 65 20 20 20 20 20 20          Noise      
	...

000000e4 <MN800>:
      e4:	20 20 20 48 69 67 68 20 53 70 65 65 64 20 20 20        High Speed   
	...

000000f6 <MNON>:
      f6:	4f 4e 20 00 00                                      ON ..

000000fb <MNOFF>:
      fb:	4f 46 46 00 00                                      OFF..

00000100 <NA>:
     100:	20 20 20 20 20 20 20 4e 41 20 20 20 20 20 20 20            NA       
	...

00000112 <CLR>:
     112:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
	...

00000124 <MNClrfreq>:
     124:	20 20 20 20 20 20 20 20 20 20 20 00 00                         ..

00000131 <TOEEPROM>:
     131:	53 61 76 69 6e 67 20 53 65 74 74 69 6e 67 73 00     Saving Settings.
	...

00000142 <ONEMHZ>:
     142:	20 20 20 20 20 20 31 4d 48 7a 20 20 20 00 00              1MHz   ..

00000151 <welcomeln1>:
     151:	41 56 52 20 53 49 47 4e 41 4c 00 00                 AVR SIGNAL..

0000015d <RND>:
     15d:	20 20 20 20 52 61 6e 64 6f 6d 00 00                     Random..

00000169 <LcdCustomChar>:
     169:	00 1f 00 00 00 00 1f 00 00 1f 10 10 10 10 1f 00     ................
     179:	00 1f 18 18 18 18 1f 00 00 1f 1c 1c 1c 1c 1f 00     ................
     189:	00 1f 1e 1e 1e 1e 1f 00 00 1f 1f 1f 1f 1f 1f 00     ................
     199:	03 07 0f 1f 0f 07 03 00 18 1c 1e 1f 1e 1c 18 00     ................
	...

000001aa <__ctors_end>:
     1aa:	11 24       	eor	r1, r1
     1ac:	1f be       	out	0x3f, r1	; 63
     1ae:	cf e5       	ldi	r28, 0x5F	; 95
     1b0:	d4 e0       	ldi	r29, 0x04	; 4
     1b2:	de bf       	out	0x3e, r29	; 62
     1b4:	cd bf       	out	0x3d, r28	; 61

000001b6 <__do_copy_data>:
     1b6:	10 e0       	ldi	r17, 0x00	; 0
     1b8:	a0 e6       	ldi	r26, 0x60	; 96
     1ba:	b0 e0       	ldi	r27, 0x00	; 0
     1bc:	e8 ec       	ldi	r30, 0xC8	; 200
     1be:	f9 e1       	ldi	r31, 0x19	; 25
     1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <.do_copy_data_start>

000001c2 <.do_copy_data_loop>:
     1c2:	05 90       	lpm	r0, Z+
     1c4:	0d 92       	st	X+, r0

000001c6 <.do_copy_data_start>:
     1c6:	aa 3a       	cpi	r26, 0xAA	; 170
     1c8:	b1 07       	cpc	r27, r17
     1ca:	d9 f7       	brne	.-10     	; 0x1c2 <.do_copy_data_loop>

000001cc <__do_clear_bss>:
     1cc:	10 e0       	ldi	r17, 0x00	; 0
     1ce:	aa ea       	ldi	r26, 0xAA	; 170
     1d0:	b0 e0       	ldi	r27, 0x00	; 0
     1d2:	01 c0       	rjmp	.+2      	; 0x1d6 <.do_clear_bss_start>

000001d4 <.do_clear_bss_loop>:
     1d4:	1d 92       	st	X+, r1

000001d6 <.do_clear_bss_start>:
     1d6:	a3 3c       	cpi	r26, 0xC3	; 195
     1d8:	b1 07       	cpc	r27, r17
     1da:	e1 f7       	brne	.-8      	; 0x1d4 <.do_clear_bss_loop>
     1dc:	0e 94 3c 03 	call	0x678	; 0x678 <main>
     1e0:	0c 94 e2 0c 	jmp	0x19c4	; 0x19c4 <_exit>

000001e4 <__bad_interrupt>:
     1e4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001e8 <delay1s>:
LCDsendChar(c);
return 0;
}
//delay 1s
void delay1s(void)
{
     1e8:	20 e0       	ldi	r18, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     1ea:	40 e4       	ldi	r20, 0x40	; 64
     1ec:	5c e9       	ldi	r21, 0x9C	; 156
     1ee:	ca 01       	movw	r24, r20
     1f0:	01 97       	sbiw	r24, 0x01	; 1
     1f2:	f1 f7       	brne	.-4      	; 0x1f0 <delay1s+0x8>
	uint8_t i;
	for(i=0;i<100;i++)
     1f4:	2f 5f       	subi	r18, 0xFF	; 255
     1f6:	24 36       	cpi	r18, 0x64	; 100
     1f8:	d1 f7       	brne	.-12     	; 0x1ee <delay1s+0x6>
	{
		_delay_ms(10);
	}
}
     1fa:	08 95       	ret

000001fc <Timer2_Init>:
//initialize Timer2 (used for button reading)
void Timer2_Init(void)
{
	TCNT2=0x00;
     1fc:	14 bc       	out	0x24, r1	; 36
	sei();
     1fe:	78 94       	sei
} 
     200:	08 95       	ret

00000202 <Timer2_Start>:
//start timer2
void Timer2_Start(void)
{
	TCCR2|=(1<<CS22)|(1<<CS21); //prescaller 256 ~122 interrupts/s
     202:	85 b5       	in	r24, 0x25	; 37
     204:	86 60       	ori	r24, 0x06	; 6
     206:	85 bd       	out	0x25, r24	; 37
	TIMSK|=(1<<TOV2);//Enable Timer0 Overflow interrupts
     208:	89 b7       	in	r24, 0x39	; 57
     20a:	80 64       	ori	r24, 0x40	; 64
     20c:	89 bf       	out	0x39, r24	; 57
}
     20e:	08 95       	ret

00000210 <Timer2_Stop>:
//stop timer 2
void Timer2_Stop(void)
{
	TCCR0&=~((1<<CS22)|(1<<CS21)); //Stop timer0
     210:	83 b7       	in	r24, 0x33	; 51
     212:	89 7f       	andi	r24, 0xF9	; 249
     214:	83 bf       	out	0x33, r24	; 51
	TIMSK&=~(1<<TOV2);//Disable Timer0 Overflow interrupts
     216:	89 b7       	in	r24, 0x39	; 57
     218:	8f 7b       	andi	r24, 0xBF	; 191
     21a:	89 bf       	out	0x39, r24	; 57

}
     21c:	08 95       	ret

0000021e <__vector_1>:
//used to stop DDS depending on active menu
//any generator is stopped by setting flag value to 0
//DDs generator which is inline ASM is stopped by setting
//CPHA bit in SPCR register
ISR(INT0_vect)
{
     21e:	1f 92       	push	r1
     220:	0f 92       	push	r0
     222:	0f b6       	in	r0, 0x3f	; 63
     224:	0f 92       	push	r0
     226:	11 24       	eor	r1, r1
SG.flag=0;//set flag to stop generator
     228:	10 92 b2 00 	sts	0x00B2, r1
SPCR|=(1<<CPHA);//using CPHA bit as stop mark
     22c:	6a 9a       	sbi	0x0d, 2	; 13
//CopyStringtoLCD(MNOFF, 13, 1 );
SG.ON=0;//set off in LCD menu
     22e:	10 92 b7 00 	sts	0x00B7, r1
loop_until_bit_is_set(BPIN, START);//wait for button release
     232:	82 9b       	sbis	0x10, 2	; 16
     234:	fe cf       	rjmp	.-4      	; 0x232 <__vector_1+0x14>
}
     236:	0f 90       	pop	r0
     238:	0f be       	out	0x3f, r0	; 63
     23a:	0f 90       	pop	r0
     23c:	1f 90       	pop	r1
     23e:	18 95       	reti

00000240 <Timer1_Start>:
	);
}

void Timer1_Start(uint8_t FMHz)
{
switch(FMHz){
     240:	82 30       	cpi	r24, 0x02	; 2
     242:	39 f0       	breq	.+14     	; 0x252 <Timer1_Start+0x12>
     244:	83 30       	cpi	r24, 0x03	; 3
     246:	70 f0       	brcs	.+28     	; 0x264 <Timer1_Start+0x24>
     248:	84 30       	cpi	r24, 0x04	; 4
     24a:	31 f0       	breq	.+12     	; 0x258 <Timer1_Start+0x18>
     24c:	88 30       	cpi	r24, 0x08	; 8
     24e:	51 f4       	brne	.+20     	; 0x264 <Timer1_Start+0x24>
     250:	06 c0       	rjmp	.+12     	; 0x25e <Timer1_Start+0x1e>
	case 1:
		//start high speed (1MHz) signal
		OCR1A=7;
		break;
	case 2:
		OCR1A=3;//2MHz
     252:	83 e0       	ldi	r24, 0x03	; 3
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	08 c0       	rjmp	.+16     	; 0x268 <Timer1_Start+0x28>
		break;
	case 4:
		OCR1A=1;//4MHz
     258:	81 e0       	ldi	r24, 0x01	; 1
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	05 c0       	rjmp	.+10     	; 0x268 <Timer1_Start+0x28>
		break;
	case 8:
		OCR1A=0;//8MHz
     25e:	1b bc       	out	0x2b, r1	; 43
     260:	1a bc       	out	0x2a, r1	; 42
     262:	04 c0       	rjmp	.+8      	; 0x26c <Timer1_Start+0x2c>
		break;
	default:
		OCR1A=7;//defauls 1MHz
     264:	87 e0       	ldi	r24, 0x07	; 7
     266:	90 e0       	ldi	r25, 0x00	; 0
     268:	9b bd       	out	0x2b, r25	; 43
     26a:	8a bd       	out	0x2a, r24	; 42
		break;}
	//Output compare toggles OC1A pin
	TCCR1A=0x40;
     26c:	80 e4       	ldi	r24, 0x40	; 64
     26e:	8f bd       	out	0x2f, r24	; 47
	//start timer without prescaler
	TCCR1B=0b00001001;
     270:	89 e0       	ldi	r24, 0x09	; 9
     272:	8e bd       	out	0x2e, r24	; 46
}
     274:	08 95       	ret

00000276 <Timer1_Stop>:
void Timer1_Stop(void)
{
	TCCR1B=0x00;//timer off
     276:	1e bc       	out	0x2e, r1	; 46
}
     278:	08 95       	ret

0000027a <LCDsendstream>:
	ECG
};
//adjust LCD stream fuinction to use with printf()
static int LCDsendstream(char c , FILE *stream)
{
LCDsendChar(c);
     27a:	0e 94 89 06 	call	0xd12	; 0xd12 <LCDsendChar>
return 0;
}
     27e:	80 e0       	ldi	r24, 0x00	; 0
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	08 95       	ret

00000284 <Freq_Update>:
			CopyStringtoLCD(MNOFF, 13, 1 );
	}
}
//update frequency value on LCD menu - more smooth display
void Freq_Update(void)
{
     284:	cf 93       	push	r28
     286:	df 93       	push	r29
if (SG.mode==6)
     288:	80 91 aa 00 	lds	r24, 0x00AA
     28c:	86 30       	cpi	r24, 0x06	; 6
     28e:	f9 f4       	brne	.+62     	; 0x2ce <Freq_Update+0x4a>
{
	LCDGotoXY(0, 1);
     290:	80 e0       	ldi	r24, 0x00	; 0
     292:	61 e0       	ldi	r22, 0x01	; 1
     294:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
	printf("    %5uHz", (uint16_t)SG.deltafreq);
     298:	80 91 b9 00 	lds	r24, 0x00B9
     29c:	90 91 ba 00 	lds	r25, 0x00BA
     2a0:	a0 91 bb 00 	lds	r26, 0x00BB
     2a4:	b0 91 bc 00 	lds	r27, 0x00BC
     2a8:	00 d0       	rcall	.+0      	; 0x2aa <Freq_Update+0x26>
     2aa:	00 d0       	rcall	.+0      	; 0x2ac <Freq_Update+0x28>
     2ac:	ed b7       	in	r30, 0x3d	; 61
     2ae:	fe b7       	in	r31, 0x3e	; 62
     2b0:	31 96       	adiw	r30, 0x01	; 1
     2b2:	20 e6       	ldi	r18, 0x60	; 96
     2b4:	30 e0       	ldi	r19, 0x00	; 0
     2b6:	cd b7       	in	r28, 0x3d	; 61
     2b8:	de b7       	in	r29, 0x3e	; 62
     2ba:	3a 83       	std	Y+2, r19	; 0x02
     2bc:	29 83       	std	Y+1, r18	; 0x01
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <printf>
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	0f 90       	pop	r0
     2cc:	0f 90       	pop	r0
}
if (SG.mode==8)
     2ce:	80 91 aa 00 	lds	r24, 0x00AA
     2d2:	88 30       	cpi	r24, 0x08	; 8
     2d4:	d9 f4       	brne	.+54     	; 0x30c <Freq_Update+0x88>
{
//if HS signal
	LCDGotoXY(0, 1);
     2d6:	80 e0       	ldi	r24, 0x00	; 0
     2d8:	61 e0       	ldi	r22, 0x01	; 1
     2da:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
	printf(" %5uMHz", SG.HSfreq);
     2de:	20 91 b8 00 	lds	r18, 0x00B8
     2e2:	00 d0       	rcall	.+0      	; 0x2e4 <Freq_Update+0x60>
     2e4:	00 d0       	rcall	.+0      	; 0x2e6 <Freq_Update+0x62>
     2e6:	ed b7       	in	r30, 0x3d	; 61
     2e8:	fe b7       	in	r31, 0x3e	; 62
     2ea:	31 96       	adiw	r30, 0x01	; 1
     2ec:	8a e6       	ldi	r24, 0x6A	; 106
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	ad b7       	in	r26, 0x3d	; 61
     2f2:	be b7       	in	r27, 0x3e	; 62
     2f4:	12 96       	adiw	r26, 0x02	; 2
     2f6:	9c 93       	st	X, r25
     2f8:	8e 93       	st	-X, r24
     2fa:	11 97       	sbiw	r26, 0x01	; 1
     2fc:	22 83       	std	Z+2, r18	; 0x02
     2fe:	13 82       	std	Z+3, r1	; 0x03
     300:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <printf>
     304:	0f 90       	pop	r0
     306:	0f 90       	pop	r0
     308:	0f 90       	pop	r0
     30a:	0f 90       	pop	r0
}
if((SG.mode==0)||(SG.mode==1)||(SG.mode==2)||(SG.mode==3)||(SG.mode==4)||(SG.mode==5))
     30c:	80 91 aa 00 	lds	r24, 0x00AA
     310:	88 23       	and	r24, r24
     312:	a1 f0       	breq	.+40     	; 0x33c <Freq_Update+0xb8>
     314:	80 91 aa 00 	lds	r24, 0x00AA
     318:	81 30       	cpi	r24, 0x01	; 1
     31a:	81 f0       	breq	.+32     	; 0x33c <Freq_Update+0xb8>
     31c:	80 91 aa 00 	lds	r24, 0x00AA
     320:	82 30       	cpi	r24, 0x02	; 2
     322:	61 f0       	breq	.+24     	; 0x33c <Freq_Update+0xb8>
     324:	80 91 aa 00 	lds	r24, 0x00AA
     328:	83 30       	cpi	r24, 0x03	; 3
     32a:	41 f0       	breq	.+16     	; 0x33c <Freq_Update+0xb8>
     32c:	80 91 aa 00 	lds	r24, 0x00AA
     330:	84 30       	cpi	r24, 0x04	; 4
     332:	21 f0       	breq	.+8      	; 0x33c <Freq_Update+0xb8>
     334:	80 91 aa 00 	lds	r24, 0x00AA
     338:	85 30       	cpi	r24, 0x05	; 5
     33a:	f9 f4       	brne	.+62     	; 0x37a <Freq_Update+0xf6>
	{
		LCDGotoXY(0, 1);
     33c:	80 e0       	ldi	r24, 0x00	; 0
     33e:	61 e0       	ldi	r22, 0x01	; 1
     340:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
		printf(" %5uHz", (uint16_t)SG.freq);
     344:	80 91 ae 00 	lds	r24, 0x00AE
     348:	90 91 af 00 	lds	r25, 0x00AF
     34c:	a0 91 b0 00 	lds	r26, 0x00B0
     350:	b0 91 b1 00 	lds	r27, 0x00B1
     354:	00 d0       	rcall	.+0      	; 0x356 <Freq_Update+0xd2>
     356:	00 d0       	rcall	.+0      	; 0x358 <Freq_Update+0xd4>
     358:	ed b7       	in	r30, 0x3d	; 61
     35a:	fe b7       	in	r31, 0x3e	; 62
     35c:	31 96       	adiw	r30, 0x01	; 1
     35e:	22 e7       	ldi	r18, 0x72	; 114
     360:	30 e0       	ldi	r19, 0x00	; 0
     362:	cd b7       	in	r28, 0x3d	; 61
     364:	de b7       	in	r29, 0x3e	; 62
     366:	3a 83       	std	Y+2, r19	; 0x02
     368:	29 83       	std	Y+1, r18	; 0x01
     36a:	93 83       	std	Z+3, r25	; 0x03
     36c:	82 83       	std	Z+2, r24	; 0x02
     36e:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <printf>
     372:	0f 90       	pop	r0
     374:	0f 90       	pop	r0
     376:	0f 90       	pop	r0
     378:	0f 90       	pop	r0
	}
}
     37a:	df 91       	pop	r29
     37c:	cf 91       	pop	r28
     37e:	08 95       	ret

00000380 <Menu_Update>:

//Initial menu
//show initial signal and frequency
//generator is off
void Menu_Update(uint8_t on)
{
     380:	1f 93       	push	r17
     382:	cf 93       	push	r28
     384:	df 93       	push	r29
     386:	18 2f       	mov	r17, r24
	LCDclr();
     388:	0e 94 c7 06 	call	0xd8e	; 0xd8e <LCDclr>
	CopyStringtoLCD(MENU[(SG.mode)], 0, 0 );
     38c:	e0 91 aa 00 	lds	r30, 0x00AA
     390:	f0 e0       	ldi	r31, 0x00	; 0
     392:	ee 0f       	add	r30, r30
     394:	ff 1f       	adc	r31, r31
     396:	e7 58       	subi	r30, 0x87	; 135
     398:	ff 4f       	sbci	r31, 0xFF	; 255
     39a:	80 81       	ld	r24, Z
     39c:	91 81       	ldd	r25, Z+1	; 0x01
     39e:	60 e0       	ldi	r22, 0x00	; 0
     3a0:	40 e0       	ldi	r20, 0x00	; 0
     3a2:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
	LCDGotoXY(0, 1);
     3a6:	80 e0       	ldi	r24, 0x00	; 0
     3a8:	61 e0       	ldi	r22, 0x01	; 1
     3aa:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
	if (SG.mode==6)
     3ae:	80 91 aa 00 	lds	r24, 0x00AA
     3b2:	86 30       	cpi	r24, 0x06	; 6
     3b4:	29 f5       	brne	.+74     	; 0x400 <Menu_Update+0x80>
		{
			CopyStringtoLCD(CLR, 0, 1 );
     3b6:	82 e1       	ldi	r24, 0x12	; 18
     3b8:	91 e0       	ldi	r25, 0x01	; 1
     3ba:	60 e0       	ldi	r22, 0x00	; 0
     3bc:	41 e0       	ldi	r20, 0x01	; 1
     3be:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
			LCDGotoXY(0, 1);
     3c2:	80 e0       	ldi	r24, 0x00	; 0
     3c4:	61 e0       	ldi	r22, 0x01	; 1
     3c6:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
			printf("    %5uHz", (uint16_t)SG.deltafreq);
     3ca:	80 91 b9 00 	lds	r24, 0x00B9
     3ce:	90 91 ba 00 	lds	r25, 0x00BA
     3d2:	a0 91 bb 00 	lds	r26, 0x00BB
     3d6:	b0 91 bc 00 	lds	r27, 0x00BC
     3da:	00 d0       	rcall	.+0      	; 0x3dc <Menu_Update+0x5c>
     3dc:	00 d0       	rcall	.+0      	; 0x3de <Menu_Update+0x5e>
     3de:	ed b7       	in	r30, 0x3d	; 61
     3e0:	fe b7       	in	r31, 0x3e	; 62
     3e2:	31 96       	adiw	r30, 0x01	; 1
     3e4:	20 e6       	ldi	r18, 0x60	; 96
     3e6:	30 e0       	ldi	r19, 0x00	; 0
     3e8:	cd b7       	in	r28, 0x3d	; 61
     3ea:	de b7       	in	r29, 0x3e	; 62
     3ec:	3a 83       	std	Y+2, r19	; 0x02
     3ee:	29 83       	std	Y+1, r18	; 0x01
     3f0:	93 83       	std	Z+3, r25	; 0x03
     3f2:	82 83       	std	Z+2, r24	; 0x02
     3f4:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <printf>
     3f8:	0f 90       	pop	r0
     3fa:	0f 90       	pop	r0
     3fc:	0f 90       	pop	r0
     3fe:	0f 90       	pop	r0
		}
	if (SG.mode==7)
     400:	80 91 aa 00 	lds	r24, 0x00AA
     404:	87 30       	cpi	r24, 0x07	; 7
     406:	61 f4       	brne	.+24     	; 0x420 <Menu_Update+0xa0>
		{
			CopyStringtoLCD(CLR, 0, 1 );
     408:	82 e1       	ldi	r24, 0x12	; 18
     40a:	91 e0       	ldi	r25, 0x01	; 1
     40c:	60 e0       	ldi	r22, 0x00	; 0
     40e:	41 e0       	ldi	r20, 0x01	; 1
     410:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
			CopyStringtoLCD(RND, 0, 1 );
     414:	8d e5       	ldi	r24, 0x5D	; 93
     416:	91 e0       	ldi	r25, 0x01	; 1
     418:	60 e0       	ldi	r22, 0x00	; 0
     41a:	41 e0       	ldi	r20, 0x01	; 1
     41c:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
		}
	if (SG.mode==8)
     420:	80 91 aa 00 	lds	r24, 0x00AA
     424:	88 30       	cpi	r24, 0x08	; 8
     426:	09 f5       	brne	.+66     	; 0x46a <__stack+0xb>
		{
		CopyStringtoLCD(CLR, 0, 1 );
     428:	82 e1       	ldi	r24, 0x12	; 18
     42a:	91 e0       	ldi	r25, 0x01	; 1
     42c:	60 e0       	ldi	r22, 0x00	; 0
     42e:	41 e0       	ldi	r20, 0x01	; 1
     430:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
		LCDGotoXY(0, 1);
     434:	80 e0       	ldi	r24, 0x00	; 0
     436:	61 e0       	ldi	r22, 0x01	; 1
     438:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
		printf(" %5uMHz", SG.HSfreq);
     43c:	20 91 b8 00 	lds	r18, 0x00B8
     440:	00 d0       	rcall	.+0      	; 0x442 <Menu_Update+0xc2>
     442:	00 d0       	rcall	.+0      	; 0x444 <Menu_Update+0xc4>
     444:	ed b7       	in	r30, 0x3d	; 61
     446:	fe b7       	in	r31, 0x3e	; 62
     448:	31 96       	adiw	r30, 0x01	; 1
     44a:	8a e6       	ldi	r24, 0x6A	; 106
     44c:	90 e0       	ldi	r25, 0x00	; 0
     44e:	ad b7       	in	r26, 0x3d	; 61
     450:	be b7       	in	r27, 0x3e	; 62
     452:	12 96       	adiw	r26, 0x02	; 2
     454:	9c 93       	st	X, r25
     456:	8e 93       	st	-X, r24
     458:	11 97       	sbiw	r26, 0x01	; 1
     45a:	22 83       	std	Z+2, r18	; 0x02
     45c:	13 82       	std	Z+3, r1	; 0x03
     45e:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <printf>
     462:	0f 90       	pop	r0
     464:	0f 90       	pop	r0
     466:	0f 90       	pop	r0
     468:	0f 90       	pop	r0
		}
	if((SG.mode==0)||(SG.mode==1)||(SG.mode==2)||(SG.mode==3)||(SG.mode==4)||(SG.mode==5))
     46a:	80 91 aa 00 	lds	r24, 0x00AA
     46e:	88 23       	and	r24, r24
     470:	a1 f0       	breq	.+40     	; 0x49a <__stack+0x3b>
     472:	80 91 aa 00 	lds	r24, 0x00AA
     476:	81 30       	cpi	r24, 0x01	; 1
     478:	81 f0       	breq	.+32     	; 0x49a <__stack+0x3b>
     47a:	80 91 aa 00 	lds	r24, 0x00AA
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	61 f0       	breq	.+24     	; 0x49a <__stack+0x3b>
     482:	80 91 aa 00 	lds	r24, 0x00AA
     486:	83 30       	cpi	r24, 0x03	; 3
     488:	41 f0       	breq	.+16     	; 0x49a <__stack+0x3b>
     48a:	80 91 aa 00 	lds	r24, 0x00AA
     48e:	84 30       	cpi	r24, 0x04	; 4
     490:	21 f0       	breq	.+8      	; 0x49a <__stack+0x3b>
     492:	80 91 aa 00 	lds	r24, 0x00AA
     496:	85 30       	cpi	r24, 0x05	; 5
     498:	29 f5       	brne	.+74     	; 0x4e4 <__stack+0x85>
		{
			CopyStringtoLCD(CLR, 0, 1 );
     49a:	82 e1       	ldi	r24, 0x12	; 18
     49c:	91 e0       	ldi	r25, 0x01	; 1
     49e:	60 e0       	ldi	r22, 0x00	; 0
     4a0:	41 e0       	ldi	r20, 0x01	; 1
     4a2:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
			LCDGotoXY(0, 1);
     4a6:	80 e0       	ldi	r24, 0x00	; 0
     4a8:	61 e0       	ldi	r22, 0x01	; 1
     4aa:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
			printf(" %5uHz", (uint16_t)SG.freq);
     4ae:	80 91 ae 00 	lds	r24, 0x00AE
     4b2:	90 91 af 00 	lds	r25, 0x00AF
     4b6:	a0 91 b0 00 	lds	r26, 0x00B0
     4ba:	b0 91 b1 00 	lds	r27, 0x00B1
     4be:	00 d0       	rcall	.+0      	; 0x4c0 <__stack+0x61>
     4c0:	00 d0       	rcall	.+0      	; 0x4c2 <__stack+0x63>
     4c2:	ed b7       	in	r30, 0x3d	; 61
     4c4:	fe b7       	in	r31, 0x3e	; 62
     4c6:	31 96       	adiw	r30, 0x01	; 1
     4c8:	22 e7       	ldi	r18, 0x72	; 114
     4ca:	30 e0       	ldi	r19, 0x00	; 0
     4cc:	cd b7       	in	r28, 0x3d	; 61
     4ce:	de b7       	in	r29, 0x3e	; 62
     4d0:	3a 83       	std	Y+2, r19	; 0x02
     4d2:	29 83       	std	Y+1, r18	; 0x01
     4d4:	93 83       	std	Z+3, r25	; 0x03
     4d6:	82 83       	std	Z+2, r24	; 0x02
     4d8:	0e 94 e9 09 	call	0x13d2	; 0x13d2 <printf>
     4dc:	0f 90       	pop	r0
     4de:	0f 90       	pop	r0
     4e0:	0f 90       	pop	r0
     4e2:	0f 90       	pop	r0
		}
	if (SG.mode!=6)
     4e4:	80 91 aa 00 	lds	r24, 0x00AA
     4e8:	86 30       	cpi	r24, 0x06	; 6
     4ea:	59 f0       	breq	.+22     	; 0x502 <__stack+0xa3>
	{
		if(on==1)
     4ec:	11 30       	cpi	r17, 0x01	; 1
     4ee:	19 f4       	brne	.+6      	; 0x4f6 <__stack+0x97>
			CopyStringtoLCD(MNON, 13, 1 );
     4f0:	86 ef       	ldi	r24, 0xF6	; 246
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	02 c0       	rjmp	.+4      	; 0x4fa <__stack+0x9b>
		else
			CopyStringtoLCD(MNOFF, 13, 1 );
     4f6:	8b ef       	ldi	r24, 0xFB	; 251
     4f8:	90 e0       	ldi	r25, 0x00	; 0
     4fa:	6d e0       	ldi	r22, 0x0D	; 13
     4fc:	41 e0       	ldi	r20, 0x01	; 1
     4fe:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
	}
}
     502:	df 91       	pop	r29
     504:	cf 91       	pop	r28
     506:	1f 91       	pop	r17
     508:	08 95       	ret

0000050a <Main_Init>:
{
	TCCR1B=0x00;//timer off
}
//main init function
void Main_Init(void)
{
     50a:	ef 92       	push	r14
     50c:	ff 92       	push	r15
     50e:	0f 93       	push	r16
     510:	1f 93       	push	r17
//stderr = &lcd_str;
stdout = &lcd_str;
     512:	87 e9       	ldi	r24, 0x97	; 151
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	90 93 c0 00 	sts	0x00C0, r25
     51a:	80 93 bf 00 	sts	0x00BF, r24
//--------init LCD----------
LCDinit();
     51e:	0e 94 2e 07 	call	0xe5c	; 0xe5c <LCDinit>
LCDclr();
     522:	0e 94 c7 06 	call	0xd8e	; 0xd8e <LCDclr>
LCDcursorOFF();
     526:	0e 94 96 07 	call	0xf2c	; 0xf2c <LCDcursorOFF>
//-------EEPROM initial values----------
if (eeprom_read_byte((uint8_t*)EEINIT)!='T')
     52a:	8f ef       	ldi	r24, 0xFF	; 255
     52c:	91 e0       	ldi	r25, 0x01	; 1
     52e:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     532:	84 35       	cpi	r24, 0x54	; 84
     534:	c9 f0       	breq	.+50     	; 0x568 <Main_Init+0x5e>
{
eeprom_write_byte((uint8_t*)EEMODE,0x00);//initial mode 0 – OUT~~~~;
     536:	80 e0       	ldi	r24, 0x00	; 0
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	60 e0       	ldi	r22, 0x00	; 0
     53c:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
eeprom_write_byte((uint8_t*)EEFREQ1,0xE8);//initial frequency 1kHz
     540:	81 e0       	ldi	r24, 0x01	; 1
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	68 ee       	ldi	r22, 0xE8	; 232
     546:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
eeprom_write_byte((uint8_t*)EEFREQ2,0x03);
     54a:	82 e0       	ldi	r24, 0x02	; 2
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	63 e0       	ldi	r22, 0x03	; 3
     550:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
eeprom_write_byte((uint8_t*)EEFREQ3,0x00);
     554:	83 e0       	ldi	r24, 0x03	; 3
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	60 e0       	ldi	r22, 0x00	; 0
     55a:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
eeprom_write_byte((uint8_t*)EEINIT,'T');//marks once that eeprom init is done
     55e:	8f ef       	ldi	r24, 0xFF	; 255
     560:	91 e0       	ldi	r25, 0x01	; 1
     562:	64 e5       	ldi	r22, 0x54	; 84
     564:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
//once this procedure is held, no more initialization is performed
}
//------restore last saved values from EEPROM------
SG.mode=eeprom_read_byte((uint8_t*)EEMODE);
     568:	80 e0       	ldi	r24, 0x00	; 0
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     570:	80 93 aa 00 	sts	0x00AA, r24
SG.fr1=eeprom_read_byte((uint8_t*)EEFREQ1);
     574:	81 e0       	ldi	r24, 0x01	; 1
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     57c:	80 93 ab 00 	sts	0x00AB, r24
SG.fr2=eeprom_read_byte((uint8_t*)EEFREQ2);
     580:	82 e0       	ldi	r24, 0x02	; 2
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     588:	80 93 ac 00 	sts	0x00AC, r24
SG.fr3=eeprom_read_byte((uint8_t*)EEFREQ3);
     58c:	83 e0       	ldi	r24, 0x03	; 3
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     594:	80 93 ad 00 	sts	0x00AD, r24
SG.freq=(((uint32_t)(SG.fr3)<<16)|((uint32_t)(SG.fr2)<<8)|((uint32_t)(SG.fr1)));
     598:	80 91 ad 00 	lds	r24, 0x00AD
     59c:	20 91 ac 00 	lds	r18, 0x00AC
     5a0:	e0 90 ab 00 	lds	r14, 0x00AB
     5a4:	99 27       	eor	r25, r25
     5a6:	87 fd       	sbrc	r24, 7
     5a8:	90 95       	com	r25
     5aa:	a9 2f       	mov	r26, r25
     5ac:	b9 2f       	mov	r27, r25
     5ae:	dc 01       	movw	r26, r24
     5b0:	99 27       	eor	r25, r25
     5b2:	88 27       	eor	r24, r24
     5b4:	30 e0       	ldi	r19, 0x00	; 0
     5b6:	40 e0       	ldi	r20, 0x00	; 0
     5b8:	50 e0       	ldi	r21, 0x00	; 0
     5ba:	54 2f       	mov	r21, r20
     5bc:	43 2f       	mov	r20, r19
     5be:	32 2f       	mov	r19, r18
     5c0:	22 27       	eor	r18, r18
     5c2:	82 2b       	or	r24, r18
     5c4:	93 2b       	or	r25, r19
     5c6:	a4 2b       	or	r26, r20
     5c8:	b5 2b       	or	r27, r21
     5ca:	ff 24       	eor	r15, r15
     5cc:	00 e0       	ldi	r16, 0x00	; 0
     5ce:	10 e0       	ldi	r17, 0x00	; 0
     5d0:	8e 29       	or	r24, r14
     5d2:	9f 29       	or	r25, r15
     5d4:	a0 2b       	or	r26, r16
     5d6:	b1 2b       	or	r27, r17
     5d8:	80 93 ae 00 	sts	0x00AE, r24
     5dc:	90 93 af 00 	sts	0x00AF, r25
     5e0:	a0 93 b0 00 	sts	0x00B0, r26
     5e4:	b0 93 b1 00 	sts	0x00B1, r27
SG.acc=SG.freq/RESOLUTION;
     5e8:	60 91 ae 00 	lds	r22, 0x00AE
     5ec:	70 91 af 00 	lds	r23, 0x00AF
     5f0:	80 91 b0 00 	lds	r24, 0x00B0
     5f4:	90 91 b1 00 	lds	r25, 0x00B1
     5f8:	0e 94 92 08 	call	0x1124	; 0x1124 <__floatunsisf>
     5fc:	20 e0       	ldi	r18, 0x00	; 0
     5fe:	30 e5       	ldi	r19, 0x50	; 80
     600:	43 ec       	ldi	r20, 0xC3	; 195
     602:	5d e3       	ldi	r21, 0x3D	; 61
     604:	0e 94 fe 07 	call	0xffc	; 0xffc <__divsf3>
     608:	0e 94 66 08 	call	0x10cc	; 0x10cc <__fixunssfsi>
     60c:	60 93 b3 00 	sts	0x00B3, r22
     610:	70 93 b4 00 	sts	0x00B4, r23
     614:	80 93 b5 00 	sts	0x00B5, r24
     618:	90 93 b6 00 	sts	0x00B6, r25
SG.flag=0;
     61c:	10 92 b2 00 	sts	0x00B2, r1
//default 1MHz HS signal freq
SG.HSfreq=1;
     620:	81 e0       	ldi	r24, 0x01	; 1
     622:	80 93 b8 00 	sts	0x00B8, r24
SG.deltafreq=100;
     626:	84 e6       	ldi	r24, 0x64	; 100
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	a0 e0       	ldi	r26, 0x00	; 0
     62c:	b0 e0       	ldi	r27, 0x00	; 0
     62e:	80 93 b9 00 	sts	0x00B9, r24
     632:	90 93 ba 00 	sts	0x00BA, r25
     636:	a0 93 bb 00 	sts	0x00BB, r26
     63a:	b0 93 bc 00 	sts	0x00BC, r27
//------------init DDS output-----------
R2RPORT=0x00;//set initial zero values
     63e:	1b ba       	out	0x1b, r1	; 27
R2RDDR=0xFF;//set A port as output
     640:	8f ef       	ldi	r24, 0xFF	; 255
     642:	8a bb       	out	0x1a, r24	; 26
//-------------set ports pins for buttons----------
BDDR&=~(_BV(START)|_BV(UP)|_BV(DOWN)|_BV(RIGHT)|_BV(LEFT));
     644:	81 b3       	in	r24, 0x11	; 17
     646:	80 7e       	andi	r24, 0xE0	; 224
     648:	81 bb       	out	0x11, r24	; 17
BPORT|=(_BV(START)|_BV(UP)|_BV(DOWN)|_BV(RIGHT)|_BV(LEFT));
     64a:	82 b3       	in	r24, 0x12	; 18
     64c:	8f 61       	ori	r24, 0x1F	; 31
     64e:	82 bb       	out	0x12, r24	; 18
//---------set ports pins for HS output---------
HSDDR|=_BV(HS);//configure as output
     650:	8d 9a       	sbi	0x11, 5	; 17
//-----------Menu init--------------
SG.ON=0;//default signal is off
     652:	10 92 b7 00 	sts	0x00B7, r1
Menu_Update(SG.ON);
     656:	80 91 b7 00 	lds	r24, 0x00B7
     65a:	0e 94 c0 01 	call	0x380	; 0x380 <Menu_Update>
	}
}
//initialize Timer2 (used for button reading)
void Timer2_Init(void)
{
	TCNT2=0x00;
     65e:	14 bc       	out	0x24, r1	; 36
	sei();
     660:	78 94       	sei
} 
//start timer2
void Timer2_Start(void)
{
	TCCR2|=(1<<CS22)|(1<<CS21); //prescaller 256 ~122 interrupts/s
     662:	85 b5       	in	r24, 0x25	; 37
     664:	86 60       	ori	r24, 0x06	; 6
     666:	85 bd       	out	0x25, r24	; 37
	TIMSK|=(1<<TOV2);//Enable Timer0 Overflow interrupts
     668:	89 b7       	in	r24, 0x39	; 57
     66a:	80 64       	ori	r24, 0x40	; 64
     66c:	89 bf       	out	0x39, r24	; 57
Menu_Update(SG.ON);
//-----------Timer Init-------------
Timer2_Init();
//Start Timer with overflow interrupts
Timer2_Start();
}
     66e:	1f 91       	pop	r17
     670:	0f 91       	pop	r16
     672:	ff 90       	pop	r15
     674:	ef 90       	pop	r14
     676:	08 95       	ret

00000678 <main>:

int main(void)
{
     678:	ef 92       	push	r14
     67a:	ff 92       	push	r15
     67c:	0f 93       	push	r16
     67e:	1f 93       	push	r17
//Initialize
Main_Init();
     680:	0e 94 85 02 	call	0x50a	; 0x50a <Main_Init>
while(1)//infinite loop 
	{
	if (SG.flag==1)
     684:	80 91 b2 00 	lds	r24, 0x00B2
     688:	81 30       	cpi	r24, 0x01	; 1
     68a:	e1 f7       	brne	.-8      	; 0x684 <main+0xc>
		{
		GICR|=(1<<INT0);//set external interrupt to enable stop
     68c:	8b b7       	in	r24, 0x3b	; 59
     68e:	80 64       	ori	r24, 0x40	; 64
     690:	8b bf       	out	0x3b, r24	; 59
		if (SG.mode==7)
     692:	80 91 aa 00 	lds	r24, 0x00AA
     696:	87 30       	cpi	r24, 0x07	; 7
     698:	41 f4       	brne	.+16     	; 0x6aa <main+0x32>
			{
			//Noise
			do
			{
				R2RPORT=rand();
     69a:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <rand>
     69e:	8b bb       	out	0x1b, r24	; 27
			}while(SG.flag==1);
     6a0:	80 91 b2 00 	lds	r24, 0x00B2
     6a4:	81 30       	cpi	r24, 0x01	; 1
     6a6:	c9 f3       	breq	.-14     	; 0x69a <main+0x22>
     6a8:	48 c0       	rjmp	.+144    	; 0x73a <main+0xc2>
			Menu_Update(SG.ON);	
			GICR&=~(1<<INT0);//|(1<<INT1);//stop external interrupt
			//start timer menu active
			Timer2_Start();
			}*/
		else if (SG.mode==8)
     6aa:	80 91 aa 00 	lds	r24, 0x00AA
     6ae:	88 30       	cpi	r24, 0x08	; 8
     6b0:	91 f4       	brne	.+36     	; 0x6d6 <main+0x5e>
			{
			//High speed signal
			Timer1_Start(SG.HSfreq);
     6b2:	80 91 b8 00 	lds	r24, 0x00B8
     6b6:	0e 94 20 01 	call	0x240	; 0x240 <Timer1_Start>
     6ba:	06 c0       	rjmp	.+12     	; 0x6c8 <main+0x50>
			while((SG.flag==1))
			{
			//not implemented
			CopyStringtoLCD(MNON, 13, 1 );
     6bc:	86 ef       	ldi	r24, 0xF6	; 246
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	6d e0       	ldi	r22, 0x0D	; 13
     6c2:	41 e0       	ldi	r20, 0x01	; 1
     6c4:	0e 94 f3 06 	call	0xde6	; 0xde6 <CopyStringtoLCD>
			}*/
		else if (SG.mode==8)
			{
			//High speed signal
			Timer1_Start(SG.HSfreq);
			while((SG.flag==1))
     6c8:	80 91 b2 00 	lds	r24, 0x00B2
     6cc:	81 30       	cpi	r24, 0x01	; 1
     6ce:	b1 f3       	breq	.-20     	; 0x6bc <main+0x44>
	//start timer without prescaler
	TCCR1B=0b00001001;
}
void Timer1_Stop(void)
{
	TCCR1B=0x00;//timer off
     6d0:	1e bc       	out	0x2e, r1	; 46
			//not implemented
			CopyStringtoLCD(MNON, 13, 1 );
			}
			Timer1_Stop();//timer off
			//set HS pin to LOW
			HSPORT&=~(1<<HS);
     6d2:	95 98       	cbi	0x12, 5	; 18
     6d4:	33 c0       	rjmp	.+102    	; 0x73c <main+0xc4>
			Timer2_Start();
			}
		else
			{
			//start DDS
			Signal_OUT(SIGNALS[SG.mode],
     6d6:	e0 91 aa 00 	lds	r30, 0x00AA
     6da:	40 91 b3 00 	lds	r20, 0x00B3
     6de:	50 91 b4 00 	lds	r21, 0x00B4
     6e2:	60 91 b5 00 	lds	r22, 0x00B5
     6e6:	70 91 b6 00 	lds	r23, 0x00B6
     6ea:	80 91 b3 00 	lds	r24, 0x00B3
     6ee:	90 91 b4 00 	lds	r25, 0x00B4
     6f2:	a0 91 b5 00 	lds	r26, 0x00B5
     6f6:	b0 91 b6 00 	lds	r27, 0x00B6
     6fa:	e0 90 b3 00 	lds	r14, 0x00B3
     6fe:	f0 90 b4 00 	lds	r15, 0x00B4
     702:	00 91 b5 00 	lds	r16, 0x00B5
     706:	10 91 b6 00 	lds	r17, 0x00B6
small modification is made - added additional command which
checks if CPHA bit is set in SPCR register if yes - exit function
*/
void static inline Signal_OUT(const uint8_t *signal, uint8_t ad2, uint8_t ad1, uint8_t ad0)
{
asm volatile(	"eor r18, r18 	;r18<-0"	"\n\t"
     70a:	89 2f       	mov	r24, r25
     70c:	9a 2f       	mov	r25, r26
     70e:	ab 2f       	mov	r26, r27
     710:	bb 27       	eor	r27, r27
     712:	ab 01       	movw	r20, r22
     714:	66 27       	eor	r22, r22
     716:	77 27       	eor	r23, r23
     718:	f0 e0       	ldi	r31, 0x00	; 0
     71a:	ee 0f       	add	r30, r30
     71c:	ff 1f       	adc	r31, r31
     71e:	e5 57       	subi	r30, 0x75	; 117
     720:	ff 4f       	sbci	r31, 0xFF	; 255
     722:	01 90       	ld	r0, Z+
     724:	f0 81       	ld	r31, Z
     726:	e0 2d       	mov	r30, r0
     728:	22 27       	eor	r18, r18
     72a:	33 27       	eor	r19, r19
     72c:	2e 0d       	add	r18, r14
     72e:	38 1f       	adc	r19, r24
     730:	e4 1f       	adc	r30, r20
     732:	c8 95       	lpm
     734:	0b ba       	out	0x1b, r0	; 27
     736:	6a 9b       	sbis	0x0d, 2	; 13
     738:	f9 cf       	rjmp	.-14     	; 0x72c <main+0xb4>
			Signal_OUT(SIGNALS[SG.mode],
						(uint8_t)((uint32_t)SG.acc>>16),
						(uint8_t)((uint32_t)SG.acc>>8),
						(uint8_t)SG.acc);
			//set signal level to 0
			R2RPORT=0x00;
     73a:	1b ba       	out	0x1b, r1	; 27
			//display generator OFF
			Menu_Update(SG.ON);
     73c:	80 91 b7 00 	lds	r24, 0x00B7
     740:	0e 94 c0 01 	call	0x380	; 0x380 <Menu_Update>
			GICR&=~(1<<INT0);//|(1<<INT1);//stop external interrupt
     744:	8b b7       	in	r24, 0x3b	; 59
     746:	8f 7b       	andi	r24, 0xBF	; 191
     748:	8b bf       	out	0x3b, r24	; 59
	sei();
} 
//start timer2
void Timer2_Start(void)
{
	TCCR2|=(1<<CS22)|(1<<CS21); //prescaller 256 ~122 interrupts/s
     74a:	85 b5       	in	r24, 0x25	; 37
     74c:	86 60       	ori	r24, 0x06	; 6
     74e:	85 bd       	out	0x25, r24	; 37
	TIMSK|=(1<<TOV2);//Enable Timer0 Overflow interrupts
     750:	89 b7       	in	r24, 0x39	; 57
     752:	80 64       	ori	r24, 0x40	; 64
     754:	89 bf       	out	0x39, r24	; 57
     756:	96 cf       	rjmp	.-212    	; 0x684 <main+0xc>

00000758 <__vector_4>:
}
//timer overflow interrupt service tourine
//checks all button status and if button is pressed
//value is updated
ISR(TIMER2_OVF_vect)
{
     758:	1f 92       	push	r1
     75a:	0f 92       	push	r0
     75c:	0f b6       	in	r0, 0x3f	; 63
     75e:	0f 92       	push	r0
     760:	11 24       	eor	r1, r1
     762:	af 92       	push	r10
     764:	bf 92       	push	r11
     766:	cf 92       	push	r12
     768:	df 92       	push	r13
     76a:	ef 92       	push	r14
     76c:	ff 92       	push	r15
     76e:	0f 93       	push	r16
     770:	1f 93       	push	r17
     772:	2f 93       	push	r18
     774:	3f 93       	push	r19
     776:	4f 93       	push	r20
     778:	5f 93       	push	r21
     77a:	6f 93       	push	r22
     77c:	7f 93       	push	r23
     77e:	8f 93       	push	r24
     780:	9f 93       	push	r25
     782:	af 93       	push	r26
     784:	bf 93       	push	r27
     786:	ef 93       	push	r30
     788:	ff 93       	push	r31
if (bit_is_clear(BPIN, UP))
     78a:	84 99       	sbic	0x10, 4	; 16
     78c:	11 c0       	rjmp	.+34     	; 0x7b0 <__vector_4+0x58>
//Button UP increments value which selects previous signal mode
//if first mode is reached - jumps to last
	{
	if (SG.mode==0)
     78e:	80 91 aa 00 	lds	r24, 0x00AA
     792:	88 23       	and	r24, r24
     794:	11 f4       	brne	.+4      	; 0x79a <__vector_4+0x42>
	{ 
		SG.mode=MN_No-1;
     796:	88 e0       	ldi	r24, 0x08	; 8
     798:	03 c0       	rjmp	.+6      	; 0x7a0 <__vector_4+0x48>
	}
	else
	{
		SG.mode--;
     79a:	80 91 aa 00 	lds	r24, 0x00AA
     79e:	81 50       	subi	r24, 0x01	; 1
     7a0:	80 93 aa 00 	sts	0x00AA, r24
	}
	//Display menu item
	Menu_Update(SG.ON);
     7a4:	80 91 b7 00 	lds	r24, 0x00B7
     7a8:	0e 94 c0 01 	call	0x380	; 0x380 <Menu_Update>
	loop_until_bit_is_set(BPIN, UP);
     7ac:	84 9b       	sbis	0x10, 4	; 16
     7ae:	fe cf       	rjmp	.-4      	; 0x7ac <__vector_4+0x54>
	}
if (bit_is_clear(BPIN, DOWN))
     7b0:	80 99       	sbic	0x10, 0	; 16
     7b2:	12 c0       	rjmp	.+36     	; 0x7d8 <__vector_4+0x80>
//Button Down decrements value which selects next signal mode
//if last mode is reached - jumps to first
	{
	if (SG.mode<(MN_No-1))
     7b4:	80 91 aa 00 	lds	r24, 0x00AA
     7b8:	88 30       	cpi	r24, 0x08	; 8
     7ba:	30 f4       	brcc	.+12     	; 0x7c8 <__vector_4+0x70>
			{ 
				SG.mode++;
     7bc:	80 91 aa 00 	lds	r24, 0x00AA
     7c0:	8f 5f       	subi	r24, 0xFF	; 255
     7c2:	80 93 aa 00 	sts	0x00AA, r24
     7c6:	02 c0       	rjmp	.+4      	; 0x7cc <__vector_4+0x74>
			}
		else
			{
				SG.mode=0;
     7c8:	10 92 aa 00 	sts	0x00AA, r1
			}
	//Display menu item
	Menu_Update(SG.ON);
     7cc:	80 91 b7 00 	lds	r24, 0x00B7
     7d0:	0e 94 c0 01 	call	0x380	; 0x380 <Menu_Update>
	loop_until_bit_is_set(BPIN, DOWN);
     7d4:	80 9b       	sbis	0x10, 0	; 16
     7d6:	fe cf       	rjmp	.-4      	; 0x7d4 <__vector_4+0x7c>
	}
if (bit_is_clear(BPIN, RIGHT))
     7d8:	83 99       	sbic	0x10, 3	; 16
     7da:	ef c0       	rjmp	.+478    	; 0x9ba <__vector_4+0x262>
//frequency increment
	{
		if(SG.mode==6)
     7dc:	80 91 aa 00 	lds	r24, 0x00AA
     7e0:	86 30       	cpi	r24, 0x06	; 6
     7e2:	a1 f5       	brne	.+104    	; 0x84c <__vector_4+0xf4>
		{
			if(SG.deltafreq==10000)
     7e4:	80 91 b9 00 	lds	r24, 0x00B9
     7e8:	90 91 ba 00 	lds	r25, 0x00BA
     7ec:	a0 91 bb 00 	lds	r26, 0x00BB
     7f0:	b0 91 bc 00 	lds	r27, 0x00BC
     7f4:	80 51       	subi	r24, 0x10	; 16
     7f6:	97 42       	sbci	r25, 0x27	; 39
     7f8:	a0 40       	sbci	r26, 0x00	; 0
     7fa:	b0 40       	sbci	r27, 0x00	; 0
     7fc:	69 f4       	brne	.+26     	; 0x818 <__vector_4+0xc0>
				SG.deltafreq=1;
     7fe:	81 e0       	ldi	r24, 0x01	; 1
     800:	90 e0       	ldi	r25, 0x00	; 0
     802:	a0 e0       	ldi	r26, 0x00	; 0
     804:	b0 e0       	ldi	r27, 0x00	; 0
     806:	80 93 b9 00 	sts	0x00B9, r24
     80a:	90 93 ba 00 	sts	0x00BA, r25
     80e:	a0 93 bb 00 	sts	0x00BB, r26
     812:	b0 93 bc 00 	sts	0x00BC, r27
     816:	16 c0       	rjmp	.+44     	; 0x844 <__vector_4+0xec>
			else
				SG.deltafreq=(SG.deltafreq*10);
     818:	60 91 b9 00 	lds	r22, 0x00B9
     81c:	70 91 ba 00 	lds	r23, 0x00BA
     820:	80 91 bb 00 	lds	r24, 0x00BB
     824:	90 91 bc 00 	lds	r25, 0x00BC
     828:	2a e0       	ldi	r18, 0x0A	; 10
     82a:	30 e0       	ldi	r19, 0x00	; 0
     82c:	40 e0       	ldi	r20, 0x00	; 0
     82e:	50 e0       	ldi	r21, 0x00	; 0
     830:	0e 94 20 09 	call	0x1240	; 0x1240 <__mulsi3>
     834:	60 93 b9 00 	sts	0x00B9, r22
     838:	70 93 ba 00 	sts	0x00BA, r23
     83c:	80 93 bb 00 	sts	0x00BB, r24
     840:	90 93 bc 00 	sts	0x00BC, r25
			Freq_Update();
     844:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
			loop_until_bit_is_set(BPIN, RIGHT);
     848:	83 9b       	sbis	0x10, 3	; 16
     84a:	fe cf       	rjmp	.-4      	; 0x848 <__vector_4+0xf0>
		}
		if (SG.mode==8)
     84c:	80 91 aa 00 	lds	r24, 0x00AA
     850:	88 30       	cpi	r24, 0x08	; 8
     852:	79 f4       	brne	.+30     	; 0x872 <__vector_4+0x11a>
			{
			//ifhigh speed signal
			if(SG.HSfreq==8)
     854:	80 91 b8 00 	lds	r24, 0x00B8
     858:	88 30       	cpi	r24, 0x08	; 8
     85a:	11 f4       	brne	.+4      	; 0x860 <__vector_4+0x108>
				SG.HSfreq=1;
     85c:	81 e0       	ldi	r24, 0x01	; 1
     85e:	03 c0       	rjmp	.+6      	; 0x866 <__vector_4+0x10e>
			else
				SG.HSfreq=(SG.HSfreq<<1);
     860:	80 91 b8 00 	lds	r24, 0x00B8
     864:	88 0f       	add	r24, r24
     866:	80 93 b8 00 	sts	0x00B8, r24
			Freq_Update();
     86a:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
			loop_until_bit_is_set(BPIN, RIGHT);
     86e:	83 9b       	sbis	0x10, 3	; 16
     870:	fe cf       	rjmp	.-4      	; 0x86e <__vector_4+0x116>
			}
		if((SG.mode==0)||(SG.mode==1)||(SG.mode==2)||(SG.mode==3)||(SG.mode==4)||(SG.mode==5))
     872:	80 91 aa 00 	lds	r24, 0x00AA
     876:	88 23       	and	r24, r24
     878:	a9 f0       	breq	.+42     	; 0x8a4 <__vector_4+0x14c>
     87a:	80 91 aa 00 	lds	r24, 0x00AA
     87e:	81 30       	cpi	r24, 0x01	; 1
     880:	89 f0       	breq	.+34     	; 0x8a4 <__vector_4+0x14c>
     882:	80 91 aa 00 	lds	r24, 0x00AA
     886:	82 30       	cpi	r24, 0x02	; 2
     888:	69 f0       	breq	.+26     	; 0x8a4 <__vector_4+0x14c>
     88a:	80 91 aa 00 	lds	r24, 0x00AA
     88e:	83 30       	cpi	r24, 0x03	; 3
     890:	49 f0       	breq	.+18     	; 0x8a4 <__vector_4+0x14c>
     892:	80 91 aa 00 	lds	r24, 0x00AA
     896:	84 30       	cpi	r24, 0x04	; 4
     898:	29 f0       	breq	.+10     	; 0x8a4 <__vector_4+0x14c>
     89a:	80 91 aa 00 	lds	r24, 0x00AA
     89e:	85 30       	cpi	r24, 0x05	; 5
     8a0:	09 f0       	breq	.+2      	; 0x8a4 <__vector_4+0x14c>
     8a2:	8b c0       	rjmp	.+278    	; 0x9ba <__vector_4+0x262>
			{
				if ((0xFFFF-SG.freq)>=SG.deltafreq)
     8a4:	80 91 ae 00 	lds	r24, 0x00AE
     8a8:	90 91 af 00 	lds	r25, 0x00AF
     8ac:	a0 91 b0 00 	lds	r26, 0x00B0
     8b0:	b0 91 b1 00 	lds	r27, 0x00B1
     8b4:	e0 90 b9 00 	lds	r14, 0x00B9
     8b8:	f0 90 ba 00 	lds	r15, 0x00BA
     8bc:	00 91 bb 00 	lds	r16, 0x00BB
     8c0:	10 91 bc 00 	lds	r17, 0x00BC
     8c4:	2f ef       	ldi	r18, 0xFF	; 255
     8c6:	3f ef       	ldi	r19, 0xFF	; 255
     8c8:	40 e0       	ldi	r20, 0x00	; 0
     8ca:	50 e0       	ldi	r21, 0x00	; 0
     8cc:	28 1b       	sub	r18, r24
     8ce:	39 0b       	sbc	r19, r25
     8d0:	4a 0b       	sbc	r20, r26
     8d2:	5b 0b       	sbc	r21, r27
     8d4:	2e 15       	cp	r18, r14
     8d6:	3f 05       	cpc	r19, r15
     8d8:	40 07       	cpc	r20, r16
     8da:	51 07       	cpc	r21, r17
     8dc:	e0 f0       	brcs	.+56     	; 0x916 <__vector_4+0x1be>
					SG.freq+=SG.deltafreq;
     8de:	20 91 ae 00 	lds	r18, 0x00AE
     8e2:	30 91 af 00 	lds	r19, 0x00AF
     8e6:	40 91 b0 00 	lds	r20, 0x00B0
     8ea:	50 91 b1 00 	lds	r21, 0x00B1
     8ee:	80 91 b9 00 	lds	r24, 0x00B9
     8f2:	90 91 ba 00 	lds	r25, 0x00BA
     8f6:	a0 91 bb 00 	lds	r26, 0x00BB
     8fa:	b0 91 bc 00 	lds	r27, 0x00BC
     8fe:	82 0f       	add	r24, r18
     900:	93 1f       	adc	r25, r19
     902:	a4 1f       	adc	r26, r20
     904:	b5 1f       	adc	r27, r21
     906:	80 93 ae 00 	sts	0x00AE, r24
     90a:	90 93 af 00 	sts	0x00AF, r25
     90e:	a0 93 b0 00 	sts	0x00B0, r26
     912:	b0 93 b1 00 	sts	0x00B1, r27
				Freq_Update();
     916:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	40 e4       	ldi	r20, 0x40	; 64
     91e:	5f e1       	ldi	r21, 0x1F	; 31
     920:	ca 01       	movw	r24, r20
     922:	01 97       	sbiw	r24, 0x01	; 1
     924:	f1 f7       	brne	.-4      	; 0x922 <__vector_4+0x1ca>
				uint8_t ii=0;
				//press button and wait for long press (~0.5s)
				do{
					_delay_ms(2);
					ii++;
     926:	2f 5f       	subi	r18, 0xFF	; 255
				}while((bit_is_clear(BPIN, RIGHT))&&(ii<=250));//wait for button release
     928:	83 9b       	sbis	0x10, 3	; 16
     92a:	04 c0       	rjmp	.+8      	; 0x934 <__vector_4+0x1dc>
				if(ii>=250)
     92c:	2a 3f       	cpi	r18, 0xFA	; 250
     92e:	08 f4       	brcc	.+2      	; 0x932 <__vector_4+0x1da>
     930:	44 c0       	rjmp	.+136    	; 0x9ba <__vector_4+0x262>
     932:	02 c0       	rjmp	.+4      	; 0x938 <__vector_4+0x1e0>
				uint8_t ii=0;
				//press button and wait for long press (~0.5s)
				do{
					_delay_ms(2);
					ii++;
				}while((bit_is_clear(BPIN, RIGHT))&&(ii<=250));//wait for button release
     934:	2b 3f       	cpi	r18, 0xFB	; 251
     936:	a1 f7       	brne	.-24     	; 0x920 <__vector_4+0x1c8>
				if(ii>=250)
				{
					do{
						if ((0xFFFF-SG.freq)>=SG.deltafreq)
     938:	6f ef       	ldi	r22, 0xFF	; 255
     93a:	e6 2e       	mov	r14, r22
     93c:	6f ef       	ldi	r22, 0xFF	; 255
     93e:	f6 2e       	mov	r15, r22
     940:	01 2d       	mov	r16, r1
     942:	11 2d       	mov	r17, r1
     944:	80 91 ae 00 	lds	r24, 0x00AE
     948:	90 91 af 00 	lds	r25, 0x00AF
     94c:	a0 91 b0 00 	lds	r26, 0x00B0
     950:	b0 91 b1 00 	lds	r27, 0x00B1
     954:	20 91 b9 00 	lds	r18, 0x00B9
     958:	30 91 ba 00 	lds	r19, 0x00BA
     95c:	40 91 bb 00 	lds	r20, 0x00BB
     960:	50 91 bc 00 	lds	r21, 0x00BC
     964:	57 01       	movw	r10, r14
     966:	68 01       	movw	r12, r16
     968:	a8 1a       	sub	r10, r24
     96a:	b9 0a       	sbc	r11, r25
     96c:	ca 0a       	sbc	r12, r26
     96e:	db 0a       	sbc	r13, r27
     970:	a2 16       	cp	r10, r18
     972:	b3 06       	cpc	r11, r19
     974:	c4 06       	cpc	r12, r20
     976:	d5 06       	cpc	r13, r21
     978:	e0 f0       	brcs	.+56     	; 0x9b2 <__vector_4+0x25a>
							SG.freq+=SG.deltafreq;
     97a:	20 91 ae 00 	lds	r18, 0x00AE
     97e:	30 91 af 00 	lds	r19, 0x00AF
     982:	40 91 b0 00 	lds	r20, 0x00B0
     986:	50 91 b1 00 	lds	r21, 0x00B1
     98a:	80 91 b9 00 	lds	r24, 0x00B9
     98e:	90 91 ba 00 	lds	r25, 0x00BA
     992:	a0 91 bb 00 	lds	r26, 0x00BB
     996:	b0 91 bc 00 	lds	r27, 0x00BC
     99a:	82 0f       	add	r24, r18
     99c:	93 1f       	adc	r25, r19
     99e:	a4 1f       	adc	r26, r20
     9a0:	b5 1f       	adc	r27, r21
     9a2:	80 93 ae 00 	sts	0x00AE, r24
     9a6:	90 93 af 00 	sts	0x00AF, r25
     9aa:	a0 93 b0 00 	sts	0x00B0, r26
     9ae:	b0 93 b1 00 	sts	0x00B1, r27
						Freq_Update();
     9b2:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
					}while(bit_is_clear(BPIN, RIGHT));//wait for button release
     9b6:	83 9b       	sbis	0x10, 3	; 16
     9b8:	c5 cf       	rjmp	.-118    	; 0x944 <__vector_4+0x1ec>
				}
			}
	}
if (bit_is_clear(BPIN, LEFT))
     9ba:	81 99       	sbic	0x10, 1	; 16
     9bc:	d4 c0       	rjmp	.+424    	; 0xb66 <__vector_4+0x40e>
//frequency decrement
	{
		if(SG.mode==6)
     9be:	80 91 aa 00 	lds	r24, 0x00AA
     9c2:	86 30       	cpi	r24, 0x06	; 6
     9c4:	69 f5       	brne	.+90     	; 0xa20 <__vector_4+0x2c8>
		{
			if(SG.deltafreq==1)
     9c6:	80 91 b9 00 	lds	r24, 0x00B9
     9ca:	90 91 ba 00 	lds	r25, 0x00BA
     9ce:	a0 91 bb 00 	lds	r26, 0x00BB
     9d2:	b0 91 bc 00 	lds	r27, 0x00BC
     9d6:	01 97       	sbiw	r24, 0x01	; 1
     9d8:	a1 05       	cpc	r26, r1
     9da:	b1 05       	cpc	r27, r1
     9dc:	29 f4       	brne	.+10     	; 0x9e8 <__vector_4+0x290>
				SG.deltafreq=10000;
     9de:	80 e1       	ldi	r24, 0x10	; 16
     9e0:	97 e2       	ldi	r25, 0x27	; 39
     9e2:	a0 e0       	ldi	r26, 0x00	; 0
     9e4:	b0 e0       	ldi	r27, 0x00	; 0
     9e6:	10 c0       	rjmp	.+32     	; 0xa08 <__vector_4+0x2b0>
			else
				SG.deltafreq=(SG.deltafreq/10);
     9e8:	60 91 b9 00 	lds	r22, 0x00B9
     9ec:	70 91 ba 00 	lds	r23, 0x00BA
     9f0:	80 91 bb 00 	lds	r24, 0x00BB
     9f4:	90 91 bc 00 	lds	r25, 0x00BC
     9f8:	2a e0       	ldi	r18, 0x0A	; 10
     9fa:	30 e0       	ldi	r19, 0x00	; 0
     9fc:	40 e0       	ldi	r20, 0x00	; 0
     9fe:	50 e0       	ldi	r21, 0x00	; 0
     a00:	0e 94 66 09 	call	0x12cc	; 0x12cc <__udivmodsi4>
     a04:	c9 01       	movw	r24, r18
     a06:	da 01       	movw	r26, r20
     a08:	80 93 b9 00 	sts	0x00B9, r24
     a0c:	90 93 ba 00 	sts	0x00BA, r25
     a10:	a0 93 bb 00 	sts	0x00BB, r26
     a14:	b0 93 bc 00 	sts	0x00BC, r27
			Freq_Update();
     a18:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
			loop_until_bit_is_set(BPIN, LEFT);
     a1c:	81 9b       	sbis	0x10, 1	; 16
     a1e:	fe cf       	rjmp	.-4      	; 0xa1c <__vector_4+0x2c4>
		}
		if (SG.mode==8)
     a20:	90 91 aa 00 	lds	r25, 0x00AA
     a24:	98 30       	cpi	r25, 0x08	; 8
     a26:	81 f4       	brne	.+32     	; 0xa48 <__vector_4+0x2f0>
			{
			//ifhigh speed signal
			if(SG.HSfreq==1)
     a28:	80 91 b8 00 	lds	r24, 0x00B8
     a2c:	81 30       	cpi	r24, 0x01	; 1
     a2e:	19 f4       	brne	.+6      	; 0xa36 <__vector_4+0x2de>
				SG.HSfreq=8;
     a30:	90 93 b8 00 	sts	0x00B8, r25
     a34:	05 c0       	rjmp	.+10     	; 0xa40 <__vector_4+0x2e8>
			else
				SG.HSfreq=(SG.HSfreq>>1);
     a36:	80 91 b8 00 	lds	r24, 0x00B8
     a3a:	86 95       	lsr	r24
     a3c:	80 93 b8 00 	sts	0x00B8, r24
			Freq_Update();
     a40:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
			loop_until_bit_is_set(BPIN, LEFT);
     a44:	81 9b       	sbis	0x10, 1	; 16
     a46:	fe cf       	rjmp	.-4      	; 0xa44 <__vector_4+0x2ec>
			}
		if ((SG.mode==0)||(SG.mode==1)||(SG.mode==2)||(SG.mode==3)||(SG.mode==4)||(SG.mode==5))
     a48:	80 91 aa 00 	lds	r24, 0x00AA
     a4c:	88 23       	and	r24, r24
     a4e:	a9 f0       	breq	.+42     	; 0xa7a <__vector_4+0x322>
     a50:	80 91 aa 00 	lds	r24, 0x00AA
     a54:	81 30       	cpi	r24, 0x01	; 1
     a56:	89 f0       	breq	.+34     	; 0xa7a <__vector_4+0x322>
     a58:	80 91 aa 00 	lds	r24, 0x00AA
     a5c:	82 30       	cpi	r24, 0x02	; 2
     a5e:	69 f0       	breq	.+26     	; 0xa7a <__vector_4+0x322>
     a60:	80 91 aa 00 	lds	r24, 0x00AA
     a64:	83 30       	cpi	r24, 0x03	; 3
     a66:	49 f0       	breq	.+18     	; 0xa7a <__vector_4+0x322>
     a68:	80 91 aa 00 	lds	r24, 0x00AA
     a6c:	84 30       	cpi	r24, 0x04	; 4
     a6e:	29 f0       	breq	.+10     	; 0xa7a <__vector_4+0x322>
     a70:	80 91 aa 00 	lds	r24, 0x00AA
     a74:	85 30       	cpi	r24, 0x05	; 5
     a76:	09 f0       	breq	.+2      	; 0xa7a <__vector_4+0x322>
     a78:	76 c0       	rjmp	.+236    	; 0xb66 <__vector_4+0x40e>
			{
				if (SG.freq>=SG.deltafreq)
     a7a:	20 91 ae 00 	lds	r18, 0x00AE
     a7e:	30 91 af 00 	lds	r19, 0x00AF
     a82:	40 91 b0 00 	lds	r20, 0x00B0
     a86:	50 91 b1 00 	lds	r21, 0x00B1
     a8a:	80 91 b9 00 	lds	r24, 0x00B9
     a8e:	90 91 ba 00 	lds	r25, 0x00BA
     a92:	a0 91 bb 00 	lds	r26, 0x00BB
     a96:	b0 91 bc 00 	lds	r27, 0x00BC
     a9a:	28 17       	cp	r18, r24
     a9c:	39 07       	cpc	r19, r25
     a9e:	4a 07       	cpc	r20, r26
     aa0:	5b 07       	cpc	r21, r27
     aa2:	e0 f0       	brcs	.+56     	; 0xadc <__vector_4+0x384>
					SG.freq-=SG.deltafreq;
     aa4:	80 91 ae 00 	lds	r24, 0x00AE
     aa8:	90 91 af 00 	lds	r25, 0x00AF
     aac:	a0 91 b0 00 	lds	r26, 0x00B0
     ab0:	b0 91 b1 00 	lds	r27, 0x00B1
     ab4:	20 91 b9 00 	lds	r18, 0x00B9
     ab8:	30 91 ba 00 	lds	r19, 0x00BA
     abc:	40 91 bb 00 	lds	r20, 0x00BB
     ac0:	50 91 bc 00 	lds	r21, 0x00BC
     ac4:	82 1b       	sub	r24, r18
     ac6:	93 0b       	sbc	r25, r19
     ac8:	a4 0b       	sbc	r26, r20
     aca:	b5 0b       	sbc	r27, r21
     acc:	80 93 ae 00 	sts	0x00AE, r24
     ad0:	90 93 af 00 	sts	0x00AF, r25
     ad4:	a0 93 b0 00 	sts	0x00B0, r26
     ad8:	b0 93 b1 00 	sts	0x00B1, r27
				Freq_Update();
     adc:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
     ae0:	20 e0       	ldi	r18, 0x00	; 0
     ae2:	40 e4       	ldi	r20, 0x40	; 64
     ae4:	5f e1       	ldi	r21, 0x1F	; 31
     ae6:	ca 01       	movw	r24, r20
     ae8:	01 97       	sbiw	r24, 0x01	; 1
     aea:	f1 f7       	brne	.-4      	; 0xae8 <__vector_4+0x390>
				uint8_t ii=0;
				//press button and wait for long press (~0.5s)
				do{
					_delay_ms(2);
					ii++;
     aec:	2f 5f       	subi	r18, 0xFF	; 255
				}while((bit_is_clear(BPIN, LEFT))&&(ii<=250));//wait for button release
     aee:	81 9b       	sbis	0x10, 1	; 16
     af0:	03 c0       	rjmp	.+6      	; 0xaf8 <__vector_4+0x3a0>
				if(ii>=250)
     af2:	2a 3f       	cpi	r18, 0xFA	; 250
     af4:	c0 f1       	brcs	.+112    	; 0xb66 <__vector_4+0x40e>
     af6:	02 c0       	rjmp	.+4      	; 0xafc <__vector_4+0x3a4>
				uint8_t ii=0;
				//press button and wait for long press (~0.5s)
				do{
					_delay_ms(2);
					ii++;
				}while((bit_is_clear(BPIN, LEFT))&&(ii<=250));//wait for button release
     af8:	2b 3f       	cpi	r18, 0xFB	; 251
     afa:	a9 f7       	brne	.-22     	; 0xae6 <__vector_4+0x38e>
				if(ii>=250)
				{
					do{
						if (SG.freq>=SG.deltafreq)
     afc:	20 91 ae 00 	lds	r18, 0x00AE
     b00:	30 91 af 00 	lds	r19, 0x00AF
     b04:	40 91 b0 00 	lds	r20, 0x00B0
     b08:	50 91 b1 00 	lds	r21, 0x00B1
     b0c:	80 91 b9 00 	lds	r24, 0x00B9
     b10:	90 91 ba 00 	lds	r25, 0x00BA
     b14:	a0 91 bb 00 	lds	r26, 0x00BB
     b18:	b0 91 bc 00 	lds	r27, 0x00BC
     b1c:	28 17       	cp	r18, r24
     b1e:	39 07       	cpc	r19, r25
     b20:	4a 07       	cpc	r20, r26
     b22:	5b 07       	cpc	r21, r27
     b24:	e0 f0       	brcs	.+56     	; 0xb5e <__vector_4+0x406>
							SG.freq-=SG.deltafreq;
     b26:	80 91 ae 00 	lds	r24, 0x00AE
     b2a:	90 91 af 00 	lds	r25, 0x00AF
     b2e:	a0 91 b0 00 	lds	r26, 0x00B0
     b32:	b0 91 b1 00 	lds	r27, 0x00B1
     b36:	20 91 b9 00 	lds	r18, 0x00B9
     b3a:	30 91 ba 00 	lds	r19, 0x00BA
     b3e:	40 91 bb 00 	lds	r20, 0x00BB
     b42:	50 91 bc 00 	lds	r21, 0x00BC
     b46:	82 1b       	sub	r24, r18
     b48:	93 0b       	sbc	r25, r19
     b4a:	a4 0b       	sbc	r26, r20
     b4c:	b5 0b       	sbc	r27, r21
     b4e:	80 93 ae 00 	sts	0x00AE, r24
     b52:	90 93 af 00 	sts	0x00AF, r25
     b56:	a0 93 b0 00 	sts	0x00B0, r26
     b5a:	b0 93 b1 00 	sts	0x00B1, r27
						Freq_Update();
     b5e:	0e 94 42 01 	call	0x284	; 0x284 <Freq_Update>
					}while(bit_is_clear(BPIN, LEFT));//wait for button release
     b62:	81 9b       	sbis	0x10, 1	; 16
     b64:	cb cf       	rjmp	.-106    	; 0xafc <__vector_4+0x3a4>
				}
			}
	}
if (bit_is_clear(BPIN, START))
     b66:	82 99       	sbic	0x10, 2	; 16
     b68:	bb c0       	rjmp	.+374    	; 0xce0 <__vector_4+0x588>
	{
if(SG.mode!=6)
     b6a:	80 91 aa 00 	lds	r24, 0x00AA
     b6e:	86 30       	cpi	r24, 0x06	; 6
     b70:	09 f4       	brne	.+2      	; 0xb74 <__vector_4+0x41c>
     b72:	b4 c0       	rjmp	.+360    	; 0xcdc <__vector_4+0x584>
	{
		//saving last configuration
		SG.fr1=(uint8_t)(SG.freq);
     b74:	80 91 ae 00 	lds	r24, 0x00AE
     b78:	90 91 af 00 	lds	r25, 0x00AF
     b7c:	a0 91 b0 00 	lds	r26, 0x00B0
     b80:	b0 91 b1 00 	lds	r27, 0x00B1
     b84:	80 93 ab 00 	sts	0x00AB, r24
		SG.fr2=(uint8_t)(SG.freq>>8);
     b88:	80 91 ae 00 	lds	r24, 0x00AE
     b8c:	90 91 af 00 	lds	r25, 0x00AF
     b90:	a0 91 b0 00 	lds	r26, 0x00B0
     b94:	b0 91 b1 00 	lds	r27, 0x00B1
     b98:	89 2f       	mov	r24, r25
     b9a:	9a 2f       	mov	r25, r26
     b9c:	ab 2f       	mov	r26, r27
     b9e:	bb 27       	eor	r27, r27
     ba0:	80 93 ac 00 	sts	0x00AC, r24
		SG.fr3=(uint8_t)(SG.freq>>16);
     ba4:	80 91 ae 00 	lds	r24, 0x00AE
     ba8:	90 91 af 00 	lds	r25, 0x00AF
     bac:	a0 91 b0 00 	lds	r26, 0x00B0
     bb0:	b0 91 b1 00 	lds	r27, 0x00B1
     bb4:	cd 01       	movw	r24, r26
     bb6:	aa 27       	eor	r26, r26
     bb8:	bb 27       	eor	r27, r27
     bba:	80 93 ad 00 	sts	0x00AD, r24
		if (eeprom_read_byte((uint8_t*)EEMODE)!=SG.mode) eeprom_write_byte((uint8_t*)EEMODE,SG.mode);
     bbe:	80 e0       	ldi	r24, 0x00	; 0
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     bc6:	90 91 aa 00 	lds	r25, 0x00AA
     bca:	89 17       	cp	r24, r25
     bcc:	31 f0       	breq	.+12     	; 0xbda <__vector_4+0x482>
     bce:	60 91 aa 00 	lds	r22, 0x00AA
     bd2:	80 e0       	ldi	r24, 0x00	; 0
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
		if (eeprom_read_byte((uint8_t*)EEFREQ1)!=SG.fr1) eeprom_write_byte((uint8_t*)EEFREQ1,SG.fr1);
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     be2:	90 91 ab 00 	lds	r25, 0x00AB
     be6:	89 17       	cp	r24, r25
     be8:	31 f0       	breq	.+12     	; 0xbf6 <__vector_4+0x49e>
     bea:	60 91 ab 00 	lds	r22, 0x00AB
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
		if (eeprom_read_byte((uint8_t*)EEFREQ2)!=SG.fr2) eeprom_write_byte((uint8_t*)EEFREQ2,SG.fr2);
     bf6:	82 e0       	ldi	r24, 0x02	; 2
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     bfe:	90 91 ac 00 	lds	r25, 0x00AC
     c02:	89 17       	cp	r24, r25
     c04:	31 f0       	breq	.+12     	; 0xc12 <__vector_4+0x4ba>
     c06:	60 91 ac 00 	lds	r22, 0x00AC
     c0a:	82 e0       	ldi	r24, 0x02	; 2
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
		if (eeprom_read_byte((uint8_t*)EEFREQ3)!=SG.fr3) eeprom_write_byte((uint8_t*)EEFREQ3,SG.fr3);
     c12:	83 e0       	ldi	r24, 0x03	; 3
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__eerd_byte_m16>
     c1a:	20 91 ad 00 	lds	r18, 0x00AD
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	33 27       	eor	r19, r19
     c22:	27 fd       	sbrc	r18, 7
     c24:	30 95       	com	r19
     c26:	82 17       	cp	r24, r18
     c28:	93 07       	cpc	r25, r19
     c2a:	31 f0       	breq	.+12     	; 0xc38 <__vector_4+0x4e0>
     c2c:	60 91 ad 00 	lds	r22, 0x00AD
     c30:	83 e0       	ldi	r24, 0x03	; 3
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <__eewr_byte_m16>
		//Calculate frequency value from restored EEPROM values
		SG.freq=(((uint32_t)(SG.fr3)<<16)|((uint32_t)(SG.fr2)<<8)|((uint32_t)(SG.fr1)));
     c38:	80 91 ad 00 	lds	r24, 0x00AD
     c3c:	20 91 ac 00 	lds	r18, 0x00AC
     c40:	e0 90 ab 00 	lds	r14, 0x00AB
     c44:	99 27       	eor	r25, r25
     c46:	87 fd       	sbrc	r24, 7
     c48:	90 95       	com	r25
     c4a:	a9 2f       	mov	r26, r25
     c4c:	b9 2f       	mov	r27, r25
     c4e:	dc 01       	movw	r26, r24
     c50:	99 27       	eor	r25, r25
     c52:	88 27       	eor	r24, r24
     c54:	30 e0       	ldi	r19, 0x00	; 0
     c56:	40 e0       	ldi	r20, 0x00	; 0
     c58:	50 e0       	ldi	r21, 0x00	; 0
     c5a:	54 2f       	mov	r21, r20
     c5c:	43 2f       	mov	r20, r19
     c5e:	32 2f       	mov	r19, r18
     c60:	22 27       	eor	r18, r18
     c62:	82 2b       	or	r24, r18
     c64:	93 2b       	or	r25, r19
     c66:	a4 2b       	or	r26, r20
     c68:	b5 2b       	or	r27, r21
     c6a:	ff 24       	eor	r15, r15
     c6c:	00 e0       	ldi	r16, 0x00	; 0
     c6e:	10 e0       	ldi	r17, 0x00	; 0
     c70:	8e 29       	or	r24, r14
     c72:	9f 29       	or	r25, r15
     c74:	a0 2b       	or	r26, r16
     c76:	b1 2b       	or	r27, r17
     c78:	80 93 ae 00 	sts	0x00AE, r24
     c7c:	90 93 af 00 	sts	0x00AF, r25
     c80:	a0 93 b0 00 	sts	0x00B0, r26
     c84:	b0 93 b1 00 	sts	0x00B1, r27
		//calculate accumulator value
		SG.acc=SG.freq/RESOLUTION;
     c88:	60 91 ae 00 	lds	r22, 0x00AE
     c8c:	70 91 af 00 	lds	r23, 0x00AF
     c90:	80 91 b0 00 	lds	r24, 0x00B0
     c94:	90 91 b1 00 	lds	r25, 0x00B1
     c98:	0e 94 92 08 	call	0x1124	; 0x1124 <__floatunsisf>
     c9c:	20 e0       	ldi	r18, 0x00	; 0
     c9e:	30 e5       	ldi	r19, 0x50	; 80
     ca0:	43 ec       	ldi	r20, 0xC3	; 195
     ca2:	5d e3       	ldi	r21, 0x3D	; 61
     ca4:	0e 94 fe 07 	call	0xffc	; 0xffc <__divsf3>
     ca8:	0e 94 66 08 	call	0x10cc	; 0x10cc <__fixunssfsi>
     cac:	60 93 b3 00 	sts	0x00B3, r22
     cb0:	70 93 b4 00 	sts	0x00B4, r23
     cb4:	80 93 b5 00 	sts	0x00B5, r24
     cb8:	90 93 b6 00 	sts	0x00B6, r25
		SG.flag=1;//set flag to start generator
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	80 93 b2 00 	sts	0x00B2, r24
		SG.ON=1;//set ON on LCD menu
     cc2:	80 93 b7 00 	sts	0x00B7, r24
		SPCR&=~(1<<CPHA);//clear CPHA bit in SPCR register to allow DDS
     cc6:	6a 98       	cbi	0x0d, 2	; 13
	TIMSK|=(1<<TOV2);//Enable Timer0 Overflow interrupts
}
//stop timer 2
void Timer2_Stop(void)
{
	TCCR0&=~((1<<CS22)|(1<<CS21)); //Stop timer0
     cc8:	83 b7       	in	r24, 0x33	; 51
     cca:	89 7f       	andi	r24, 0xF9	; 249
     ccc:	83 bf       	out	0x33, r24	; 51
	TIMSK&=~(1<<TOV2);//Disable Timer0 Overflow interrupts
     cce:	89 b7       	in	r24, 0x39	; 57
     cd0:	8f 7b       	andi	r24, 0xBF	; 191
     cd2:	89 bf       	out	0x39, r24	; 57
		SG.ON=1;//set ON on LCD menu
		SPCR&=~(1<<CPHA);//clear CPHA bit in SPCR register to allow DDS
		//Stop timer2 - menu inactive
		Timer2_Stop();
		//display ON on LCD
		Menu_Update(SG.ON);
     cd4:	80 91 b7 00 	lds	r24, 0x00B7
     cd8:	0e 94 c0 01 	call	0x380	; 0x380 <Menu_Update>
	}
	loop_until_bit_is_set(BPIN, START);//wait for button release
     cdc:	82 9b       	sbis	0x10, 2	; 16
     cde:	fe cf       	rjmp	.-4      	; 0xcdc <__vector_4+0x584>
	}
}
     ce0:	ff 91       	pop	r31
     ce2:	ef 91       	pop	r30
     ce4:	bf 91       	pop	r27
     ce6:	af 91       	pop	r26
     ce8:	9f 91       	pop	r25
     cea:	8f 91       	pop	r24
     cec:	7f 91       	pop	r23
     cee:	6f 91       	pop	r22
     cf0:	5f 91       	pop	r21
     cf2:	4f 91       	pop	r20
     cf4:	3f 91       	pop	r19
     cf6:	2f 91       	pop	r18
     cf8:	1f 91       	pop	r17
     cfa:	0f 91       	pop	r16
     cfc:	ff 90       	pop	r15
     cfe:	ef 90       	pop	r14
     d00:	df 90       	pop	r13
     d02:	cf 90       	pop	r12
     d04:	bf 90       	pop	r11
     d06:	af 90       	pop	r10
     d08:	0f 90       	pop	r0
     d0a:	0f be       	out	0x3f, r0	; 63
     d0c:	0f 90       	pop	r0
     d0e:	1f 90       	pop	r1
     d10:	18 95       	reti

00000d12 <LCDsendChar>:
void LCDsendChar(uint8_t ch)		//Sends Char to LCD
{

#ifdef LCD_4bit
	//4 bit part
	LDP=(ch&0b11110000);
     d12:	28 2f       	mov	r18, r24
     d14:	20 7f       	andi	r18, 0xF0	; 240
     d16:	25 bb       	out	0x15, r18	; 21
	LCP|=1<<LCD_RS;
     d18:	a8 9a       	sbi	0x15, 0	; 21
	LCP|=1<<LCD_E;		
     d1a:	aa 9a       	sbi	0x15, 2	; 21
     d1c:	20 ea       	ldi	r18, 0xA0	; 160
     d1e:	3f e0       	ldi	r19, 0x0F	; 15
     d20:	f9 01       	movw	r30, r18
     d22:	31 97       	sbiw	r30, 0x01	; 1
     d24:	f1 f7       	brne	.-4      	; 0xd22 <LCDsendChar+0x10>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);	
     d26:	aa 98       	cbi	0x15, 2	; 21
	LCP&=~(1<<LCD_RS);
     d28:	a8 98       	cbi	0x15, 0	; 21
     d2a:	f9 01       	movw	r30, r18
     d2c:	31 97       	sbiw	r30, 0x01	; 1
     d2e:	f1 f7       	brne	.-4      	; 0xd2c <LCDsendChar+0x1a>
	_delay_ms(1);
	LDP=((ch&0b00001111)<<4);
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	44 e0       	ldi	r20, 0x04	; 4
     d34:	88 0f       	add	r24, r24
     d36:	99 1f       	adc	r25, r25
     d38:	4a 95       	dec	r20
     d3a:	e1 f7       	brne	.-8      	; 0xd34 <LCDsendChar+0x22>
     d3c:	85 bb       	out	0x15, r24	; 21
	LCP|=1<<LCD_RS;
     d3e:	a8 9a       	sbi	0x15, 0	; 21
	LCP|=1<<LCD_E;		
     d40:	aa 9a       	sbi	0x15, 2	; 21
     d42:	c9 01       	movw	r24, r18
     d44:	01 97       	sbiw	r24, 0x01	; 1
     d46:	f1 f7       	brne	.-4      	; 0xd44 <LCDsendChar+0x32>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);	
     d48:	aa 98       	cbi	0x15, 2	; 21
	LCP&=~(1<<LCD_RS);
     d4a:	a8 98       	cbi	0x15, 0	; 21
     d4c:	c9 01       	movw	r24, r18
     d4e:	01 97       	sbiw	r24, 0x01	; 1
     d50:	f1 f7       	brne	.-4      	; 0xd4e <LCDsendChar+0x3c>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);	
	LCP&=~(1<<LCD_RS);
	_delay_ms(1);
#endif
}
     d52:	08 95       	ret

00000d54 <LCDsendCommand>:
void LCDsendCommand(uint8_t cmd)	//Sends Command to LCD
{
#ifdef LCD_4bit	
	//4 bit part
	LDP=(cmd&0b11110000);
     d54:	28 2f       	mov	r18, r24
     d56:	20 7f       	andi	r18, 0xF0	; 240
     d58:	25 bb       	out	0x15, r18	; 21
	LCP|=1<<LCD_E;		
     d5a:	aa 9a       	sbi	0x15, 2	; 21
     d5c:	20 ea       	ldi	r18, 0xA0	; 160
     d5e:	3f e0       	ldi	r19, 0x0F	; 15
     d60:	f9 01       	movw	r30, r18
     d62:	31 97       	sbiw	r30, 0x01	; 1
     d64:	f1 f7       	brne	.-4      	; 0xd62 <LCDsendCommand+0xe>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);
     d66:	aa 98       	cbi	0x15, 2	; 21
     d68:	f9 01       	movw	r30, r18
     d6a:	31 97       	sbiw	r30, 0x01	; 1
     d6c:	f1 f7       	brne	.-4      	; 0xd6a <LCDsendCommand+0x16>
	_delay_ms(1);
	LDP=((cmd&0b00001111)<<4);	
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	54 e0       	ldi	r21, 0x04	; 4
     d72:	88 0f       	add	r24, r24
     d74:	99 1f       	adc	r25, r25
     d76:	5a 95       	dec	r21
     d78:	e1 f7       	brne	.-8      	; 0xd72 <LCDsendCommand+0x1e>
     d7a:	85 bb       	out	0x15, r24	; 21
	LCP|=1<<LCD_E;		
     d7c:	aa 9a       	sbi	0x15, 2	; 21
     d7e:	c9 01       	movw	r24, r18
     d80:	01 97       	sbiw	r24, 0x01	; 1
     d82:	f1 f7       	brne	.-4      	; 0xd80 <LCDsendCommand+0x2c>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);
     d84:	aa 98       	cbi	0x15, 2	; 21
     d86:	c9 01       	movw	r24, r18
     d88:	01 97       	sbiw	r24, 0x01	; 1
     d8a:	f1 f7       	brne	.-4      	; 0xd88 <LCDsendCommand+0x34>
	LCP|=1<<LCD_E;		
	_delay_ms(1);
	LCP&=~(1<<LCD_E);
	_delay_ms(1);	
#endif
}
     d8c:	08 95       	ret

00000d8e <LCDclr>:

#endif
}			
void LCDclr(void)				//Clears LCD
{
	LCDsendCommand(1<<LCD_CLR);
     d8e:	81 e0       	ldi	r24, 0x01	; 1
     d90:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
}
     d94:	08 95       	ret

00000d96 <LCDhome>:
void LCDhome(void)			//LCD cursor home
{
	LCDsendCommand(1<<LCD_HOME);
     d96:	82 e0       	ldi	r24, 0x02	; 2
     d98:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
}
     d9c:	08 95       	ret

00000d9e <LCDstring>:
void LCDstring(uint8_t* data, uint8_t nBytes)	//Outputs string to LCD
{
     d9e:	0f 93       	push	r16
     da0:	1f 93       	push	r17
     da2:	cf 93       	push	r28
     da4:	df 93       	push	r29
     da6:	06 2f       	mov	r16, r22
register uint8_t i;

	// check to make sure we have a good pointer
	if (!data) return;
     da8:	00 97       	sbiw	r24, 0x00	; 0
     daa:	49 f0       	breq	.+18     	; 0xdbe <LCDstring+0x20>
     dac:	ec 01       	movw	r28, r24
     dae:	10 e0       	ldi	r17, 0x00	; 0
     db0:	04 c0       	rjmp	.+8      	; 0xdba <LCDstring+0x1c>

	// print data
	for(i=0; i<nBytes; i++)
	{
		LCDsendChar(data[i]);
     db2:	89 91       	ld	r24, Y+
     db4:	0e 94 89 06 	call	0xd12	; 0xd12 <LCDsendChar>

	// check to make sure we have a good pointer
	if (!data) return;

	// print data
	for(i=0; i<nBytes; i++)
     db8:	1f 5f       	subi	r17, 0xFF	; 255
     dba:	10 17       	cp	r17, r16
     dbc:	d0 f3       	brcs	.-12     	; 0xdb2 <LCDstring+0x14>
	{
		LCDsendChar(data[i]);
	}
}
     dbe:	df 91       	pop	r29
     dc0:	cf 91       	pop	r28
     dc2:	1f 91       	pop	r17
     dc4:	0f 91       	pop	r16
     dc6:	08 95       	ret

00000dc8 <LCDGotoXY>:
void LCDGotoXY(uint8_t x, uint8_t y)	//Cursor to X Y position
{
	register uint8_t DDRAMAddr;
	// remap lines into proper order
	switch(y)
     dc8:	62 30       	cpi	r22, 0x02	; 2
     dca:	31 f0       	breq	.+12     	; 0xdd8 <LCDGotoXY+0x10>
     dcc:	63 30       	cpi	r22, 0x03	; 3
     dce:	31 f0       	breq	.+12     	; 0xddc <LCDGotoXY+0x14>
     dd0:	61 30       	cpi	r22, 0x01	; 1
     dd2:	29 f4       	brne	.+10     	; 0xdde <LCDGotoXY+0x16>
	{
	case 0: DDRAMAddr = LCD_LINE0_DDRAMADDR+x; break;
	case 1: DDRAMAddr = LCD_LINE1_DDRAMADDR+x; break;
     dd4:	80 5c       	subi	r24, 0xC0	; 192
     dd6:	03 c0       	rjmp	.+6      	; 0xdde <LCDGotoXY+0x16>
	case 2: DDRAMAddr = LCD_LINE2_DDRAMADDR+x; break;
     dd8:	8c 5e       	subi	r24, 0xEC	; 236
     dda:	01 c0       	rjmp	.+2      	; 0xdde <LCDGotoXY+0x16>
	case 3: DDRAMAddr = LCD_LINE3_DDRAMADDR+x; break;
     ddc:	8c 5a       	subi	r24, 0xAC	; 172
	default: DDRAMAddr = LCD_LINE0_DDRAMADDR+x;
	}
	// set data address
	LCDsendCommand(1<<LCD_DDRAM | DDRAMAddr);
     dde:	80 68       	ori	r24, 0x80	; 128
     de0:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
	
}
     de4:	08 95       	ret

00000de6 <CopyStringtoLCD>:
//Copies string from flash memory to LCD at x y position
//const uint8_t welcomeln1[] PROGMEM="AVR LCD DEMO\0";
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
     de6:	1f 93       	push	r17
     de8:	cf 93       	push	r28
     dea:	df 93       	push	r29
     dec:	ec 01       	movw	r28, r24
     dee:	86 2f       	mov	r24, r22
	uint8_t i;
	LCDGotoXY(x,y);
     df0:	64 2f       	mov	r22, r20
     df2:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <LCDGotoXY>
     df6:	10 e0       	ldi	r17, 0x00	; 0
     df8:	03 c0       	rjmp	.+6      	; 0xe00 <CopyStringtoLCD+0x1a>
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
     dfa:	0e 94 89 06 	call	0xd12	; 0xd12 <LCDsendChar>
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
	uint8_t i;
	LCDGotoXY(x,y);
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
     dfe:	1f 5f       	subi	r17, 0xFF	; 255
     e00:	fe 01       	movw	r30, r28
     e02:	e1 0f       	add	r30, r17
     e04:	f1 1d       	adc	r31, r1
     e06:	84 91       	lpm	r24, Z+
     e08:	88 23       	and	r24, r24
     e0a:	b9 f7       	brne	.-18     	; 0xdfa <CopyStringtoLCD+0x14>
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
	}
}
     e0c:	df 91       	pop	r29
     e0e:	cf 91       	pop	r28
     e10:	1f 91       	pop	r17
     e12:	08 95       	ret

00000e14 <LCDdefinechar>:
0b00000000,
0b00000000
};
LCDdefinechar(backslash,0);
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
     e14:	ef 92       	push	r14
     e16:	ff 92       	push	r15
     e18:	0f 93       	push	r16
     e1a:	1f 93       	push	r17
     e1c:	cf 93       	push	r28
     e1e:	df 93       	push	r29
     e20:	7c 01       	movw	r14, r24
     e22:	16 2f       	mov	r17, r22
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
     e24:	11 0f       	add	r17, r17
     e26:	11 0f       	add	r17, r17
     e28:	11 0f       	add	r17, r17
     e2a:	10 64       	ori	r17, 0x40	; 64
     e2c:	c0 e0       	ldi	r28, 0x00	; 0
     e2e:	d0 e0       	ldi	r29, 0x00	; 0
	for (i=0; i<8; i++){
		pcc=pgm_read_byte(&pc[i]);
     e30:	f7 01       	movw	r30, r14
     e32:	ec 0f       	add	r30, r28
     e34:	fd 1f       	adc	r31, r29
     e36:	04 91       	lpm	r16, Z+
		LCDsendCommand(a++);
     e38:	81 2f       	mov	r24, r17
     e3a:	8c 0f       	add	r24, r28
     e3c:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
		LCDsendChar(pcc);
     e40:	80 2f       	mov	r24, r16
     e42:	0e 94 89 06 	call	0xd12	; 0xd12 <LCDsendChar>
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
	for (i=0; i<8; i++){
     e46:	21 96       	adiw	r28, 0x01	; 1
     e48:	c8 30       	cpi	r28, 0x08	; 8
     e4a:	d1 05       	cpc	r29, r1
     e4c:	89 f7       	brne	.-30     	; 0xe30 <LCDdefinechar+0x1c>
		pcc=pgm_read_byte(&pc[i]);
		LCDsendCommand(a++);
		LCDsendChar(pcc);
		}
}
     e4e:	df 91       	pop	r29
     e50:	cf 91       	pop	r28
     e52:	1f 91       	pop	r17
     e54:	0f 91       	pop	r16
     e56:	ff 90       	pop	r15
     e58:	ef 90       	pop	r14
     e5a:	08 95       	ret

00000e5c <LCDinit>:
	LCP&=~(1<<LCD_E);
	_delay_ms(1);	
#endif
}
void LCDinit(void)//Initializes LCD
{
     e5c:	1f 93       	push	r17
     e5e:	cf 93       	push	r28
     e60:	df 93       	push	r29
     e62:	80 e6       	ldi	r24, 0x60	; 96
     e64:	9a ee       	ldi	r25, 0xEA	; 234
     e66:	01 97       	sbiw	r24, 0x01	; 1
     e68:	f1 f7       	brne	.-4      	; 0xe66 <LCDinit+0xa>
#ifdef LCD_4bit	
	//4 bit part
	_delay_ms(15);
	LDP=0x00;
     e6a:	15 ba       	out	0x15, r1	; 21
	LCP=0x00;
     e6c:	15 ba       	out	0x15, r1	; 21
	LDDR|=1<<LCD_D7|1<<LCD_D6|1<<LCD_D5|1<<LCD_D4;
     e6e:	84 b3       	in	r24, 0x14	; 20
     e70:	80 6f       	ori	r24, 0xF0	; 240
     e72:	84 bb       	out	0x14, r24	; 20
	LCDR|=1<<LCD_E|1<<LCD_RW|1<<LCD_RS;
     e74:	84 b3       	in	r24, 0x14	; 20
     e76:	87 60       	ori	r24, 0x07	; 7
     e78:	84 bb       	out	0x14, r24	; 20
   //---------one------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
     e7a:	80 e3       	ldi	r24, 0x30	; 48
     e7c:	85 bb       	out	0x15, r24	; 21
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     e7e:	aa 9a       	sbi	0x15, 2	; 21
     e80:	20 ea       	ldi	r18, 0xA0	; 160
     e82:	3f e0       	ldi	r19, 0x0F	; 15
     e84:	f9 01       	movw	r30, r18
     e86:	31 97       	sbiw	r30, 0x01	; 1
     e88:	f1 f7       	brne	.-4      	; 0xe86 <LCDinit+0x2a>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);
     e8a:	aa 98       	cbi	0x15, 2	; 21
     e8c:	f9 01       	movw	r30, r18
     e8e:	31 97       	sbiw	r30, 0x01	; 1
     e90:	f1 f7       	brne	.-4      	; 0xe8e <LCDinit+0x32>
	_delay_ms(1);
	//-----------two-----------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
     e92:	85 bb       	out	0x15, r24	; 21
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     e94:	aa 9a       	sbi	0x15, 2	; 21
     e96:	c9 01       	movw	r24, r18
     e98:	01 97       	sbiw	r24, 0x01	; 1
     e9a:	f1 f7       	brne	.-4      	; 0xe98 <LCDinit+0x3c>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);
     e9c:	aa 98       	cbi	0x15, 2	; 21
     e9e:	c9 01       	movw	r24, r18
     ea0:	01 97       	sbiw	r24, 0x01	; 1
     ea2:	f1 f7       	brne	.-4      	; 0xea0 <LCDinit+0x44>
	_delay_ms(1);
	//-------three-------------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|0<<LCD_D4; //4 bit mode
     ea4:	80 e2       	ldi	r24, 0x20	; 32
     ea6:	85 bb       	out	0x15, r24	; 21
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     ea8:	aa 9a       	sbi	0x15, 2	; 21
     eaa:	c9 01       	movw	r24, r18
     eac:	01 97       	sbiw	r24, 0x01	; 1
     eae:	f1 f7       	brne	.-4      	; 0xeac <LCDinit+0x50>
	_delay_ms(1);
	LCP&=~(1<<LCD_E);
     eb0:	aa 98       	cbi	0x15, 2	; 21
     eb2:	c9 01       	movw	r24, r18
     eb4:	01 97       	sbiw	r24, 0x01	; 1
     eb6:	f1 f7       	brne	.-4      	; 0xeb4 <LCDinit+0x58>
	_delay_ms(1);
	//--------4 bit--dual line---------------
	LCDsendCommand(0b00101000);
     eb8:	88 e2       	ldi	r24, 0x28	; 40
     eba:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
     ebe:	8c e0       	ldi	r24, 0x0C	; 12
     ec0:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
     ec4:	c9 e6       	ldi	r28, 0x69	; 105
     ec6:	d1 e0       	ldi	r29, 0x01	; 1
     ec8:	60 e0       	ldi	r22, 0x00	; 0
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
	{
		LCDdefinechar((LcdCustomChar+ch),chn++);
     eca:	16 2f       	mov	r17, r22
     ecc:	1f 5f       	subi	r17, 0xFF	; 255
     ece:	ce 01       	movw	r24, r28
     ed0:	0e 94 0a 07 	call	0xe14	; 0xe14 <LCDdefinechar>
     ed4:	28 96       	adiw	r28, 0x08	; 8
     ed6:	61 2f       	mov	r22, r17
	LCDsendCommand(0b00101000);
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
     ed8:	18 30       	cpi	r17, 0x08	; 8
     eda:	b9 f7       	brne	.-18     	; 0xeca <LCDinit+0x6e>
		LCDdefinechar((LcdCustomChar+ch),chn++);
		ch=ch+8;
	}

#endif
}			
     edc:	df 91       	pop	r29
     ede:	cf 91       	pop	r28
     ee0:	1f 91       	pop	r17
     ee2:	08 95       	ret

00000ee4 <LCDshiftLeft>:
		LCDsendChar(pcc);
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
     ee4:	0f 93       	push	r16
     ee6:	1f 93       	push	r17
     ee8:	08 2f       	mov	r16, r24
     eea:	10 e0       	ldi	r17, 0x00	; 0
     eec:	04 c0       	rjmp	.+8      	; 0xef6 <LCDshiftLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x1E);
     eee:	8e e1       	ldi	r24, 0x1E	; 30
     ef0:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
	for (uint8_t i=0;i<n;i++)
     ef4:	1f 5f       	subi	r17, 0xFF	; 255
     ef6:	10 17       	cp	r17, r16
     ef8:	d0 f3       	brcs	.-12     	; 0xeee <LCDshiftLeft+0xa>
	{
		LCDsendCommand(0x1E);
	}
}
     efa:	1f 91       	pop	r17
     efc:	0f 91       	pop	r16
     efe:	08 95       	ret

00000f00 <LCDshiftRight>:
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
     f00:	0f 93       	push	r16
     f02:	1f 93       	push	r17
     f04:	08 2f       	mov	r16, r24
     f06:	10 e0       	ldi	r17, 0x00	; 0
     f08:	04 c0       	rjmp	.+8      	; 0xf12 <LCDshiftRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x18);
     f0a:	88 e1       	ldi	r24, 0x18	; 24
     f0c:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
		LCDsendCommand(0x1E);
	}
}
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
	for (uint8_t i=0;i<n;i++)
     f10:	1f 5f       	subi	r17, 0xFF	; 255
     f12:	10 17       	cp	r17, r16
     f14:	d0 f3       	brcs	.-12     	; 0xf0a <LCDshiftRight+0xa>
	{
		LCDsendCommand(0x18);
	}
}
     f16:	1f 91       	pop	r17
     f18:	0f 91       	pop	r16
     f1a:	08 95       	ret

00000f1c <LCDcursorOn>:
void LCDcursorOn(void) //displays LCD cursor
{
	LCDsendCommand(0x0E);
     f1c:	8e e0       	ldi	r24, 0x0E	; 14
     f1e:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
}
     f22:	08 95       	ret

00000f24 <LCDcursorOnBlink>:
void LCDcursorOnBlink(void)	//displays LCD blinking cursor
{
	LCDsendCommand(0x0F);
     f24:	8f e0       	ldi	r24, 0x0F	; 15
     f26:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
}
     f2a:	08 95       	ret

00000f2c <LCDcursorOFF>:
void LCDcursorOFF(void)	//turns OFF cursor
{
	LCDsendCommand(0x0C);
     f2c:	8c e0       	ldi	r24, 0x0C	; 12
     f2e:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
}
     f32:	08 95       	ret

00000f34 <LCDblank>:
void LCDblank(void)		//blanks LCD
{
	LCDsendCommand(0x08);
     f34:	88 e0       	ldi	r24, 0x08	; 8
     f36:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
}
     f3a:	08 95       	ret

00000f3c <LCDvisible>:
void LCDvisible(void)		//Shows LCD
{
	LCDsendCommand(0x0C);
     f3c:	8c e0       	ldi	r24, 0x0C	; 12
     f3e:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
}
     f42:	08 95       	ret

00000f44 <LCDcursorLeft>:
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
     f44:	0f 93       	push	r16
     f46:	1f 93       	push	r17
     f48:	08 2f       	mov	r16, r24
     f4a:	10 e0       	ldi	r17, 0x00	; 0
     f4c:	04 c0       	rjmp	.+8      	; 0xf56 <LCDcursorLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x10);
     f4e:	80 e1       	ldi	r24, 0x10	; 16
     f50:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
{
	LCDsendCommand(0x0C);
}
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
     f54:	1f 5f       	subi	r17, 0xFF	; 255
     f56:	10 17       	cp	r17, r16
     f58:	d0 f3       	brcs	.-12     	; 0xf4e <LCDcursorLeft+0xa>
	{
		LCDsendCommand(0x10);
	}
}
     f5a:	1f 91       	pop	r17
     f5c:	0f 91       	pop	r16
     f5e:	08 95       	ret

00000f60 <LCDcursorRight>:
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
     f60:	0f 93       	push	r16
     f62:	1f 93       	push	r17
     f64:	08 2f       	mov	r16, r24
     f66:	10 e0       	ldi	r17, 0x00	; 0
     f68:	04 c0       	rjmp	.+8      	; 0xf72 <LCDcursorRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x14);
     f6a:	84 e1       	ldi	r24, 0x14	; 20
     f6c:	0e 94 aa 06 	call	0xd54	; 0xd54 <LCDsendCommand>
		LCDsendCommand(0x10);
	}
}
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
     f70:	1f 5f       	subi	r17, 0xFF	; 255
     f72:	10 17       	cp	r17, r16
     f74:	d0 f3       	brcs	.-12     	; 0xf6a <LCDcursorRight+0xa>
	{
		LCDsendCommand(0x14);
	}
}
     f76:	1f 91       	pop	r17
     f78:	0f 91       	pop	r16
     f7a:	08 95       	ret

00000f7c <LCDprogressBar>:
//adapted fro mAVRLIB
void LCDprogressBar(uint8_t progress, uint8_t maxprogress, uint8_t length)
{
     f7c:	df 92       	push	r13
     f7e:	ef 92       	push	r14
     f80:	ff 92       	push	r15
     f82:	0f 93       	push	r16
     f84:	1f 93       	push	r17
     f86:	cf 93       	push	r28
     f88:	df 93       	push	r29
     f8a:	d4 2e       	mov	r13, r20
	// ***note, LCD chars 0-5 must be programmed as the bar characters
	// char 0 = empty ... char 5 = full

	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
     f8c:	96 e0       	ldi	r25, 0x06	; 6
     f8e:	89 9f       	mul	r24, r25
     f90:	c0 01       	movw	r24, r0
     f92:	11 24       	eor	r1, r1
     f94:	24 2f       	mov	r18, r20
     f96:	30 e0       	ldi	r19, 0x00	; 0
     f98:	ac 01       	movw	r20, r24
     f9a:	42 9f       	mul	r20, r18
     f9c:	c0 01       	movw	r24, r0
     f9e:	43 9f       	mul	r20, r19
     fa0:	90 0d       	add	r25, r0
     fa2:	52 9f       	mul	r21, r18
     fa4:	90 0d       	add	r25, r0
     fa6:	11 24       	eor	r1, r1
     fa8:	70 e0       	ldi	r23, 0x00	; 0
     faa:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__divmodhi4>
     fae:	eb 01       	movw	r28, r22
				c = 0;
			}
			else
			{
				// this is a partial block
				c = pixelprogress % PROGRESSPIXELS_PER_CHAR;
     fb0:	cb 01       	movw	r24, r22
     fb2:	66 e0       	ldi	r22, 0x06	; 6
     fb4:	70 e0       	ldi	r23, 0x00	; 0
     fb6:	0e 94 3f 09 	call	0x127e	; 0x127e <__udivmodhi4>
     fba:	e8 2e       	mov	r14, r24
     fbc:	ff 24       	eor	r15, r15
     fbe:	00 e0       	ldi	r16, 0x00	; 0
     fc0:	10 e0       	ldi	r17, 0x00	; 0
     fc2:	12 c0       	rjmp	.+36     	; 0xfe8 <LCDprogressBar+0x6c>
	// print exactly "length" characters
	for(i=0; i<length; i++)
	{
		// check if this is a full block, or partial or empty
		// (u16) cast is needed to avoid sign comparison warning
		if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)+5) > pixelprogress )
     fc4:	c8 01       	movw	r24, r16
     fc6:	05 96       	adiw	r24, 0x05	; 5
     fc8:	c8 17       	cp	r28, r24
     fca:	d9 07       	cpc	r29, r25
     fcc:	10 f0       	brcs	.+4      	; 0xfd2 <LCDprogressBar+0x56>
     fce:	85 e0       	ldi	r24, 0x05	; 5
     fd0:	06 c0       	rjmp	.+12     	; 0xfde <LCDprogressBar+0x62>
		{
			// this is a partial or empty block
			if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)) > pixelprogress )
     fd2:	c0 17       	cp	r28, r16
     fd4:	d1 07       	cpc	r29, r17
     fd6:	10 f0       	brcs	.+4      	; 0xfdc <LCDprogressBar+0x60>
     fd8:	8e 2d       	mov	r24, r14
     fda:	01 c0       	rjmp	.+2      	; 0xfde <LCDprogressBar+0x62>
     fdc:	80 e0       	ldi	r24, 0x00	; 0
			// this is a full block
			c = 5;
		}
		
		// write character to display
		LCDsendChar(c);
     fde:	0e 94 89 06 	call	0xd12	; 0xd12 <LCDsendChar>
	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
	
	// print exactly "length" characters
	for(i=0; i<length; i++)
     fe2:	f3 94       	inc	r15
     fe4:	0a 5f       	subi	r16, 0xFA	; 250
     fe6:	1f 4f       	sbci	r17, 0xFF	; 255
     fe8:	fd 14       	cp	r15, r13
     fea:	60 f3       	brcs	.-40     	; 0xfc4 <LCDprogressBar+0x48>
		
		// write character to display
		LCDsendChar(c);
	}

}
     fec:	df 91       	pop	r29
     fee:	cf 91       	pop	r28
     ff0:	1f 91       	pop	r17
     ff2:	0f 91       	pop	r16
     ff4:	ff 90       	pop	r15
     ff6:	ef 90       	pop	r14
     ff8:	df 90       	pop	r13
     ffa:	08 95       	ret

00000ffc <__divsf3>:
     ffc:	0c d0       	rcall	.+24     	; 0x1016 <__divsf3x>
     ffe:	e6 c0       	rjmp	.+460    	; 0x11cc <__fp_round>
    1000:	de d0       	rcall	.+444    	; 0x11be <__fp_pscB>
    1002:	40 f0       	brcs	.+16     	; 0x1014 <__divsf3+0x18>
    1004:	d5 d0       	rcall	.+426    	; 0x11b0 <__fp_pscA>
    1006:	30 f0       	brcs	.+12     	; 0x1014 <__divsf3+0x18>
    1008:	21 f4       	brne	.+8      	; 0x1012 <__divsf3+0x16>
    100a:	5f 3f       	cpi	r21, 0xFF	; 255
    100c:	19 f0       	breq	.+6      	; 0x1014 <__divsf3+0x18>
    100e:	c7 c0       	rjmp	.+398    	; 0x119e <__fp_inf>
    1010:	51 11       	cpse	r21, r1
    1012:	10 c1       	rjmp	.+544    	; 0x1234 <__fp_szero>
    1014:	ca c0       	rjmp	.+404    	; 0x11aa <__fp_nan>

00001016 <__divsf3x>:
    1016:	eb d0       	rcall	.+470    	; 0x11ee <__fp_split3>
    1018:	98 f3       	brcs	.-26     	; 0x1000 <__divsf3+0x4>

0000101a <__divsf3_pse>:
    101a:	99 23       	and	r25, r25
    101c:	c9 f3       	breq	.-14     	; 0x1010 <__divsf3+0x14>
    101e:	55 23       	and	r21, r21
    1020:	b1 f3       	breq	.-20     	; 0x100e <__divsf3+0x12>
    1022:	95 1b       	sub	r25, r21
    1024:	55 0b       	sbc	r21, r21
    1026:	bb 27       	eor	r27, r27
    1028:	aa 27       	eor	r26, r26
    102a:	62 17       	cp	r22, r18
    102c:	73 07       	cpc	r23, r19
    102e:	84 07       	cpc	r24, r20
    1030:	38 f0       	brcs	.+14     	; 0x1040 <__divsf3_pse+0x26>
    1032:	9f 5f       	subi	r25, 0xFF	; 255
    1034:	5f 4f       	sbci	r21, 0xFF	; 255
    1036:	22 0f       	add	r18, r18
    1038:	33 1f       	adc	r19, r19
    103a:	44 1f       	adc	r20, r20
    103c:	aa 1f       	adc	r26, r26
    103e:	a9 f3       	breq	.-22     	; 0x102a <__divsf3_pse+0x10>
    1040:	33 d0       	rcall	.+102    	; 0x10a8 <__divsf3_pse+0x8e>
    1042:	0e 2e       	mov	r0, r30
    1044:	3a f0       	brmi	.+14     	; 0x1054 <__divsf3_pse+0x3a>
    1046:	e0 e8       	ldi	r30, 0x80	; 128
    1048:	30 d0       	rcall	.+96     	; 0x10aa <__divsf3_pse+0x90>
    104a:	91 50       	subi	r25, 0x01	; 1
    104c:	50 40       	sbci	r21, 0x00	; 0
    104e:	e6 95       	lsr	r30
    1050:	00 1c       	adc	r0, r0
    1052:	ca f7       	brpl	.-14     	; 0x1046 <__divsf3_pse+0x2c>
    1054:	29 d0       	rcall	.+82     	; 0x10a8 <__divsf3_pse+0x8e>
    1056:	fe 2f       	mov	r31, r30
    1058:	27 d0       	rcall	.+78     	; 0x10a8 <__divsf3_pse+0x8e>
    105a:	66 0f       	add	r22, r22
    105c:	77 1f       	adc	r23, r23
    105e:	88 1f       	adc	r24, r24
    1060:	bb 1f       	adc	r27, r27
    1062:	26 17       	cp	r18, r22
    1064:	37 07       	cpc	r19, r23
    1066:	48 07       	cpc	r20, r24
    1068:	ab 07       	cpc	r26, r27
    106a:	b0 e8       	ldi	r27, 0x80	; 128
    106c:	09 f0       	breq	.+2      	; 0x1070 <__divsf3_pse+0x56>
    106e:	bb 0b       	sbc	r27, r27
    1070:	80 2d       	mov	r24, r0
    1072:	bf 01       	movw	r22, r30
    1074:	ff 27       	eor	r31, r31
    1076:	93 58       	subi	r25, 0x83	; 131
    1078:	5f 4f       	sbci	r21, 0xFF	; 255
    107a:	2a f0       	brmi	.+10     	; 0x1086 <__divsf3_pse+0x6c>
    107c:	9e 3f       	cpi	r25, 0xFE	; 254
    107e:	51 05       	cpc	r21, r1
    1080:	68 f0       	brcs	.+26     	; 0x109c <__divsf3_pse+0x82>
    1082:	8d c0       	rjmp	.+282    	; 0x119e <__fp_inf>
    1084:	d7 c0       	rjmp	.+430    	; 0x1234 <__fp_szero>
    1086:	5f 3f       	cpi	r21, 0xFF	; 255
    1088:	ec f3       	brlt	.-6      	; 0x1084 <__divsf3_pse+0x6a>
    108a:	98 3e       	cpi	r25, 0xE8	; 232
    108c:	dc f3       	brlt	.-10     	; 0x1084 <__divsf3_pse+0x6a>
    108e:	86 95       	lsr	r24
    1090:	77 95       	ror	r23
    1092:	67 95       	ror	r22
    1094:	b7 95       	ror	r27
    1096:	f7 95       	ror	r31
    1098:	9f 5f       	subi	r25, 0xFF	; 255
    109a:	c9 f7       	brne	.-14     	; 0x108e <__divsf3_pse+0x74>
    109c:	88 0f       	add	r24, r24
    109e:	91 1d       	adc	r25, r1
    10a0:	96 95       	lsr	r25
    10a2:	87 95       	ror	r24
    10a4:	97 f9       	bld	r25, 7
    10a6:	08 95       	ret
    10a8:	e1 e0       	ldi	r30, 0x01	; 1
    10aa:	66 0f       	add	r22, r22
    10ac:	77 1f       	adc	r23, r23
    10ae:	88 1f       	adc	r24, r24
    10b0:	bb 1f       	adc	r27, r27
    10b2:	62 17       	cp	r22, r18
    10b4:	73 07       	cpc	r23, r19
    10b6:	84 07       	cpc	r24, r20
    10b8:	ba 07       	cpc	r27, r26
    10ba:	20 f0       	brcs	.+8      	; 0x10c4 <__divsf3_pse+0xaa>
    10bc:	62 1b       	sub	r22, r18
    10be:	73 0b       	sbc	r23, r19
    10c0:	84 0b       	sbc	r24, r20
    10c2:	ba 0b       	sbc	r27, r26
    10c4:	ee 1f       	adc	r30, r30
    10c6:	88 f7       	brcc	.-30     	; 0x10aa <__divsf3_pse+0x90>
    10c8:	e0 95       	com	r30
    10ca:	08 95       	ret

000010cc <__fixunssfsi>:
    10cc:	98 d0       	rcall	.+304    	; 0x11fe <__fp_splitA>
    10ce:	88 f0       	brcs	.+34     	; 0x10f2 <__fixunssfsi+0x26>
    10d0:	9f 57       	subi	r25, 0x7F	; 127
    10d2:	90 f0       	brcs	.+36     	; 0x10f8 <__fixunssfsi+0x2c>
    10d4:	b9 2f       	mov	r27, r25
    10d6:	99 27       	eor	r25, r25
    10d8:	b7 51       	subi	r27, 0x17	; 23
    10da:	a0 f0       	brcs	.+40     	; 0x1104 <__fixunssfsi+0x38>
    10dc:	d1 f0       	breq	.+52     	; 0x1112 <__fixunssfsi+0x46>
    10de:	66 0f       	add	r22, r22
    10e0:	77 1f       	adc	r23, r23
    10e2:	88 1f       	adc	r24, r24
    10e4:	99 1f       	adc	r25, r25
    10e6:	1a f0       	brmi	.+6      	; 0x10ee <__fixunssfsi+0x22>
    10e8:	ba 95       	dec	r27
    10ea:	c9 f7       	brne	.-14     	; 0x10de <__fixunssfsi+0x12>
    10ec:	12 c0       	rjmp	.+36     	; 0x1112 <__fixunssfsi+0x46>
    10ee:	b1 30       	cpi	r27, 0x01	; 1
    10f0:	81 f0       	breq	.+32     	; 0x1112 <__fixunssfsi+0x46>
    10f2:	9f d0       	rcall	.+318    	; 0x1232 <__fp_zero>
    10f4:	b1 e0       	ldi	r27, 0x01	; 1
    10f6:	08 95       	ret
    10f8:	9c c0       	rjmp	.+312    	; 0x1232 <__fp_zero>
    10fa:	67 2f       	mov	r22, r23
    10fc:	78 2f       	mov	r23, r24
    10fe:	88 27       	eor	r24, r24
    1100:	b8 5f       	subi	r27, 0xF8	; 248
    1102:	39 f0       	breq	.+14     	; 0x1112 <__fixunssfsi+0x46>
    1104:	b9 3f       	cpi	r27, 0xF9	; 249
    1106:	cc f3       	brlt	.-14     	; 0x10fa <__fixunssfsi+0x2e>
    1108:	86 95       	lsr	r24
    110a:	77 95       	ror	r23
    110c:	67 95       	ror	r22
    110e:	b3 95       	inc	r27
    1110:	d9 f7       	brne	.-10     	; 0x1108 <__fixunssfsi+0x3c>
    1112:	3e f4       	brtc	.+14     	; 0x1122 <__fixunssfsi+0x56>
    1114:	90 95       	com	r25
    1116:	80 95       	com	r24
    1118:	70 95       	com	r23
    111a:	61 95       	neg	r22
    111c:	7f 4f       	sbci	r23, 0xFF	; 255
    111e:	8f 4f       	sbci	r24, 0xFF	; 255
    1120:	9f 4f       	sbci	r25, 0xFF	; 255
    1122:	08 95       	ret

00001124 <__floatunsisf>:
    1124:	e8 94       	clt
    1126:	09 c0       	rjmp	.+18     	; 0x113a <__floatsisf+0x12>

00001128 <__floatsisf>:
    1128:	97 fb       	bst	r25, 7
    112a:	3e f4       	brtc	.+14     	; 0x113a <__floatsisf+0x12>
    112c:	90 95       	com	r25
    112e:	80 95       	com	r24
    1130:	70 95       	com	r23
    1132:	61 95       	neg	r22
    1134:	7f 4f       	sbci	r23, 0xFF	; 255
    1136:	8f 4f       	sbci	r24, 0xFF	; 255
    1138:	9f 4f       	sbci	r25, 0xFF	; 255
    113a:	99 23       	and	r25, r25
    113c:	a9 f0       	breq	.+42     	; 0x1168 <__floatsisf+0x40>
    113e:	f9 2f       	mov	r31, r25
    1140:	96 e9       	ldi	r25, 0x96	; 150
    1142:	bb 27       	eor	r27, r27
    1144:	93 95       	inc	r25
    1146:	f6 95       	lsr	r31
    1148:	87 95       	ror	r24
    114a:	77 95       	ror	r23
    114c:	67 95       	ror	r22
    114e:	b7 95       	ror	r27
    1150:	f1 11       	cpse	r31, r1
    1152:	f8 cf       	rjmp	.-16     	; 0x1144 <__floatsisf+0x1c>
    1154:	fa f4       	brpl	.+62     	; 0x1194 <__floatsisf+0x6c>
    1156:	bb 0f       	add	r27, r27
    1158:	11 f4       	brne	.+4      	; 0x115e <__floatsisf+0x36>
    115a:	60 ff       	sbrs	r22, 0
    115c:	1b c0       	rjmp	.+54     	; 0x1194 <__floatsisf+0x6c>
    115e:	6f 5f       	subi	r22, 0xFF	; 255
    1160:	7f 4f       	sbci	r23, 0xFF	; 255
    1162:	8f 4f       	sbci	r24, 0xFF	; 255
    1164:	9f 4f       	sbci	r25, 0xFF	; 255
    1166:	16 c0       	rjmp	.+44     	; 0x1194 <__floatsisf+0x6c>
    1168:	88 23       	and	r24, r24
    116a:	11 f0       	breq	.+4      	; 0x1170 <__floatsisf+0x48>
    116c:	96 e9       	ldi	r25, 0x96	; 150
    116e:	11 c0       	rjmp	.+34     	; 0x1192 <__floatsisf+0x6a>
    1170:	77 23       	and	r23, r23
    1172:	21 f0       	breq	.+8      	; 0x117c <__floatsisf+0x54>
    1174:	9e e8       	ldi	r25, 0x8E	; 142
    1176:	87 2f       	mov	r24, r23
    1178:	76 2f       	mov	r23, r22
    117a:	05 c0       	rjmp	.+10     	; 0x1186 <__floatsisf+0x5e>
    117c:	66 23       	and	r22, r22
    117e:	71 f0       	breq	.+28     	; 0x119c <__floatsisf+0x74>
    1180:	96 e8       	ldi	r25, 0x86	; 134
    1182:	86 2f       	mov	r24, r22
    1184:	70 e0       	ldi	r23, 0x00	; 0
    1186:	60 e0       	ldi	r22, 0x00	; 0
    1188:	2a f0       	brmi	.+10     	; 0x1194 <__floatsisf+0x6c>
    118a:	9a 95       	dec	r25
    118c:	66 0f       	add	r22, r22
    118e:	77 1f       	adc	r23, r23
    1190:	88 1f       	adc	r24, r24
    1192:	da f7       	brpl	.-10     	; 0x118a <__floatsisf+0x62>
    1194:	88 0f       	add	r24, r24
    1196:	96 95       	lsr	r25
    1198:	87 95       	ror	r24
    119a:	97 f9       	bld	r25, 7
    119c:	08 95       	ret

0000119e <__fp_inf>:
    119e:	97 f9       	bld	r25, 7
    11a0:	9f 67       	ori	r25, 0x7F	; 127
    11a2:	80 e8       	ldi	r24, 0x80	; 128
    11a4:	70 e0       	ldi	r23, 0x00	; 0
    11a6:	60 e0       	ldi	r22, 0x00	; 0
    11a8:	08 95       	ret

000011aa <__fp_nan>:
    11aa:	9f ef       	ldi	r25, 0xFF	; 255
    11ac:	80 ec       	ldi	r24, 0xC0	; 192
    11ae:	08 95       	ret

000011b0 <__fp_pscA>:
    11b0:	00 24       	eor	r0, r0
    11b2:	0a 94       	dec	r0
    11b4:	16 16       	cp	r1, r22
    11b6:	17 06       	cpc	r1, r23
    11b8:	18 06       	cpc	r1, r24
    11ba:	09 06       	cpc	r0, r25
    11bc:	08 95       	ret

000011be <__fp_pscB>:
    11be:	00 24       	eor	r0, r0
    11c0:	0a 94       	dec	r0
    11c2:	12 16       	cp	r1, r18
    11c4:	13 06       	cpc	r1, r19
    11c6:	14 06       	cpc	r1, r20
    11c8:	05 06       	cpc	r0, r21
    11ca:	08 95       	ret

000011cc <__fp_round>:
    11cc:	09 2e       	mov	r0, r25
    11ce:	03 94       	inc	r0
    11d0:	00 0c       	add	r0, r0
    11d2:	11 f4       	brne	.+4      	; 0x11d8 <__fp_round+0xc>
    11d4:	88 23       	and	r24, r24
    11d6:	52 f0       	brmi	.+20     	; 0x11ec <__fp_round+0x20>
    11d8:	bb 0f       	add	r27, r27
    11da:	40 f4       	brcc	.+16     	; 0x11ec <__fp_round+0x20>
    11dc:	bf 2b       	or	r27, r31
    11de:	11 f4       	brne	.+4      	; 0x11e4 <__fp_round+0x18>
    11e0:	60 ff       	sbrs	r22, 0
    11e2:	04 c0       	rjmp	.+8      	; 0x11ec <__fp_round+0x20>
    11e4:	6f 5f       	subi	r22, 0xFF	; 255
    11e6:	7f 4f       	sbci	r23, 0xFF	; 255
    11e8:	8f 4f       	sbci	r24, 0xFF	; 255
    11ea:	9f 4f       	sbci	r25, 0xFF	; 255
    11ec:	08 95       	ret

000011ee <__fp_split3>:
    11ee:	57 fd       	sbrc	r21, 7
    11f0:	90 58       	subi	r25, 0x80	; 128
    11f2:	44 0f       	add	r20, r20
    11f4:	55 1f       	adc	r21, r21
    11f6:	59 f0       	breq	.+22     	; 0x120e <__fp_splitA+0x10>
    11f8:	5f 3f       	cpi	r21, 0xFF	; 255
    11fa:	71 f0       	breq	.+28     	; 0x1218 <__fp_splitA+0x1a>
    11fc:	47 95       	ror	r20

000011fe <__fp_splitA>:
    11fe:	88 0f       	add	r24, r24
    1200:	97 fb       	bst	r25, 7
    1202:	99 1f       	adc	r25, r25
    1204:	61 f0       	breq	.+24     	; 0x121e <__fp_splitA+0x20>
    1206:	9f 3f       	cpi	r25, 0xFF	; 255
    1208:	79 f0       	breq	.+30     	; 0x1228 <__fp_splitA+0x2a>
    120a:	87 95       	ror	r24
    120c:	08 95       	ret
    120e:	12 16       	cp	r1, r18
    1210:	13 06       	cpc	r1, r19
    1212:	14 06       	cpc	r1, r20
    1214:	55 1f       	adc	r21, r21
    1216:	f2 cf       	rjmp	.-28     	; 0x11fc <__fp_split3+0xe>
    1218:	46 95       	lsr	r20
    121a:	f1 df       	rcall	.-30     	; 0x11fe <__fp_splitA>
    121c:	08 c0       	rjmp	.+16     	; 0x122e <__fp_splitA+0x30>
    121e:	16 16       	cp	r1, r22
    1220:	17 06       	cpc	r1, r23
    1222:	18 06       	cpc	r1, r24
    1224:	99 1f       	adc	r25, r25
    1226:	f1 cf       	rjmp	.-30     	; 0x120a <__fp_splitA+0xc>
    1228:	86 95       	lsr	r24
    122a:	71 05       	cpc	r23, r1
    122c:	61 05       	cpc	r22, r1
    122e:	08 94       	sec
    1230:	08 95       	ret

00001232 <__fp_zero>:
    1232:	e8 94       	clt

00001234 <__fp_szero>:
    1234:	bb 27       	eor	r27, r27
    1236:	66 27       	eor	r22, r22
    1238:	77 27       	eor	r23, r23
    123a:	cb 01       	movw	r24, r22
    123c:	97 f9       	bld	r25, 7
    123e:	08 95       	ret

00001240 <__mulsi3>:
    1240:	62 9f       	mul	r22, r18
    1242:	d0 01       	movw	r26, r0
    1244:	73 9f       	mul	r23, r19
    1246:	f0 01       	movw	r30, r0
    1248:	82 9f       	mul	r24, r18
    124a:	e0 0d       	add	r30, r0
    124c:	f1 1d       	adc	r31, r1
    124e:	64 9f       	mul	r22, r20
    1250:	e0 0d       	add	r30, r0
    1252:	f1 1d       	adc	r31, r1
    1254:	92 9f       	mul	r25, r18
    1256:	f0 0d       	add	r31, r0
    1258:	83 9f       	mul	r24, r19
    125a:	f0 0d       	add	r31, r0
    125c:	74 9f       	mul	r23, r20
    125e:	f0 0d       	add	r31, r0
    1260:	65 9f       	mul	r22, r21
    1262:	f0 0d       	add	r31, r0
    1264:	99 27       	eor	r25, r25
    1266:	72 9f       	mul	r23, r18
    1268:	b0 0d       	add	r27, r0
    126a:	e1 1d       	adc	r30, r1
    126c:	f9 1f       	adc	r31, r25
    126e:	63 9f       	mul	r22, r19
    1270:	b0 0d       	add	r27, r0
    1272:	e1 1d       	adc	r30, r1
    1274:	f9 1f       	adc	r31, r25
    1276:	bd 01       	movw	r22, r26
    1278:	cf 01       	movw	r24, r30
    127a:	11 24       	eor	r1, r1
    127c:	08 95       	ret

0000127e <__udivmodhi4>:
    127e:	aa 1b       	sub	r26, r26
    1280:	bb 1b       	sub	r27, r27
    1282:	51 e1       	ldi	r21, 0x11	; 17
    1284:	07 c0       	rjmp	.+14     	; 0x1294 <__udivmodhi4_ep>

00001286 <__udivmodhi4_loop>:
    1286:	aa 1f       	adc	r26, r26
    1288:	bb 1f       	adc	r27, r27
    128a:	a6 17       	cp	r26, r22
    128c:	b7 07       	cpc	r27, r23
    128e:	10 f0       	brcs	.+4      	; 0x1294 <__udivmodhi4_ep>
    1290:	a6 1b       	sub	r26, r22
    1292:	b7 0b       	sbc	r27, r23

00001294 <__udivmodhi4_ep>:
    1294:	88 1f       	adc	r24, r24
    1296:	99 1f       	adc	r25, r25
    1298:	5a 95       	dec	r21
    129a:	a9 f7       	brne	.-22     	; 0x1286 <__udivmodhi4_loop>
    129c:	80 95       	com	r24
    129e:	90 95       	com	r25
    12a0:	bc 01       	movw	r22, r24
    12a2:	cd 01       	movw	r24, r26
    12a4:	08 95       	ret

000012a6 <__divmodhi4>:
    12a6:	97 fb       	bst	r25, 7
    12a8:	09 2e       	mov	r0, r25
    12aa:	07 26       	eor	r0, r23
    12ac:	0a d0       	rcall	.+20     	; 0x12c2 <__divmodhi4_neg1>
    12ae:	77 fd       	sbrc	r23, 7
    12b0:	04 d0       	rcall	.+8      	; 0x12ba <__divmodhi4_neg2>
    12b2:	e5 df       	rcall	.-54     	; 0x127e <__udivmodhi4>
    12b4:	06 d0       	rcall	.+12     	; 0x12c2 <__divmodhi4_neg1>
    12b6:	00 20       	and	r0, r0
    12b8:	1a f4       	brpl	.+6      	; 0x12c0 <__divmodhi4_exit>

000012ba <__divmodhi4_neg2>:
    12ba:	70 95       	com	r23
    12bc:	61 95       	neg	r22
    12be:	7f 4f       	sbci	r23, 0xFF	; 255

000012c0 <__divmodhi4_exit>:
    12c0:	08 95       	ret

000012c2 <__divmodhi4_neg1>:
    12c2:	f6 f7       	brtc	.-4      	; 0x12c0 <__divmodhi4_exit>
    12c4:	90 95       	com	r25
    12c6:	81 95       	neg	r24
    12c8:	9f 4f       	sbci	r25, 0xFF	; 255
    12ca:	08 95       	ret

000012cc <__udivmodsi4>:
    12cc:	a1 e2       	ldi	r26, 0x21	; 33
    12ce:	1a 2e       	mov	r1, r26
    12d0:	aa 1b       	sub	r26, r26
    12d2:	bb 1b       	sub	r27, r27
    12d4:	fd 01       	movw	r30, r26
    12d6:	0d c0       	rjmp	.+26     	; 0x12f2 <__udivmodsi4_ep>

000012d8 <__udivmodsi4_loop>:
    12d8:	aa 1f       	adc	r26, r26
    12da:	bb 1f       	adc	r27, r27
    12dc:	ee 1f       	adc	r30, r30
    12de:	ff 1f       	adc	r31, r31
    12e0:	a2 17       	cp	r26, r18
    12e2:	b3 07       	cpc	r27, r19
    12e4:	e4 07       	cpc	r30, r20
    12e6:	f5 07       	cpc	r31, r21
    12e8:	20 f0       	brcs	.+8      	; 0x12f2 <__udivmodsi4_ep>
    12ea:	a2 1b       	sub	r26, r18
    12ec:	b3 0b       	sbc	r27, r19
    12ee:	e4 0b       	sbc	r30, r20
    12f0:	f5 0b       	sbc	r31, r21

000012f2 <__udivmodsi4_ep>:
    12f2:	66 1f       	adc	r22, r22
    12f4:	77 1f       	adc	r23, r23
    12f6:	88 1f       	adc	r24, r24
    12f8:	99 1f       	adc	r25, r25
    12fa:	1a 94       	dec	r1
    12fc:	69 f7       	brne	.-38     	; 0x12d8 <__udivmodsi4_loop>
    12fe:	60 95       	com	r22
    1300:	70 95       	com	r23
    1302:	80 95       	com	r24
    1304:	90 95       	com	r25
    1306:	9b 01       	movw	r18, r22
    1308:	ac 01       	movw	r20, r24
    130a:	bd 01       	movw	r22, r26
    130c:	cf 01       	movw	r24, r30
    130e:	08 95       	ret

00001310 <do_rand>:
    1310:	a0 e0       	ldi	r26, 0x00	; 0
    1312:	b0 e0       	ldi	r27, 0x00	; 0
    1314:	ee e8       	ldi	r30, 0x8E	; 142
    1316:	f9 e0       	ldi	r31, 0x09	; 9
    1318:	0c 94 b3 0c 	jmp	0x1966	; 0x1966 <__prologue_saves__+0x10>
    131c:	ec 01       	movw	r28, r24
    131e:	a8 80       	ld	r10, Y
    1320:	b9 80       	ldd	r11, Y+1	; 0x01
    1322:	ca 80       	ldd	r12, Y+2	; 0x02
    1324:	db 80       	ldd	r13, Y+3	; 0x03
    1326:	a1 14       	cp	r10, r1
    1328:	b1 04       	cpc	r11, r1
    132a:	c1 04       	cpc	r12, r1
    132c:	d1 04       	cpc	r13, r1
    132e:	41 f4       	brne	.+16     	; 0x1340 <do_rand+0x30>
    1330:	84 e2       	ldi	r24, 0x24	; 36
    1332:	a8 2e       	mov	r10, r24
    1334:	89 ed       	ldi	r24, 0xD9	; 217
    1336:	b8 2e       	mov	r11, r24
    1338:	8b e5       	ldi	r24, 0x5B	; 91
    133a:	c8 2e       	mov	r12, r24
    133c:	87 e0       	ldi	r24, 0x07	; 7
    133e:	d8 2e       	mov	r13, r24
    1340:	c6 01       	movw	r24, r12
    1342:	b5 01       	movw	r22, r10
    1344:	2d e1       	ldi	r18, 0x1D	; 29
    1346:	33 ef       	ldi	r19, 0xF3	; 243
    1348:	41 e0       	ldi	r20, 0x01	; 1
    134a:	50 e0       	ldi	r21, 0x00	; 0
    134c:	0e 94 90 0c 	call	0x1920	; 0x1920 <__divmodsi4>
    1350:	27 ea       	ldi	r18, 0xA7	; 167
    1352:	31 e4       	ldi	r19, 0x41	; 65
    1354:	40 e0       	ldi	r20, 0x00	; 0
    1356:	50 e0       	ldi	r21, 0x00	; 0
    1358:	0e 94 20 09 	call	0x1240	; 0x1240 <__mulsi3>
    135c:	7b 01       	movw	r14, r22
    135e:	8c 01       	movw	r16, r24
    1360:	c6 01       	movw	r24, r12
    1362:	b5 01       	movw	r22, r10
    1364:	2d e1       	ldi	r18, 0x1D	; 29
    1366:	33 ef       	ldi	r19, 0xF3	; 243
    1368:	41 e0       	ldi	r20, 0x01	; 1
    136a:	50 e0       	ldi	r21, 0x00	; 0
    136c:	0e 94 90 0c 	call	0x1920	; 0x1920 <__divmodsi4>
    1370:	ca 01       	movw	r24, r20
    1372:	b9 01       	movw	r22, r18
    1374:	2c ee       	ldi	r18, 0xEC	; 236
    1376:	34 ef       	ldi	r19, 0xF4	; 244
    1378:	4f ef       	ldi	r20, 0xFF	; 255
    137a:	5f ef       	ldi	r21, 0xFF	; 255
    137c:	0e 94 20 09 	call	0x1240	; 0x1240 <__mulsi3>
    1380:	6e 0d       	add	r22, r14
    1382:	7f 1d       	adc	r23, r15
    1384:	80 1f       	adc	r24, r16
    1386:	91 1f       	adc	r25, r17
    1388:	97 ff       	sbrs	r25, 7
    138a:	04 c0       	rjmp	.+8      	; 0x1394 <do_rand+0x84>
    138c:	61 50       	subi	r22, 0x01	; 1
    138e:	70 40       	sbci	r23, 0x00	; 0
    1390:	80 40       	sbci	r24, 0x00	; 0
    1392:	90 48       	sbci	r25, 0x80	; 128
    1394:	68 83       	st	Y, r22
    1396:	79 83       	std	Y+1, r23	; 0x01
    1398:	8a 83       	std	Y+2, r24	; 0x02
    139a:	9b 83       	std	Y+3, r25	; 0x03
    139c:	9b 01       	movw	r18, r22
    139e:	3f 77       	andi	r19, 0x7F	; 127
    13a0:	c9 01       	movw	r24, r18
    13a2:	cd b7       	in	r28, 0x3d	; 61
    13a4:	de b7       	in	r29, 0x3e	; 62
    13a6:	ea e0       	ldi	r30, 0x0A	; 10
    13a8:	0c 94 cf 0c 	jmp	0x199e	; 0x199e <__epilogue_restores__+0x10>

000013ac <rand_r>:
    13ac:	0e 94 88 09 	call	0x1310	; 0x1310 <do_rand>
    13b0:	08 95       	ret

000013b2 <rand>:
    13b2:	85 ea       	ldi	r24, 0xA5	; 165
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	0e 94 88 09 	call	0x1310	; 0x1310 <do_rand>
    13ba:	08 95       	ret

000013bc <srand>:
    13bc:	a0 e0       	ldi	r26, 0x00	; 0
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	80 93 a5 00 	sts	0x00A5, r24
    13c4:	90 93 a6 00 	sts	0x00A6, r25
    13c8:	a0 93 a7 00 	sts	0x00A7, r26
    13cc:	b0 93 a8 00 	sts	0x00A8, r27
    13d0:	08 95       	ret

000013d2 <printf>:
    13d2:	a0 e0       	ldi	r26, 0x00	; 0
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	ef ee       	ldi	r30, 0xEF	; 239
    13d8:	f9 e0       	ldi	r31, 0x09	; 9
    13da:	0c 94 bb 0c 	jmp	0x1976	; 0x1976 <__prologue_saves__+0x20>
    13de:	fe 01       	movw	r30, r28
    13e0:	35 96       	adiw	r30, 0x05	; 5
    13e2:	61 91       	ld	r22, Z+
    13e4:	71 91       	ld	r23, Z+
    13e6:	80 91 bf 00 	lds	r24, 0x00BF
    13ea:	90 91 c0 00 	lds	r25, 0x00C0
    13ee:	af 01       	movw	r20, r30
    13f0:	0e 94 fe 09 	call	0x13fc	; 0x13fc <vfprintf>
    13f4:	20 96       	adiw	r28, 0x00	; 0
    13f6:	e2 e0       	ldi	r30, 0x02	; 2
    13f8:	0c 94 d7 0c 	jmp	0x19ae	; 0x19ae <__epilogue_restores__+0x20>

000013fc <vfprintf>:
    13fc:	ab e0       	ldi	r26, 0x0B	; 11
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	e4 e0       	ldi	r30, 0x04	; 4
    1402:	fa e0       	ldi	r31, 0x0A	; 10
    1404:	0c 94 ab 0c 	jmp	0x1956	; 0x1956 <__prologue_saves__>
    1408:	3c 01       	movw	r6, r24
    140a:	2b 01       	movw	r4, r22
    140c:	5a 01       	movw	r10, r20
    140e:	fc 01       	movw	r30, r24
    1410:	17 82       	std	Z+7, r1	; 0x07
    1412:	16 82       	std	Z+6, r1	; 0x06
    1414:	83 81       	ldd	r24, Z+3	; 0x03
    1416:	81 fd       	sbrc	r24, 1
    1418:	03 c0       	rjmp	.+6      	; 0x1420 <vfprintf+0x24>
    141a:	6f ef       	ldi	r22, 0xFF	; 255
    141c:	7f ef       	ldi	r23, 0xFF	; 255
    141e:	c6 c1       	rjmp	.+908    	; 0x17ac <vfprintf+0x3b0>
    1420:	9a e0       	ldi	r25, 0x0A	; 10
    1422:	89 2e       	mov	r8, r25
    1424:	1e 01       	movw	r2, r28
    1426:	08 94       	sec
    1428:	21 1c       	adc	r2, r1
    142a:	31 1c       	adc	r3, r1
    142c:	f3 01       	movw	r30, r6
    142e:	23 81       	ldd	r18, Z+3	; 0x03
    1430:	f2 01       	movw	r30, r4
    1432:	23 fd       	sbrc	r18, 3
    1434:	85 91       	lpm	r24, Z+
    1436:	23 ff       	sbrs	r18, 3
    1438:	81 91       	ld	r24, Z+
    143a:	2f 01       	movw	r4, r30
    143c:	88 23       	and	r24, r24
    143e:	09 f4       	brne	.+2      	; 0x1442 <vfprintf+0x46>
    1440:	b2 c1       	rjmp	.+868    	; 0x17a6 <vfprintf+0x3aa>
    1442:	85 32       	cpi	r24, 0x25	; 37
    1444:	39 f4       	brne	.+14     	; 0x1454 <vfprintf+0x58>
    1446:	23 fd       	sbrc	r18, 3
    1448:	85 91       	lpm	r24, Z+
    144a:	23 ff       	sbrs	r18, 3
    144c:	81 91       	ld	r24, Z+
    144e:	2f 01       	movw	r4, r30
    1450:	85 32       	cpi	r24, 0x25	; 37
    1452:	29 f4       	brne	.+10     	; 0x145e <vfprintf+0x62>
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	b3 01       	movw	r22, r6
    1458:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    145c:	e7 cf       	rjmp	.-50     	; 0x142c <vfprintf+0x30>
    145e:	98 2f       	mov	r25, r24
    1460:	ff 24       	eor	r15, r15
    1462:	ee 24       	eor	r14, r14
    1464:	99 24       	eor	r9, r9
    1466:	ff e1       	ldi	r31, 0x1F	; 31
    1468:	ff 15       	cp	r31, r15
    146a:	d0 f0       	brcs	.+52     	; 0x14a0 <vfprintf+0xa4>
    146c:	9b 32       	cpi	r25, 0x2B	; 43
    146e:	69 f0       	breq	.+26     	; 0x148a <vfprintf+0x8e>
    1470:	9c 32       	cpi	r25, 0x2C	; 44
    1472:	28 f4       	brcc	.+10     	; 0x147e <vfprintf+0x82>
    1474:	90 32       	cpi	r25, 0x20	; 32
    1476:	59 f0       	breq	.+22     	; 0x148e <vfprintf+0x92>
    1478:	93 32       	cpi	r25, 0x23	; 35
    147a:	91 f4       	brne	.+36     	; 0x14a0 <vfprintf+0xa4>
    147c:	0e c0       	rjmp	.+28     	; 0x149a <vfprintf+0x9e>
    147e:	9d 32       	cpi	r25, 0x2D	; 45
    1480:	49 f0       	breq	.+18     	; 0x1494 <vfprintf+0x98>
    1482:	90 33       	cpi	r25, 0x30	; 48
    1484:	69 f4       	brne	.+26     	; 0x14a0 <vfprintf+0xa4>
    1486:	41 e0       	ldi	r20, 0x01	; 1
    1488:	24 c0       	rjmp	.+72     	; 0x14d2 <vfprintf+0xd6>
    148a:	52 e0       	ldi	r21, 0x02	; 2
    148c:	f5 2a       	or	r15, r21
    148e:	84 e0       	ldi	r24, 0x04	; 4
    1490:	f8 2a       	or	r15, r24
    1492:	28 c0       	rjmp	.+80     	; 0x14e4 <vfprintf+0xe8>
    1494:	98 e0       	ldi	r25, 0x08	; 8
    1496:	f9 2a       	or	r15, r25
    1498:	25 c0       	rjmp	.+74     	; 0x14e4 <vfprintf+0xe8>
    149a:	e0 e1       	ldi	r30, 0x10	; 16
    149c:	fe 2a       	or	r15, r30
    149e:	22 c0       	rjmp	.+68     	; 0x14e4 <vfprintf+0xe8>
    14a0:	f7 fc       	sbrc	r15, 7
    14a2:	29 c0       	rjmp	.+82     	; 0x14f6 <vfprintf+0xfa>
    14a4:	89 2f       	mov	r24, r25
    14a6:	80 53       	subi	r24, 0x30	; 48
    14a8:	8a 30       	cpi	r24, 0x0A	; 10
    14aa:	70 f4       	brcc	.+28     	; 0x14c8 <vfprintf+0xcc>
    14ac:	f6 fe       	sbrs	r15, 6
    14ae:	05 c0       	rjmp	.+10     	; 0x14ba <vfprintf+0xbe>
    14b0:	98 9c       	mul	r9, r8
    14b2:	90 2c       	mov	r9, r0
    14b4:	11 24       	eor	r1, r1
    14b6:	98 0e       	add	r9, r24
    14b8:	15 c0       	rjmp	.+42     	; 0x14e4 <vfprintf+0xe8>
    14ba:	e8 9c       	mul	r14, r8
    14bc:	e0 2c       	mov	r14, r0
    14be:	11 24       	eor	r1, r1
    14c0:	e8 0e       	add	r14, r24
    14c2:	f0 e2       	ldi	r31, 0x20	; 32
    14c4:	ff 2a       	or	r15, r31
    14c6:	0e c0       	rjmp	.+28     	; 0x14e4 <vfprintf+0xe8>
    14c8:	9e 32       	cpi	r25, 0x2E	; 46
    14ca:	29 f4       	brne	.+10     	; 0x14d6 <vfprintf+0xda>
    14cc:	f6 fc       	sbrc	r15, 6
    14ce:	6b c1       	rjmp	.+726    	; 0x17a6 <vfprintf+0x3aa>
    14d0:	40 e4       	ldi	r20, 0x40	; 64
    14d2:	f4 2a       	or	r15, r20
    14d4:	07 c0       	rjmp	.+14     	; 0x14e4 <vfprintf+0xe8>
    14d6:	9c 36       	cpi	r25, 0x6C	; 108
    14d8:	19 f4       	brne	.+6      	; 0x14e0 <vfprintf+0xe4>
    14da:	50 e8       	ldi	r21, 0x80	; 128
    14dc:	f5 2a       	or	r15, r21
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <vfprintf+0xe8>
    14e0:	98 36       	cpi	r25, 0x68	; 104
    14e2:	49 f4       	brne	.+18     	; 0x14f6 <vfprintf+0xfa>
    14e4:	f2 01       	movw	r30, r4
    14e6:	23 fd       	sbrc	r18, 3
    14e8:	95 91       	lpm	r25, Z+
    14ea:	23 ff       	sbrs	r18, 3
    14ec:	91 91       	ld	r25, Z+
    14ee:	2f 01       	movw	r4, r30
    14f0:	99 23       	and	r25, r25
    14f2:	09 f0       	breq	.+2      	; 0x14f6 <vfprintf+0xfa>
    14f4:	b8 cf       	rjmp	.-144    	; 0x1466 <vfprintf+0x6a>
    14f6:	89 2f       	mov	r24, r25
    14f8:	85 54       	subi	r24, 0x45	; 69
    14fa:	83 30       	cpi	r24, 0x03	; 3
    14fc:	18 f0       	brcs	.+6      	; 0x1504 <vfprintf+0x108>
    14fe:	80 52       	subi	r24, 0x20	; 32
    1500:	83 30       	cpi	r24, 0x03	; 3
    1502:	38 f4       	brcc	.+14     	; 0x1512 <vfprintf+0x116>
    1504:	44 e0       	ldi	r20, 0x04	; 4
    1506:	50 e0       	ldi	r21, 0x00	; 0
    1508:	a4 0e       	add	r10, r20
    150a:	b5 1e       	adc	r11, r21
    150c:	5f e3       	ldi	r21, 0x3F	; 63
    150e:	59 83       	std	Y+1, r21	; 0x01
    1510:	0f c0       	rjmp	.+30     	; 0x1530 <vfprintf+0x134>
    1512:	93 36       	cpi	r25, 0x63	; 99
    1514:	31 f0       	breq	.+12     	; 0x1522 <vfprintf+0x126>
    1516:	93 37       	cpi	r25, 0x73	; 115
    1518:	79 f0       	breq	.+30     	; 0x1538 <vfprintf+0x13c>
    151a:	93 35       	cpi	r25, 0x53	; 83
    151c:	09 f0       	breq	.+2      	; 0x1520 <vfprintf+0x124>
    151e:	56 c0       	rjmp	.+172    	; 0x15cc <vfprintf+0x1d0>
    1520:	20 c0       	rjmp	.+64     	; 0x1562 <vfprintf+0x166>
    1522:	f5 01       	movw	r30, r10
    1524:	80 81       	ld	r24, Z
    1526:	89 83       	std	Y+1, r24	; 0x01
    1528:	42 e0       	ldi	r20, 0x02	; 2
    152a:	50 e0       	ldi	r21, 0x00	; 0
    152c:	a4 0e       	add	r10, r20
    152e:	b5 1e       	adc	r11, r21
    1530:	61 01       	movw	r12, r2
    1532:	01 e0       	ldi	r16, 0x01	; 1
    1534:	10 e0       	ldi	r17, 0x00	; 0
    1536:	12 c0       	rjmp	.+36     	; 0x155c <vfprintf+0x160>
    1538:	f5 01       	movw	r30, r10
    153a:	c0 80       	ld	r12, Z
    153c:	d1 80       	ldd	r13, Z+1	; 0x01
    153e:	f6 fc       	sbrc	r15, 6
    1540:	03 c0       	rjmp	.+6      	; 0x1548 <vfprintf+0x14c>
    1542:	6f ef       	ldi	r22, 0xFF	; 255
    1544:	7f ef       	ldi	r23, 0xFF	; 255
    1546:	02 c0       	rjmp	.+4      	; 0x154c <vfprintf+0x150>
    1548:	69 2d       	mov	r22, r9
    154a:	70 e0       	ldi	r23, 0x00	; 0
    154c:	42 e0       	ldi	r20, 0x02	; 2
    154e:	50 e0       	ldi	r21, 0x00	; 0
    1550:	a4 0e       	add	r10, r20
    1552:	b5 1e       	adc	r11, r21
    1554:	c6 01       	movw	r24, r12
    1556:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <strnlen>
    155a:	8c 01       	movw	r16, r24
    155c:	5f e7       	ldi	r21, 0x7F	; 127
    155e:	f5 22       	and	r15, r21
    1560:	14 c0       	rjmp	.+40     	; 0x158a <vfprintf+0x18e>
    1562:	f5 01       	movw	r30, r10
    1564:	c0 80       	ld	r12, Z
    1566:	d1 80       	ldd	r13, Z+1	; 0x01
    1568:	f6 fc       	sbrc	r15, 6
    156a:	03 c0       	rjmp	.+6      	; 0x1572 <vfprintf+0x176>
    156c:	6f ef       	ldi	r22, 0xFF	; 255
    156e:	7f ef       	ldi	r23, 0xFF	; 255
    1570:	02 c0       	rjmp	.+4      	; 0x1576 <vfprintf+0x17a>
    1572:	69 2d       	mov	r22, r9
    1574:	70 e0       	ldi	r23, 0x00	; 0
    1576:	42 e0       	ldi	r20, 0x02	; 2
    1578:	50 e0       	ldi	r21, 0x00	; 0
    157a:	a4 0e       	add	r10, r20
    157c:	b5 1e       	adc	r11, r21
    157e:	c6 01       	movw	r24, r12
    1580:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <strnlen_P>
    1584:	8c 01       	movw	r16, r24
    1586:	50 e8       	ldi	r21, 0x80	; 128
    1588:	f5 2a       	or	r15, r21
    158a:	f3 fe       	sbrs	r15, 3
    158c:	07 c0       	rjmp	.+14     	; 0x159c <vfprintf+0x1a0>
    158e:	1a c0       	rjmp	.+52     	; 0x15c4 <vfprintf+0x1c8>
    1590:	80 e2       	ldi	r24, 0x20	; 32
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	b3 01       	movw	r22, r6
    1596:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    159a:	ea 94       	dec	r14
    159c:	8e 2d       	mov	r24, r14
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	08 17       	cp	r16, r24
    15a2:	19 07       	cpc	r17, r25
    15a4:	a8 f3       	brcs	.-22     	; 0x1590 <vfprintf+0x194>
    15a6:	0e c0       	rjmp	.+28     	; 0x15c4 <vfprintf+0x1c8>
    15a8:	f6 01       	movw	r30, r12
    15aa:	f7 fc       	sbrc	r15, 7
    15ac:	85 91       	lpm	r24, Z+
    15ae:	f7 fe       	sbrs	r15, 7
    15b0:	81 91       	ld	r24, Z+
    15b2:	6f 01       	movw	r12, r30
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	b3 01       	movw	r22, r6
    15b8:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    15bc:	e1 10       	cpse	r14, r1
    15be:	ea 94       	dec	r14
    15c0:	01 50       	subi	r16, 0x01	; 1
    15c2:	10 40       	sbci	r17, 0x00	; 0
    15c4:	01 15       	cp	r16, r1
    15c6:	11 05       	cpc	r17, r1
    15c8:	79 f7       	brne	.-34     	; 0x15a8 <vfprintf+0x1ac>
    15ca:	ea c0       	rjmp	.+468    	; 0x17a0 <vfprintf+0x3a4>
    15cc:	94 36       	cpi	r25, 0x64	; 100
    15ce:	11 f0       	breq	.+4      	; 0x15d4 <vfprintf+0x1d8>
    15d0:	99 36       	cpi	r25, 0x69	; 105
    15d2:	69 f5       	brne	.+90     	; 0x162e <vfprintf+0x232>
    15d4:	f7 fe       	sbrs	r15, 7
    15d6:	08 c0       	rjmp	.+16     	; 0x15e8 <vfprintf+0x1ec>
    15d8:	f5 01       	movw	r30, r10
    15da:	20 81       	ld	r18, Z
    15dc:	31 81       	ldd	r19, Z+1	; 0x01
    15de:	42 81       	ldd	r20, Z+2	; 0x02
    15e0:	53 81       	ldd	r21, Z+3	; 0x03
    15e2:	84 e0       	ldi	r24, 0x04	; 4
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	0a c0       	rjmp	.+20     	; 0x15fc <vfprintf+0x200>
    15e8:	f5 01       	movw	r30, r10
    15ea:	80 81       	ld	r24, Z
    15ec:	91 81       	ldd	r25, Z+1	; 0x01
    15ee:	9c 01       	movw	r18, r24
    15f0:	44 27       	eor	r20, r20
    15f2:	37 fd       	sbrc	r19, 7
    15f4:	40 95       	com	r20
    15f6:	54 2f       	mov	r21, r20
    15f8:	82 e0       	ldi	r24, 0x02	; 2
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	a8 0e       	add	r10, r24
    15fe:	b9 1e       	adc	r11, r25
    1600:	9f e6       	ldi	r25, 0x6F	; 111
    1602:	f9 22       	and	r15, r25
    1604:	57 ff       	sbrs	r21, 7
    1606:	09 c0       	rjmp	.+18     	; 0x161a <vfprintf+0x21e>
    1608:	50 95       	com	r21
    160a:	40 95       	com	r20
    160c:	30 95       	com	r19
    160e:	21 95       	neg	r18
    1610:	3f 4f       	sbci	r19, 0xFF	; 255
    1612:	4f 4f       	sbci	r20, 0xFF	; 255
    1614:	5f 4f       	sbci	r21, 0xFF	; 255
    1616:	e0 e8       	ldi	r30, 0x80	; 128
    1618:	fe 2a       	or	r15, r30
    161a:	ca 01       	movw	r24, r20
    161c:	b9 01       	movw	r22, r18
    161e:	a1 01       	movw	r20, r2
    1620:	2a e0       	ldi	r18, 0x0A	; 10
    1622:	30 e0       	ldi	r19, 0x00	; 0
    1624:	0e 94 32 0c 	call	0x1864	; 0x1864 <__ultoa_invert>
    1628:	d8 2e       	mov	r13, r24
    162a:	d2 18       	sub	r13, r2
    162c:	40 c0       	rjmp	.+128    	; 0x16ae <vfprintf+0x2b2>
    162e:	95 37       	cpi	r25, 0x75	; 117
    1630:	29 f4       	brne	.+10     	; 0x163c <vfprintf+0x240>
    1632:	1f 2d       	mov	r17, r15
    1634:	1f 7e       	andi	r17, 0xEF	; 239
    1636:	2a e0       	ldi	r18, 0x0A	; 10
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	1d c0       	rjmp	.+58     	; 0x1676 <vfprintf+0x27a>
    163c:	1f 2d       	mov	r17, r15
    163e:	19 7f       	andi	r17, 0xF9	; 249
    1640:	9f 36       	cpi	r25, 0x6F	; 111
    1642:	61 f0       	breq	.+24     	; 0x165c <vfprintf+0x260>
    1644:	90 37       	cpi	r25, 0x70	; 112
    1646:	20 f4       	brcc	.+8      	; 0x1650 <vfprintf+0x254>
    1648:	98 35       	cpi	r25, 0x58	; 88
    164a:	09 f0       	breq	.+2      	; 0x164e <vfprintf+0x252>
    164c:	ac c0       	rjmp	.+344    	; 0x17a6 <vfprintf+0x3aa>
    164e:	0f c0       	rjmp	.+30     	; 0x166e <vfprintf+0x272>
    1650:	90 37       	cpi	r25, 0x70	; 112
    1652:	39 f0       	breq	.+14     	; 0x1662 <vfprintf+0x266>
    1654:	98 37       	cpi	r25, 0x78	; 120
    1656:	09 f0       	breq	.+2      	; 0x165a <vfprintf+0x25e>
    1658:	a6 c0       	rjmp	.+332    	; 0x17a6 <vfprintf+0x3aa>
    165a:	04 c0       	rjmp	.+8      	; 0x1664 <vfprintf+0x268>
    165c:	28 e0       	ldi	r18, 0x08	; 8
    165e:	30 e0       	ldi	r19, 0x00	; 0
    1660:	0a c0       	rjmp	.+20     	; 0x1676 <vfprintf+0x27a>
    1662:	10 61       	ori	r17, 0x10	; 16
    1664:	14 fd       	sbrc	r17, 4
    1666:	14 60       	ori	r17, 0x04	; 4
    1668:	20 e1       	ldi	r18, 0x10	; 16
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	04 c0       	rjmp	.+8      	; 0x1676 <vfprintf+0x27a>
    166e:	14 fd       	sbrc	r17, 4
    1670:	16 60       	ori	r17, 0x06	; 6
    1672:	20 e1       	ldi	r18, 0x10	; 16
    1674:	32 e0       	ldi	r19, 0x02	; 2
    1676:	17 ff       	sbrs	r17, 7
    1678:	08 c0       	rjmp	.+16     	; 0x168a <vfprintf+0x28e>
    167a:	f5 01       	movw	r30, r10
    167c:	60 81       	ld	r22, Z
    167e:	71 81       	ldd	r23, Z+1	; 0x01
    1680:	82 81       	ldd	r24, Z+2	; 0x02
    1682:	93 81       	ldd	r25, Z+3	; 0x03
    1684:	44 e0       	ldi	r20, 0x04	; 4
    1686:	50 e0       	ldi	r21, 0x00	; 0
    1688:	08 c0       	rjmp	.+16     	; 0x169a <vfprintf+0x29e>
    168a:	f5 01       	movw	r30, r10
    168c:	80 81       	ld	r24, Z
    168e:	91 81       	ldd	r25, Z+1	; 0x01
    1690:	bc 01       	movw	r22, r24
    1692:	80 e0       	ldi	r24, 0x00	; 0
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	42 e0       	ldi	r20, 0x02	; 2
    1698:	50 e0       	ldi	r21, 0x00	; 0
    169a:	a4 0e       	add	r10, r20
    169c:	b5 1e       	adc	r11, r21
    169e:	a1 01       	movw	r20, r2
    16a0:	0e 94 32 0c 	call	0x1864	; 0x1864 <__ultoa_invert>
    16a4:	d8 2e       	mov	r13, r24
    16a6:	d2 18       	sub	r13, r2
    16a8:	8f e7       	ldi	r24, 0x7F	; 127
    16aa:	f8 2e       	mov	r15, r24
    16ac:	f1 22       	and	r15, r17
    16ae:	f6 fe       	sbrs	r15, 6
    16b0:	0b c0       	rjmp	.+22     	; 0x16c8 <vfprintf+0x2cc>
    16b2:	5e ef       	ldi	r21, 0xFE	; 254
    16b4:	f5 22       	and	r15, r21
    16b6:	d9 14       	cp	r13, r9
    16b8:	38 f4       	brcc	.+14     	; 0x16c8 <vfprintf+0x2cc>
    16ba:	f4 fe       	sbrs	r15, 4
    16bc:	07 c0       	rjmp	.+14     	; 0x16cc <vfprintf+0x2d0>
    16be:	f2 fc       	sbrc	r15, 2
    16c0:	05 c0       	rjmp	.+10     	; 0x16cc <vfprintf+0x2d0>
    16c2:	8f ee       	ldi	r24, 0xEF	; 239
    16c4:	f8 22       	and	r15, r24
    16c6:	02 c0       	rjmp	.+4      	; 0x16cc <vfprintf+0x2d0>
    16c8:	1d 2d       	mov	r17, r13
    16ca:	01 c0       	rjmp	.+2      	; 0x16ce <vfprintf+0x2d2>
    16cc:	19 2d       	mov	r17, r9
    16ce:	f4 fe       	sbrs	r15, 4
    16d0:	0d c0       	rjmp	.+26     	; 0x16ec <vfprintf+0x2f0>
    16d2:	fe 01       	movw	r30, r28
    16d4:	ed 0d       	add	r30, r13
    16d6:	f1 1d       	adc	r31, r1
    16d8:	80 81       	ld	r24, Z
    16da:	80 33       	cpi	r24, 0x30	; 48
    16dc:	19 f4       	brne	.+6      	; 0x16e4 <vfprintf+0x2e8>
    16de:	99 ee       	ldi	r25, 0xE9	; 233
    16e0:	f9 22       	and	r15, r25
    16e2:	08 c0       	rjmp	.+16     	; 0x16f4 <vfprintf+0x2f8>
    16e4:	1f 5f       	subi	r17, 0xFF	; 255
    16e6:	f2 fe       	sbrs	r15, 2
    16e8:	05 c0       	rjmp	.+10     	; 0x16f4 <vfprintf+0x2f8>
    16ea:	03 c0       	rjmp	.+6      	; 0x16f2 <vfprintf+0x2f6>
    16ec:	8f 2d       	mov	r24, r15
    16ee:	86 78       	andi	r24, 0x86	; 134
    16f0:	09 f0       	breq	.+2      	; 0x16f4 <vfprintf+0x2f8>
    16f2:	1f 5f       	subi	r17, 0xFF	; 255
    16f4:	0f 2d       	mov	r16, r15
    16f6:	f3 fc       	sbrc	r15, 3
    16f8:	14 c0       	rjmp	.+40     	; 0x1722 <vfprintf+0x326>
    16fa:	f0 fe       	sbrs	r15, 0
    16fc:	0f c0       	rjmp	.+30     	; 0x171c <vfprintf+0x320>
    16fe:	1e 15       	cp	r17, r14
    1700:	10 f0       	brcs	.+4      	; 0x1706 <vfprintf+0x30a>
    1702:	9d 2c       	mov	r9, r13
    1704:	0b c0       	rjmp	.+22     	; 0x171c <vfprintf+0x320>
    1706:	9d 2c       	mov	r9, r13
    1708:	9e 0c       	add	r9, r14
    170a:	91 1a       	sub	r9, r17
    170c:	1e 2d       	mov	r17, r14
    170e:	06 c0       	rjmp	.+12     	; 0x171c <vfprintf+0x320>
    1710:	80 e2       	ldi	r24, 0x20	; 32
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	b3 01       	movw	r22, r6
    1716:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    171a:	1f 5f       	subi	r17, 0xFF	; 255
    171c:	1e 15       	cp	r17, r14
    171e:	c0 f3       	brcs	.-16     	; 0x1710 <vfprintf+0x314>
    1720:	04 c0       	rjmp	.+8      	; 0x172a <vfprintf+0x32e>
    1722:	1e 15       	cp	r17, r14
    1724:	10 f4       	brcc	.+4      	; 0x172a <vfprintf+0x32e>
    1726:	e1 1a       	sub	r14, r17
    1728:	01 c0       	rjmp	.+2      	; 0x172c <vfprintf+0x330>
    172a:	ee 24       	eor	r14, r14
    172c:	04 ff       	sbrs	r16, 4
    172e:	0f c0       	rjmp	.+30     	; 0x174e <vfprintf+0x352>
    1730:	80 e3       	ldi	r24, 0x30	; 48
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	b3 01       	movw	r22, r6
    1736:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    173a:	02 ff       	sbrs	r16, 2
    173c:	1d c0       	rjmp	.+58     	; 0x1778 <vfprintf+0x37c>
    173e:	01 fd       	sbrc	r16, 1
    1740:	03 c0       	rjmp	.+6      	; 0x1748 <vfprintf+0x34c>
    1742:	88 e7       	ldi	r24, 0x78	; 120
    1744:	90 e0       	ldi	r25, 0x00	; 0
    1746:	0e c0       	rjmp	.+28     	; 0x1764 <vfprintf+0x368>
    1748:	88 e5       	ldi	r24, 0x58	; 88
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	0b c0       	rjmp	.+22     	; 0x1764 <vfprintf+0x368>
    174e:	80 2f       	mov	r24, r16
    1750:	86 78       	andi	r24, 0x86	; 134
    1752:	91 f0       	breq	.+36     	; 0x1778 <vfprintf+0x37c>
    1754:	01 ff       	sbrs	r16, 1
    1756:	02 c0       	rjmp	.+4      	; 0x175c <vfprintf+0x360>
    1758:	8b e2       	ldi	r24, 0x2B	; 43
    175a:	01 c0       	rjmp	.+2      	; 0x175e <vfprintf+0x362>
    175c:	80 e2       	ldi	r24, 0x20	; 32
    175e:	f7 fc       	sbrc	r15, 7
    1760:	8d e2       	ldi	r24, 0x2D	; 45
    1762:	90 e0       	ldi	r25, 0x00	; 0
    1764:	b3 01       	movw	r22, r6
    1766:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    176a:	06 c0       	rjmp	.+12     	; 0x1778 <vfprintf+0x37c>
    176c:	80 e3       	ldi	r24, 0x30	; 48
    176e:	90 e0       	ldi	r25, 0x00	; 0
    1770:	b3 01       	movw	r22, r6
    1772:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    1776:	9a 94       	dec	r9
    1778:	d9 14       	cp	r13, r9
    177a:	c0 f3       	brcs	.-16     	; 0x176c <vfprintf+0x370>
    177c:	da 94       	dec	r13
    177e:	f1 01       	movw	r30, r2
    1780:	ed 0d       	add	r30, r13
    1782:	f1 1d       	adc	r31, r1
    1784:	80 81       	ld	r24, Z
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	b3 01       	movw	r22, r6
    178a:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    178e:	dd 20       	and	r13, r13
    1790:	a9 f7       	brne	.-22     	; 0x177c <vfprintf+0x380>
    1792:	06 c0       	rjmp	.+12     	; 0x17a0 <vfprintf+0x3a4>
    1794:	80 e2       	ldi	r24, 0x20	; 32
    1796:	90 e0       	ldi	r25, 0x00	; 0
    1798:	b3 01       	movw	r22, r6
    179a:	0e 94 06 0c 	call	0x180c	; 0x180c <fputc>
    179e:	ea 94       	dec	r14
    17a0:	ee 20       	and	r14, r14
    17a2:	c1 f7       	brne	.-16     	; 0x1794 <vfprintf+0x398>
    17a4:	43 ce       	rjmp	.-890    	; 0x142c <vfprintf+0x30>
    17a6:	f3 01       	movw	r30, r6
    17a8:	66 81       	ldd	r22, Z+6	; 0x06
    17aa:	77 81       	ldd	r23, Z+7	; 0x07
    17ac:	cb 01       	movw	r24, r22
    17ae:	2b 96       	adiw	r28, 0x0b	; 11
    17b0:	e2 e1       	ldi	r30, 0x12	; 18
    17b2:	0c 94 c7 0c 	jmp	0x198e	; 0x198e <__epilogue_restores__>

000017b6 <__eerd_byte_m16>:
    17b6:	e1 99       	sbic	0x1c, 1	; 28
    17b8:	fe cf       	rjmp	.-4      	; 0x17b6 <__eerd_byte_m16>
    17ba:	9f bb       	out	0x1f, r25	; 31
    17bc:	8e bb       	out	0x1e, r24	; 30
    17be:	e0 9a       	sbi	0x1c, 0	; 28
    17c0:	99 27       	eor	r25, r25
    17c2:	8d b3       	in	r24, 0x1d	; 29
    17c4:	08 95       	ret

000017c6 <__eewr_byte_m16>:
    17c6:	26 2f       	mov	r18, r22

000017c8 <__eewr_r18_m16>:
    17c8:	e1 99       	sbic	0x1c, 1	; 28
    17ca:	fe cf       	rjmp	.-4      	; 0x17c8 <__eewr_r18_m16>
    17cc:	9f bb       	out	0x1f, r25	; 31
    17ce:	8e bb       	out	0x1e, r24	; 30
    17d0:	2d bb       	out	0x1d, r18	; 29
    17d2:	0f b6       	in	r0, 0x3f	; 63
    17d4:	f8 94       	cli
    17d6:	e2 9a       	sbi	0x1c, 2	; 28
    17d8:	e1 9a       	sbi	0x1c, 1	; 28
    17da:	0f be       	out	0x3f, r0	; 63
    17dc:	01 96       	adiw	r24, 0x01	; 1
    17de:	08 95       	ret

000017e0 <strnlen_P>:
    17e0:	fc 01       	movw	r30, r24
    17e2:	05 90       	lpm	r0, Z+
    17e4:	61 50       	subi	r22, 0x01	; 1
    17e6:	70 40       	sbci	r23, 0x00	; 0
    17e8:	01 10       	cpse	r0, r1
    17ea:	d8 f7       	brcc	.-10     	; 0x17e2 <strnlen_P+0x2>
    17ec:	80 95       	com	r24
    17ee:	90 95       	com	r25
    17f0:	8e 0f       	add	r24, r30
    17f2:	9f 1f       	adc	r25, r31
    17f4:	08 95       	ret

000017f6 <strnlen>:
    17f6:	fc 01       	movw	r30, r24
    17f8:	61 50       	subi	r22, 0x01	; 1
    17fa:	70 40       	sbci	r23, 0x00	; 0
    17fc:	01 90       	ld	r0, Z+
    17fe:	01 10       	cpse	r0, r1
    1800:	d8 f7       	brcc	.-10     	; 0x17f8 <strnlen+0x2>
    1802:	80 95       	com	r24
    1804:	90 95       	com	r25
    1806:	8e 0f       	add	r24, r30
    1808:	9f 1f       	adc	r25, r31
    180a:	08 95       	ret

0000180c <fputc>:
    180c:	0f 93       	push	r16
    180e:	1f 93       	push	r17
    1810:	cf 93       	push	r28
    1812:	df 93       	push	r29
    1814:	8c 01       	movw	r16, r24
    1816:	eb 01       	movw	r28, r22
    1818:	8b 81       	ldd	r24, Y+3	; 0x03
    181a:	81 ff       	sbrs	r24, 1
    181c:	1b c0       	rjmp	.+54     	; 0x1854 <fputc+0x48>
    181e:	82 ff       	sbrs	r24, 2
    1820:	0d c0       	rjmp	.+26     	; 0x183c <fputc+0x30>
    1822:	2e 81       	ldd	r18, Y+6	; 0x06
    1824:	3f 81       	ldd	r19, Y+7	; 0x07
    1826:	8c 81       	ldd	r24, Y+4	; 0x04
    1828:	9d 81       	ldd	r25, Y+5	; 0x05
    182a:	28 17       	cp	r18, r24
    182c:	39 07       	cpc	r19, r25
    182e:	64 f4       	brge	.+24     	; 0x1848 <fputc+0x3c>
    1830:	e8 81       	ld	r30, Y
    1832:	f9 81       	ldd	r31, Y+1	; 0x01
    1834:	01 93       	st	Z+, r16
    1836:	f9 83       	std	Y+1, r31	; 0x01
    1838:	e8 83       	st	Y, r30
    183a:	06 c0       	rjmp	.+12     	; 0x1848 <fputc+0x3c>
    183c:	e8 85       	ldd	r30, Y+8	; 0x08
    183e:	f9 85       	ldd	r31, Y+9	; 0x09
    1840:	80 2f       	mov	r24, r16
    1842:	09 95       	icall
    1844:	89 2b       	or	r24, r25
    1846:	31 f4       	brne	.+12     	; 0x1854 <fputc+0x48>
    1848:	8e 81       	ldd	r24, Y+6	; 0x06
    184a:	9f 81       	ldd	r25, Y+7	; 0x07
    184c:	01 96       	adiw	r24, 0x01	; 1
    184e:	9f 83       	std	Y+7, r25	; 0x07
    1850:	8e 83       	std	Y+6, r24	; 0x06
    1852:	02 c0       	rjmp	.+4      	; 0x1858 <fputc+0x4c>
    1854:	0f ef       	ldi	r16, 0xFF	; 255
    1856:	1f ef       	ldi	r17, 0xFF	; 255
    1858:	c8 01       	movw	r24, r16
    185a:	df 91       	pop	r29
    185c:	cf 91       	pop	r28
    185e:	1f 91       	pop	r17
    1860:	0f 91       	pop	r16
    1862:	08 95       	ret

00001864 <__ultoa_invert>:
    1864:	fa 01       	movw	r30, r20
    1866:	aa 27       	eor	r26, r26
    1868:	28 30       	cpi	r18, 0x08	; 8
    186a:	51 f1       	breq	.+84     	; 0x18c0 <__ultoa_invert+0x5c>
    186c:	20 31       	cpi	r18, 0x10	; 16
    186e:	81 f1       	breq	.+96     	; 0x18d0 <__ultoa_invert+0x6c>
    1870:	e8 94       	clt
    1872:	6f 93       	push	r22
    1874:	6e 7f       	andi	r22, 0xFE	; 254
    1876:	6e 5f       	subi	r22, 0xFE	; 254
    1878:	7f 4f       	sbci	r23, 0xFF	; 255
    187a:	8f 4f       	sbci	r24, 0xFF	; 255
    187c:	9f 4f       	sbci	r25, 0xFF	; 255
    187e:	af 4f       	sbci	r26, 0xFF	; 255
    1880:	b1 e0       	ldi	r27, 0x01	; 1
    1882:	3e d0       	rcall	.+124    	; 0x1900 <__ultoa_invert+0x9c>
    1884:	b4 e0       	ldi	r27, 0x04	; 4
    1886:	3c d0       	rcall	.+120    	; 0x1900 <__ultoa_invert+0x9c>
    1888:	67 0f       	add	r22, r23
    188a:	78 1f       	adc	r23, r24
    188c:	89 1f       	adc	r24, r25
    188e:	9a 1f       	adc	r25, r26
    1890:	a1 1d       	adc	r26, r1
    1892:	68 0f       	add	r22, r24
    1894:	79 1f       	adc	r23, r25
    1896:	8a 1f       	adc	r24, r26
    1898:	91 1d       	adc	r25, r1
    189a:	a1 1d       	adc	r26, r1
    189c:	6a 0f       	add	r22, r26
    189e:	71 1d       	adc	r23, r1
    18a0:	81 1d       	adc	r24, r1
    18a2:	91 1d       	adc	r25, r1
    18a4:	a1 1d       	adc	r26, r1
    18a6:	20 d0       	rcall	.+64     	; 0x18e8 <__ultoa_invert+0x84>
    18a8:	09 f4       	brne	.+2      	; 0x18ac <__ultoa_invert+0x48>
    18aa:	68 94       	set
    18ac:	3f 91       	pop	r19
    18ae:	2a e0       	ldi	r18, 0x0A	; 10
    18b0:	26 9f       	mul	r18, r22
    18b2:	11 24       	eor	r1, r1
    18b4:	30 19       	sub	r19, r0
    18b6:	30 5d       	subi	r19, 0xD0	; 208
    18b8:	31 93       	st	Z+, r19
    18ba:	de f6       	brtc	.-74     	; 0x1872 <__ultoa_invert+0xe>
    18bc:	cf 01       	movw	r24, r30
    18be:	08 95       	ret
    18c0:	46 2f       	mov	r20, r22
    18c2:	47 70       	andi	r20, 0x07	; 7
    18c4:	40 5d       	subi	r20, 0xD0	; 208
    18c6:	41 93       	st	Z+, r20
    18c8:	b3 e0       	ldi	r27, 0x03	; 3
    18ca:	0f d0       	rcall	.+30     	; 0x18ea <__ultoa_invert+0x86>
    18cc:	c9 f7       	brne	.-14     	; 0x18c0 <__ultoa_invert+0x5c>
    18ce:	f6 cf       	rjmp	.-20     	; 0x18bc <__ultoa_invert+0x58>
    18d0:	46 2f       	mov	r20, r22
    18d2:	4f 70       	andi	r20, 0x0F	; 15
    18d4:	40 5d       	subi	r20, 0xD0	; 208
    18d6:	4a 33       	cpi	r20, 0x3A	; 58
    18d8:	18 f0       	brcs	.+6      	; 0x18e0 <__ultoa_invert+0x7c>
    18da:	49 5d       	subi	r20, 0xD9	; 217
    18dc:	31 fd       	sbrc	r19, 1
    18de:	40 52       	subi	r20, 0x20	; 32
    18e0:	41 93       	st	Z+, r20
    18e2:	02 d0       	rcall	.+4      	; 0x18e8 <__ultoa_invert+0x84>
    18e4:	a9 f7       	brne	.-22     	; 0x18d0 <__ultoa_invert+0x6c>
    18e6:	ea cf       	rjmp	.-44     	; 0x18bc <__ultoa_invert+0x58>
    18e8:	b4 e0       	ldi	r27, 0x04	; 4
    18ea:	a6 95       	lsr	r26
    18ec:	97 95       	ror	r25
    18ee:	87 95       	ror	r24
    18f0:	77 95       	ror	r23
    18f2:	67 95       	ror	r22
    18f4:	ba 95       	dec	r27
    18f6:	c9 f7       	brne	.-14     	; 0x18ea <__ultoa_invert+0x86>
    18f8:	00 97       	sbiw	r24, 0x00	; 0
    18fa:	61 05       	cpc	r22, r1
    18fc:	71 05       	cpc	r23, r1
    18fe:	08 95       	ret
    1900:	9b 01       	movw	r18, r22
    1902:	ac 01       	movw	r20, r24
    1904:	0a 2e       	mov	r0, r26
    1906:	06 94       	lsr	r0
    1908:	57 95       	ror	r21
    190a:	47 95       	ror	r20
    190c:	37 95       	ror	r19
    190e:	27 95       	ror	r18
    1910:	ba 95       	dec	r27
    1912:	c9 f7       	brne	.-14     	; 0x1906 <__ultoa_invert+0xa2>
    1914:	62 0f       	add	r22, r18
    1916:	73 1f       	adc	r23, r19
    1918:	84 1f       	adc	r24, r20
    191a:	95 1f       	adc	r25, r21
    191c:	a0 1d       	adc	r26, r0
    191e:	08 95       	ret

00001920 <__divmodsi4>:
    1920:	97 fb       	bst	r25, 7
    1922:	09 2e       	mov	r0, r25
    1924:	05 26       	eor	r0, r21
    1926:	0e d0       	rcall	.+28     	; 0x1944 <__divmodsi4_neg1>
    1928:	57 fd       	sbrc	r21, 7
    192a:	04 d0       	rcall	.+8      	; 0x1934 <__divmodsi4_neg2>
    192c:	cf dc       	rcall	.-1634   	; 0x12cc <__udivmodsi4>
    192e:	0a d0       	rcall	.+20     	; 0x1944 <__divmodsi4_neg1>
    1930:	00 1c       	adc	r0, r0
    1932:	38 f4       	brcc	.+14     	; 0x1942 <__divmodsi4_exit>

00001934 <__divmodsi4_neg2>:
    1934:	50 95       	com	r21
    1936:	40 95       	com	r20
    1938:	30 95       	com	r19
    193a:	21 95       	neg	r18
    193c:	3f 4f       	sbci	r19, 0xFF	; 255
    193e:	4f 4f       	sbci	r20, 0xFF	; 255
    1940:	5f 4f       	sbci	r21, 0xFF	; 255

00001942 <__divmodsi4_exit>:
    1942:	08 95       	ret

00001944 <__divmodsi4_neg1>:
    1944:	f6 f7       	brtc	.-4      	; 0x1942 <__divmodsi4_exit>
    1946:	90 95       	com	r25
    1948:	80 95       	com	r24
    194a:	70 95       	com	r23
    194c:	61 95       	neg	r22
    194e:	7f 4f       	sbci	r23, 0xFF	; 255
    1950:	8f 4f       	sbci	r24, 0xFF	; 255
    1952:	9f 4f       	sbci	r25, 0xFF	; 255
    1954:	08 95       	ret

00001956 <__prologue_saves__>:
    1956:	2f 92       	push	r2
    1958:	3f 92       	push	r3
    195a:	4f 92       	push	r4
    195c:	5f 92       	push	r5
    195e:	6f 92       	push	r6
    1960:	7f 92       	push	r7
    1962:	8f 92       	push	r8
    1964:	9f 92       	push	r9
    1966:	af 92       	push	r10
    1968:	bf 92       	push	r11
    196a:	cf 92       	push	r12
    196c:	df 92       	push	r13
    196e:	ef 92       	push	r14
    1970:	ff 92       	push	r15
    1972:	0f 93       	push	r16
    1974:	1f 93       	push	r17
    1976:	cf 93       	push	r28
    1978:	df 93       	push	r29
    197a:	cd b7       	in	r28, 0x3d	; 61
    197c:	de b7       	in	r29, 0x3e	; 62
    197e:	ca 1b       	sub	r28, r26
    1980:	db 0b       	sbc	r29, r27
    1982:	0f b6       	in	r0, 0x3f	; 63
    1984:	f8 94       	cli
    1986:	de bf       	out	0x3e, r29	; 62
    1988:	0f be       	out	0x3f, r0	; 63
    198a:	cd bf       	out	0x3d, r28	; 61
    198c:	09 94       	ijmp

0000198e <__epilogue_restores__>:
    198e:	2a 88       	ldd	r2, Y+18	; 0x12
    1990:	39 88       	ldd	r3, Y+17	; 0x11
    1992:	48 88       	ldd	r4, Y+16	; 0x10
    1994:	5f 84       	ldd	r5, Y+15	; 0x0f
    1996:	6e 84       	ldd	r6, Y+14	; 0x0e
    1998:	7d 84       	ldd	r7, Y+13	; 0x0d
    199a:	8c 84       	ldd	r8, Y+12	; 0x0c
    199c:	9b 84       	ldd	r9, Y+11	; 0x0b
    199e:	aa 84       	ldd	r10, Y+10	; 0x0a
    19a0:	b9 84       	ldd	r11, Y+9	; 0x09
    19a2:	c8 84       	ldd	r12, Y+8	; 0x08
    19a4:	df 80       	ldd	r13, Y+7	; 0x07
    19a6:	ee 80       	ldd	r14, Y+6	; 0x06
    19a8:	fd 80       	ldd	r15, Y+5	; 0x05
    19aa:	0c 81       	ldd	r16, Y+4	; 0x04
    19ac:	1b 81       	ldd	r17, Y+3	; 0x03
    19ae:	aa 81       	ldd	r26, Y+2	; 0x02
    19b0:	b9 81       	ldd	r27, Y+1	; 0x01
    19b2:	ce 0f       	add	r28, r30
    19b4:	d1 1d       	adc	r29, r1
    19b6:	0f b6       	in	r0, 0x3f	; 63
    19b8:	f8 94       	cli
    19ba:	de bf       	out	0x3e, r29	; 62
    19bc:	0f be       	out	0x3f, r0	; 63
    19be:	cd bf       	out	0x3d, r28	; 61
    19c0:	ed 01       	movw	r28, r26
    19c2:	08 95       	ret

000019c4 <_exit>:
    19c4:	f8 94       	cli

000019c6 <__stop_program>:
    19c6:	ff cf       	rjmp	.-2      	; 0x19c6 <__stop_program>
