        -:    0:Source:/home/rc/ZathuraDbg/src/app/arch/arm.cpp
        -:    0:Graph:/home/rc/ZathuraDbg/src/cmake-build-debug-coverage/CMakeFiles/Zathura.dir/app/arch/arm.cpp.gcno
        -:    0:Data:/home/rc/ZathuraDbg/src/cmake-build-debug-coverage/CMakeFiles/Zathura.dir/app/arch/arm.cpp.gcda
        -:    0:Runs:1
        -:    1:#include "arm.hpp"
        -:    2:
        -:    3:std::unordered_map <std::string, std::pair<size_t, int>> armRegInfoMap = {
        -:    4:        {"INVALID", {0, UC_ARM_REG_INVALID}},
        -:    5:        {"APSR", {32, UC_ARM_REG_APSR}},
        -:    6:        {"NZCV", {32, UC_ARM_REG_APSR_NZCV}},
        -:    7:        {"CPSR", {32, UC_ARM_REG_CPSR}},
        -:    8:        {"FPEXC", {32, UC_ARM_REG_FPEXC}},
        -:    9:        {"FPINST", {32, UC_ARM_REG_FPINST}},
        -:   10:        {"FPSCR", {32, UC_ARM_REG_FPSCR}},
        -:   11:        {"FPSCR_NZCV", {32, UC_ARM_REG_FPSCR_NZCV}},
        -:   12:        {"FPSID", {32, UC_ARM_REG_FPSID}},
        -:   13:        {"ITSTATE", {8, UC_ARM_REG_ITSTATE}},
        -:   14:        {"LR", {32, UC_ARM_REG_LR}},
        -:   15:        {"PC", {32, UC_ARM_REG_PC}},
        -:   16:        {"SP", {32, UC_ARM_REG_SP}},
        -:   17:        {"SPSR", {32, UC_ARM_REG_SPSR}},
        -:   18:        {"D0", {64, UC_ARM_REG_D0}},
        -:   19:        {"D1", {64, UC_ARM_REG_D1}},
        -:   20:        {"D2", {64, UC_ARM_REG_D2}},
        -:   21:        {"D3", {64, UC_ARM_REG_D3}},
        -:   22:        {"D4", {64, UC_ARM_REG_D4}},
        -:   23:        {"D5", {64, UC_ARM_REG_D5}},
        -:   24:        {"D6", {64, UC_ARM_REG_D6}},
        -:   25:        {"D7", {64, UC_ARM_REG_D7}},
        -:   26:        {"D8", {64, UC_ARM_REG_D8}},
        -:   27:        {"D9", {64, UC_ARM_REG_D9}},
        -:   28:        {"D10", {64, UC_ARM_REG_D10}},
        -:   29:        {"D11", {64, UC_ARM_REG_D11}},
        -:   30:        {"D12", {64, UC_ARM_REG_D12}},
        -:   31:        {"D13", {64, UC_ARM_REG_D13}},
        -:   32:        {"D14", {64, UC_ARM_REG_D14}},
        -:   33:        {"D15", {64, UC_ARM_REG_D15}},
        -:   34:        {"D16", {64, UC_ARM_REG_D16}},
        -:   35:        {"D17", {64, UC_ARM_REG_D17}},
        -:   36:        {"D18", {64, UC_ARM_REG_D18}},
        -:   37:        {"D19", {64, UC_ARM_REG_D19}},
        -:   38:        {"D20", {64, UC_ARM_REG_D20}},
        -:   39:        {"D21", {64, UC_ARM_REG_D21}},
        -:   40:        {"D22", {64, UC_ARM_REG_D22}},
        -:   41:        {"D23", {64, UC_ARM_REG_D23}},
        -:   42:        {"D24", {64, UC_ARM_REG_D24}},
        -:   43:        {"D25", {64, UC_ARM_REG_D25}},
        -:   44:        {"D26", {64, UC_ARM_REG_D26}},
        -:   45:        {"D27", {64, UC_ARM_REG_D27}},
        -:   46:        {"D28", {64, UC_ARM_REG_D28}},
        -:   47:        {"D29", {64, UC_ARM_REG_D29}},
        -:   48:        {"D30", {64, UC_ARM_REG_D30}},
        -:   49:        {"D31", {64, UC_ARM_REG_D31}},
        -:   50:        {"FPINST2", {32, UC_ARM_REG_FPINST2}},
        -:   51:        {"MVFR0", {32, UC_ARM_REG_MVFR0}},
        -:   52:        {"MVFR1", {32, UC_ARM_REG_MVFR1}},
        -:   53:        {"MVFR2", {32, UC_ARM_REG_MVFR2}},
        -:   54:        {"Q0", {128, UC_ARM_REG_Q0}},
        -:   55:        {"Q1", {128, UC_ARM_REG_Q1}},
        -:   56:        {"Q2", {128, UC_ARM_REG_Q2}},
        -:   57:        {"Q3", {128, UC_ARM_REG_Q3}},
        -:   58:        {"Q4", {128, UC_ARM_REG_Q4}},
        -:   59:        {"Q5", {128, UC_ARM_REG_Q5}},
        -:   60:        {"Q6", {128, UC_ARM_REG_Q6}},
        -:   61:        {"Q7", {128, UC_ARM_REG_Q7}},
        -:   62:        {"Q8", {128, UC_ARM_REG_Q8}},
        -:   63:        {"Q9", {128, UC_ARM_REG_Q9}},
        -:   64:        {"Q10", {128, UC_ARM_REG_Q10}},
        -:   65:        {"Q11", {128, UC_ARM_REG_Q11}},
        -:   66:        {"Q12", {128, UC_ARM_REG_Q12}},
        -:   67:        {"Q13", {128, UC_ARM_REG_Q13}},
        -:   68:        {"Q14", {128, UC_ARM_REG_Q14}},
        -:   69:        {"Q15", {128, UC_ARM_REG_Q15}},
        -:   70:        {"R0", {32, UC_ARM_REG_R0}},
        -:   71:        {"R1", {32, UC_ARM_REG_R1}},
        -:   72:        {"R2", {32, UC_ARM_REG_R2}},
        -:   73:        {"R3", {32, UC_ARM_REG_R3}},
        -:   74:        {"R4", {32, UC_ARM_REG_R4}},
        -:   75:        {"R5", {32, UC_ARM_REG_R5}},
        -:   76:        {"R6", {32, UC_ARM_REG_R6}},
        -:   77:        {"R7", {32, UC_ARM_REG_R7}},
        -:   78:        {"R8", {32, UC_ARM_REG_R8}},
        -:   79:        {"R9", {32, UC_ARM_REG_R9}},
        -:   80:        {"R10", {32, UC_ARM_REG_R10}},
        -:   81:        {"R11", {32, UC_ARM_REG_R11}},
        -:   82:        {"R12", {32, UC_ARM_REG_R12}},
        -:   83:        {"S0", {32, UC_ARM_REG_S0}},
        -:   84:        {"S1", {32, UC_ARM_REG_S1}},
        -:   85:        {"S2", {32, UC_ARM_REG_S2}},
        -:   86:        {"S3", {32, UC_ARM_REG_S3}},
        -:   87:        {"S4", {32, UC_ARM_REG_S4}},
        -:   88:        {"S5", {32, UC_ARM_REG_S5}},
        -:   89:        {"S6", {32, UC_ARM_REG_S6}},
        -:   90:        {"S7", {32, UC_ARM_REG_S7}},
        -:   91:        {"S8", {32, UC_ARM_REG_S8}},
        -:   92:        {"S9", {32, UC_ARM_REG_S9}},
        -:   93:        {"S10", {32, UC_ARM_REG_S10}},
        -:   94:        {"S11", {32, UC_ARM_REG_S11}},
        -:   95:        {"S12", {32, UC_ARM_REG_S12}},
        -:   96:        {"S13", {32, UC_ARM_REG_S13}},
        -:   97:        {"S14", {32, UC_ARM_REG_S14}},
        -:   98:        {"S15", {32, UC_ARM_REG_S15}},
        -:   99:        {"S16", {32, UC_ARM_REG_S16}},
        -:  100:        {"S17", {32, UC_ARM_REG_S17}},
        -:  101:        {"S18", {32, UC_ARM_REG_S18}},
        -:  102:        {"S19", {32, UC_ARM_REG_S19}},
        -:  103:        {"S20", {32, UC_ARM_REG_S20}},
        -:  104:        {"S21", {32, UC_ARM_REG_S21}},
        -:  105:        {"S22", {32, UC_ARM_REG_S22}},
        -:  106:        {"S23", {32, UC_ARM_REG_S23}},
        -:  107:        {"S24", {32, UC_ARM_REG_S24}},
        -:  108:        {"S25", {32, UC_ARM_REG_S25}},
        -:  109:        {"S26", {32, UC_ARM_REG_S26}},
        -:  110:        {"S27", {32, UC_ARM_REG_S27}},
        -:  111:        {"S28", {32, UC_ARM_REG_S28}},
        -:  112:        {"S29", {32, UC_ARM_REG_S29}},
        -:  113:        {"S30", {32, UC_ARM_REG_S30}},
        -:  114:        {"S31", {32, UC_ARM_REG_S31}},
        -:  115:        {"C1_C0_2", {32, UC_ARM_REG_C1_C0_2}},
        -:  116:        {"C13_C0_2", {32, UC_ARM_REG_C13_C0_2}},
        -:  117:        {"C13_C0_3", {32, UC_ARM_REG_C13_C0_3}},
        -:  118:        {"IPSR", {32, UC_ARM_REG_IPSR}},
        -:  119:        {"MSP", {32, UC_ARM_REG_MSP}},
        -:  120:        {"PSP", {32, UC_ARM_REG_PSP}},
        -:  121:        {"CONTROL", {32, UC_ARM_REG_CONTROL}},
        -:  122:        {"IAPSR", {32, UC_ARM_REG_IAPSR}},
        -:  123:        {"EAPSR", {32, UC_ARM_REG_EAPSR}},
        -:  124:        {"XPSR", {32, UC_ARM_REG_XPSR}},
        -:  125:        {"EPSR", {32, UC_ARM_REG_EPSR}},
        -:  126:        {"IEPSR", {32, UC_ARM_REG_IEPSR}},
        -:  127:        {"PRIMASK", {32, UC_ARM_REG_PRIMASK}},
        -:  128:        {"BASEPRI", {32, UC_ARM_REG_BASEPRI}},
        -:  129:        {"BASEPRI_MAX", {32, UC_ARM_REG_BASEPRI_MAX}},
        -:  130:        {"FAULTMASK", {32, UC_ARM_REG_FAULTMASK}},
        -:  131:        {"APSR_NZCVQ", {32, UC_ARM_REG_APSR_NZCVQ}},
        -:  132:        {"APSR_G", {32, UC_ARM_REG_APSR_G}},
        -:  133:        {"APSR_NZCVQG", {32, UC_ARM_REG_APSR_NZCVQG}},
        -:  134:        {"IAPSR_NZCVQ", {32, UC_ARM_REG_IAPSR_NZCVQ}},
        -:  135:        {"IAPSR_G", {32, UC_ARM_REG_IAPSR_G}},
        -:  136:        {"IAPSR_NZCVQG", {32, UC_ARM_REG_IAPSR_NZCVQG}},
        -:  137:        {"EAPSR_NZCVQ", {32, UC_ARM_REG_EAPSR_NZCVQ}},
        -:  138:        {"EAPSR_G", {32, UC_ARM_REG_EAPSR_G}},
        -:  139:        {"EAPSR_NZCVQG", {32, UC_ARM_REG_EAPSR_NZCVQG}},
        -:  140:        {"XPSR_NZCVQ", {32, UC_ARM_REG_XPSR_NZCVQ}},
        -:  141:        {"XPSR_G", {32, UC_ARM_REG_XPSR_G}},
        -:  142:        {"XPSR_NZCVQG", {32, UC_ARM_REG_XPSR_NZCVQG}},
        -:  143:        {"CP_REG", {32, UC_ARM_REG_CP_REG}},
        -:  144:};
        -:  145:
function _Z8armIPStrB5cxx117uc_mode called 0 returned 0% blocks executed 0%
    #####:  146:std::string armIPStr(uc_mode mode) {
    #####:  147:    if (mode == UC_MODE_ARM1176 || mode == UC_MODE_ARM946 || mode == UC_MODE_ARM926){
    %%%%%:  147-block 2
branch  0 never executed (fallthrough)
branch  1 never executed
    %%%%%:  147-block 3
branch  2 never executed (fallthrough)
branch  3 never executed
    %%%%%:  147-block 4
branch  4 never executed (fallthrough)
branch  5 never executed
    #####:  148:        return "R15";
    %%%%%:  148-block 7
call    0 never executed
branch  1 never executed (fallthrough)
branch  2 never executed (throw)
    %%%%%:  148-block 9
    $$$$$:  148-block 18
call    3 never executed
        -:  149:    }
        -:  150:    else {
    #####:  151:        return "";
    %%%%%:  151-block 12
call    0 never executed
branch  1 never executed (fallthrough)
branch  2 never executed (throw)
    %%%%%:  151-block 14
        -:  152:    }
        -:  153:}
        -:  154:
function _Z10arm64IPStrB5cxx117uc_mode called 0 returned 0% blocks executed 0%
    #####:  155:std::string arm64IPStr(uc_mode mode) {
    #####:  156:    switch (mode) {
    %%%%%:  156-block 2
branch  0 never executed
branch  1 never executed
branch  2 never executed
    #####:  157:        case UC_MODE_ARM:
    %%%%%:  157-block 3
    #####:  158:            return "PC";
    %%%%%:  158-block 5
call    0 never executed
branch  1 never executed (fallthrough)
branch  2 never executed (throw)
    %%%%%:  158-block 7
    $$$$$:  158-block 21
call    3 never executed
    #####:  159:        case UC_MODE_THUMB:
    %%%%%:  159-block 8
    #####:  160:            return "R15";
    %%%%%:  160-block 10
call    0 never executed
branch  1 never executed (fallthrough)
branch  2 never executed (throw)
    %%%%%:  160-block 12
    $$$$$:  160-block 24
call    3 never executed
    #####:  161:        default:
    %%%%%:  161-block 13
    #####:  162:            return "";
    %%%%%:  162-block 15
call    0 never executed
branch  1 never executed (fallthrough)
branch  2 never executed (throw)
    %%%%%:  162-block 17
        -:  163:    }
        -:  164:}
