// Seed: 704573412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wor id_12,
    input supply1 id_13,
    input wor id_14
);
  wire id_16;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16
  );
endmodule
