###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:23:09 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.562
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.403
- Arrival Time                 23.876
= Slack Time                   25.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   25.528 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   25.528 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   28.638 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   28.638 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   29.464 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   29.465 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   30.236 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   30.236 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   31.127 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   31.127 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   32.006 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   32.006 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   33.018 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   33.019 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   33.898 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   33.899 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   34.821 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   34.822 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   35.753 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   35.753 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   36.642 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   36.642 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   37.580 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   37.581 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   38.491 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   38.492 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   39.612 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   39.613 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   40.491 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   40.491 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   41.350 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   41.350 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   42.193 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.666 |   42.194 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.503 |   43.030 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.503 |   43.031 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.339 |   43.866 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.339 |   43.867 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.196 |   44.723 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.196 |   44.723 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  20.038 |   45.565 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  20.038 |   45.566 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.837 |  20.876 |   46.403 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.876 |   46.403 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.702 |   47.229 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.702 |   47.229 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  22.535 |   48.062 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.535 |   48.062 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.736 |  23.271 |   48.799 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  23.271 |   48.799 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.604 |  23.876 |   49.403 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  23.876 |   49.403 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -25.527 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -25.528 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -25.078 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -25.076 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -24.567 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -24.562 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                 23.670
= Slack Time                   25.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   25.869 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   25.870 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   28.979 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   28.980 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   29.806 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   29.807 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   30.577 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   30.578 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   31.468 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   31.468 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   32.347 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   32.347 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   33.360 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   33.360 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   34.239 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   34.240 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   35.163 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   35.163 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   36.094 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   36.095 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   36.983 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   36.984 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   37.922 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   37.923 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   38.832 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   38.833 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   39.953 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   39.954 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   40.832 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   40.833 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   41.692 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   41.692 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   42.535 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.666 |   42.535 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.503 |   43.372 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.503 |   43.372 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.339 |   44.208 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.339 |   44.208 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.196 |   45.064 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.196 |   45.065 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  20.038 |   45.907 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  20.038 |   45.907 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.837 |  20.876 |   46.744 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.876 |   46.745 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.826 |  21.702 |   47.571 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  21.702 |   47.571 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  22.535 |   48.403 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  22.535 |   48.404 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.135 |  23.670 |   49.539 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  23.670 |   49.539 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -25.869 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -25.869 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -25.420 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -25.417 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -24.908 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -24.904 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.541
- Arrival Time                 22.834
= Slack Time                   26.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   26.707 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   26.708 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   29.818 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   29.818 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   30.644 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   30.645 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   31.416 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   31.416 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   32.306 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   32.307 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   33.185 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   33.186 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.311 |   34.019 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.312 |   34.019 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.843 |   8.155 |   34.862 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   8.155 |   34.863 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.824 |   8.979 |   35.687 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   8.979 |   35.687 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.813 |   9.792 |   36.500 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   9.792 |   36.500 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.845 |  10.637 |   37.345 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.000 |  10.638 |   37.345 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.850 |  11.487 |   38.195 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |  11.488 |   38.195 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.969 |  12.456 |   39.164 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.000 |  12.456 |   39.164 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.867 |  13.323 |   40.031 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  13.324 |   40.031 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.821 |  14.144 |   40.852 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  14.145 |   40.852 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.842 |  14.987 |   41.694 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  14.987 |   41.695 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.850 |  15.837 |   42.545 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  15.838 |   42.545 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 1.005 |  16.843 |   43.550 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.000 |  16.843 |   43.550 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.925 |  17.768 |   44.475 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  17.769 |   44.476 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.866 |  18.635 |   45.342 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  18.635 |   45.343 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.843 |  19.478 |   46.186 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  19.479 |   46.186 | 
     | csa_tree_add_110_31_groupi/g488/CO |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.829 |  20.308 |   47.015 | 
     | csa_tree_add_110_31_groupi/g487/CI |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.000 |  20.308 |   47.016 | 
     | csa_tree_add_110_31_groupi/g487/S  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 1.361 |  21.669 |   48.376 | 
     | add_123_40/g518/A                  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 0.001 |  21.670 |   48.378 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.163 |  22.833 |   49.541 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  22.834 |   49.541 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -26.707 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -26.708 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -26.258 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -26.256 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -25.747 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -25.743 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.539
- Arrival Time                 22.039
= Slack Time                   27.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   27.499 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   27.500 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   30.610 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   30.610 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   31.436 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   31.437 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   32.208 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   32.208 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   33.098 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   33.099 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   33.977 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   33.978 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   34.990 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   34.991 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   35.870 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   35.870 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   36.793 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   36.794 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   37.725 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   37.725 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   38.614 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   38.614 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   39.552 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   39.553 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   40.463 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   40.463 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   41.583 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   41.585 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   42.463 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   42.463 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   43.322 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   43.322 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   44.165 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.667 |   44.166 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.503 |   45.002 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.504 |   45.003 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.339 |   45.838 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.339 |   45.839 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.196 |   46.695 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.196 |   46.695 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  20.038 |   47.537 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  20.038 |   47.538 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.837 |  20.876 |   48.375 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  20.876 |   48.375 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.163 |  22.039 |   49.539 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  22.039 |   49.539 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -27.499 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -27.499 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -27.050 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -27.047 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -26.539 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -26.534 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.544
- Arrival Time                 21.139
= Slack Time                   28.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   28.405 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   28.406 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   31.515 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   31.516 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   32.341 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   32.343 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   33.113 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   33.114 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   34.004 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   34.004 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   34.883 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   34.883 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   35.896 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   35.896 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   36.775 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   36.776 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   37.698 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   37.699 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   38.630 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   38.631 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   39.519 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   39.520 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   40.457 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   40.458 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   41.368 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   41.369 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   42.489 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   42.490 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   43.368 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   43.368 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   44.228 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   44.228 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   45.071 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.666 |   45.071 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.503 |   45.908 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.503 |   45.908 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.339 |   46.743 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.339 |   46.744 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.196 |   47.600 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.196 |   47.601 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.842 |  20.038 |   48.442 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  20.038 |   48.443 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.101 |  21.139 |   49.544 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  21.139 |   49.544 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -28.405 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -28.405 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -27.956 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -27.953 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -27.444 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.004 |   0.965 |  -27.440 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 20.312
= Slack Time                   29.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.230 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   29.231 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   32.340 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   32.341 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   33.167 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   33.168 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   33.938 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   33.939 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   34.829 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   34.830 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   35.708 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   35.708 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   36.721 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   36.721 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   37.601 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   37.601 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   38.524 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   38.524 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   39.455 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   39.456 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   40.345 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   40.345 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   41.283 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   41.284 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   42.194 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   42.194 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   43.314 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   43.316 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   44.193 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   44.194 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   45.053 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   45.053 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   45.896 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.666 |   45.896 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.503 |   46.733 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.503 |   46.733 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.339 |   47.569 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.339 |   47.569 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.856 |  19.196 |   48.426 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  19.196 |   48.426 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.116 |  20.312 |   49.542 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  20.312 |   49.542 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -29.230 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -29.230 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -28.781 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -28.778 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   |  0.509 |   0.961 |  -28.269 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 |  0.003 |   0.964 |  -28.266 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 19.444
= Slack Time                   30.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.098 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   30.099 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   33.208 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   33.209 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   34.035 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   34.036 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   34.806 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   34.807 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   35.697 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   35.698 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   36.576 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   36.576 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   37.589 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   37.589 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   38.469 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   38.469 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   39.392 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   39.392 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   40.323 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   40.324 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   41.213 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   41.213 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   42.151 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   42.152 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   43.062 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   43.062 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   44.182 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   44.184 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   45.062 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   45.062 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   45.921 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   45.921 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   46.764 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.667 |   46.765 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.503 |   47.601 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.504 |   47.602 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.835 |  18.339 |   48.437 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  18.339 |   48.437 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.104 |  19.443 |   49.541 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  19.444 |   49.542 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -30.098 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -30.098 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -29.649 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -29.646 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -29.138 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.962 |  -29.136 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.962
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 18.604
= Slack Time                   30.938
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.938 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   30.939 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   34.048 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   34.049 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   34.874 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   34.876 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   35.646 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   35.647 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   36.537 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   36.537 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   37.416 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   37.416 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   38.429 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   38.429 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   39.308 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   39.309 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   40.231 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   40.232 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   41.163 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   41.164 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   42.052 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   42.053 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   42.991 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   42.992 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   43.901 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   43.902 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   45.022 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   45.023 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   45.901 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   45.902 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   46.761 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   46.761 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   47.604 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.667 |   47.604 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.837 |  17.503 |   48.441 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  17.504 |   48.441 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.100 |  18.604 |   49.542 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  18.604 |   49.542 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -30.938 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -30.938 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -30.489 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -30.486 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -29.978 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.002 |   0.962 |  -29.976 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 17.773
= Slack Time                   31.769
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.769 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   31.770 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   34.879 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   34.880 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   35.706 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   35.707 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   36.477 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   36.478 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   37.368 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   37.369 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   38.247 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   38.247 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   39.260 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   39.260 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   40.140 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   40.140 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   41.063 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   41.063 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   41.994 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   41.995 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   42.884 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   42.884 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   43.822 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   43.823 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   44.733 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   44.733 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   45.853 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   45.855 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   46.732 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   46.733 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   47.592 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   47.592 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.843 |  16.666 |   48.435 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  16.667 |   48.435 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.106 |  17.773 |   49.542 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  17.773 |   49.542 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -31.769 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -31.769 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -31.320 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -31.317 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -30.809 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -30.806 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 16.943
= Slack Time                   32.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.599 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   32.600 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   35.709 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   35.710 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   36.536 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   36.537 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   37.307 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   37.308 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   38.198 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   38.198 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   39.077 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   39.077 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   40.090 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   40.090 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   40.969 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   40.970 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   41.893 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   41.893 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   42.824 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   42.825 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   43.714 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   43.714 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   44.652 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   44.653 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   45.562 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   45.563 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   46.683 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   46.684 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   47.562 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   47.563 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.859 |  15.823 |   48.422 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  15.823 |   48.422 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.120 |  16.943 |   49.542 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  16.943 |   49.542 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -32.599 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -32.599 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -32.150 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -32.147 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -31.639 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -31.636 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.542
- Arrival Time                 16.070
= Slack Time                   33.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.471 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   33.472 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   36.582 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   36.582 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   37.408 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   37.409 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   38.180 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   38.180 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   39.070 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   39.071 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   39.949 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   39.950 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   40.962 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   40.963 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   41.842 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   41.842 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   42.765 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   42.766 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   43.697 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   43.697 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   44.586 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   44.586 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   45.524 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   45.525 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   46.435 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   46.435 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   47.555 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   47.557 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.878 |  14.963 |   48.435 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  14.964 |   48.435 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.106 |  16.070 |   49.541 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  16.070 |   49.542 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -33.471 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -33.471 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -33.022 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -33.020 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -32.511 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -32.508 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.535
- Arrival Time                 15.297
= Slack Time                   34.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.239 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   34.240 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   37.349 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   37.349 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   38.175 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   38.176 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   38.947 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   38.947 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   39.838 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   39.838 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   40.717 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   40.717 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   41.729 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   41.730 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   42.609 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   42.610 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   43.532 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   43.533 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   44.464 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   44.465 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   45.353 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   45.354 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   46.291 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   46.292 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   47.202 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   47.203 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.120 |  14.084 |   48.323 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.002 |  14.086 |   48.324 | 
     | add_123_40/g527/S                  |   ^   | Out[10]                          | FA_5VX1    | 1.211 |  15.296 |   49.535 | 
     | Delay2_reg_reg[0][10]/D            |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  15.297 |   49.535 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -34.239 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -34.239 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -33.789 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -33.787 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -33.279 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -33.275 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.448
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.525
- Arrival Time                 14.317
= Slack Time                   35.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.209 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   35.209 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   38.319 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   38.319 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   39.145 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   39.146 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   39.917 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   39.917 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   40.808 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   40.808 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   41.687 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   41.687 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   42.699 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   42.700 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   43.579 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   43.580 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   44.502 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   44.503 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   45.434 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   45.435 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   46.323 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   46.324 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   47.261 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   47.262 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.910 |  12.964 |   48.172 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  12.964 |   48.173 | 
     | add_123_40/g528/S                  |   ^   | Out[9]                           | FA_5VX1    | 1.352 |  14.316 |   49.525 | 
     | Delay2_reg_reg[0][9]/D             |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  14.317 |   49.525 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -35.208 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -35.208 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -34.759 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -34.757 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -34.239 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.973 |  -34.235 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.516
- Arrival Time                 13.377
= Slack Time                   36.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.139 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   36.140 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   39.249 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   39.250 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   40.076 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   40.077 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   40.847 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   40.848 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   41.738 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   41.739 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   42.617 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   42.617 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   43.630 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   43.630 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   44.510 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   44.510 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   45.433 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   45.433 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   46.364 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   46.365 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   47.254 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   47.254 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |  12.053 |   48.192 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |  12.054 |   48.193 | 
     | add_123_40/g529/S                  |   ^   | Out[8]                           | FA_5VX1    | 1.322 |  13.376 |   49.515 | 
     | Delay2_reg_reg[0][8]/D             |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.000 |  13.377 |   49.516 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -36.139 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -36.139 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -35.690 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -35.686 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -35.183 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -35.181 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.430
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.527
- Arrival Time                 12.345
= Slack Time                   37.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   37.182 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   37.183 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   40.292 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   40.293 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   41.119 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   41.120 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   41.890 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   41.891 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   42.781 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   42.782 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   43.660 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   43.660 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   44.673 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   44.673 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   45.553 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   45.553 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   46.476 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   46.476 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   47.407 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   47.408 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |  11.115 |   48.297 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |  11.115 |   48.297 | 
     | add_123_40/g530/S                  |   ^   | Out[7]                           | FA_5VX1    | 1.230 |  12.345 |   49.527 | 
     | Delay2_reg_reg[0][7]/D             |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |  12.345 |   49.527 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -37.182 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -37.182 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -36.733 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -36.729 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -36.226 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -36.225 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.431
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.527
- Arrival Time                 11.447
= Slack Time                   38.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.080 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   38.081 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   41.190 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   41.191 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   42.017 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   42.018 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   42.788 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   42.789 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   43.679 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   43.680 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   44.558 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   44.558 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.013 |   7.491 |   45.571 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.491 |   45.571 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.879 |   8.371 |   46.451 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   8.371 |   46.451 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.923 |   9.294 |   47.374 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   9.294 |   47.374 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.931 |  10.225 |   48.305 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |  10.226 |   48.306 | 
     | add_123_40/g531/S                  |   ^   | Out[6]                           | FA_5VX1    | 1.221 |  11.447 |   49.527 | 
     | Delay2_reg_reg[0][6]/D             |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |  11.447 |   49.527 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -38.080 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -38.080 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -37.631 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -37.627 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -37.124 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -37.122 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.534
- Arrival Time                 10.507
= Slack Time                   39.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.027 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   39.028 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   42.137 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   42.138 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   42.964 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   42.965 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   43.736 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   43.736 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   44.626 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   44.627 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   45.505 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   45.505 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.311 |   46.339 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.312 |   46.339 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.843 |   8.155 |   47.182 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   8.155 |   47.183 | 
     | csa_tree_add_110_31_groupi/g501/S  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 1.215 |   9.371 |   48.398 | 
     | add_123_40/g532/A                  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 0.000 |   9.371 |   48.398 | 
     | add_123_40/g532/S                  |   ^   | Out[5]                           | FA_5VX1    | 1.135 |  10.506 |   49.534 | 
     | Delay2_reg_reg[0][5]/D             |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |  10.507 |   49.534 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -39.027 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -39.027 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -38.578 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -38.575 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -38.071 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -38.070 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.534
- Arrival Time                  9.713
= Slack Time                   39.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.821 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   39.822 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   42.931 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   42.932 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   43.757 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   43.759 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   44.529 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   44.530 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   45.420 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   45.420 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   46.299 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   46.299 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   7.311 |   47.132 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   7.312 |   47.132 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.221 |   8.533 |   48.353 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   8.533 |   48.354 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.180 |   9.713 |   49.534 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   9.713 |   49.534 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -39.821 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -39.821 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -39.372 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -39.368 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -38.864 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -38.863 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.534
- Arrival Time                  8.884
= Slack Time                   40.650
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.650 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   40.651 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   43.760 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   43.761 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   44.587 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   44.588 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   45.359 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   45.359 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   46.249 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.600 |   46.250 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.878 |   6.478 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   6.478 |   47.128 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.217 |   7.695 |   48.345 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   7.695 |   48.345 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.189 |   8.884 |   49.534 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   8.884 |   49.534 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -40.650 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -40.650 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -40.201 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -40.197 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -39.694 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.001 |   0.958 |  -39.692 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.552
- Arrival Time                  8.561
= Slack Time                   40.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.991 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   40.992 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   44.101 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   44.102 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   44.927 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   44.929 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   45.699 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   45.700 | 
     | csa_tree_add_110_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.232 |   5.941 |   46.932 | 
     | add_123_40/g536/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   5.942 |   46.932 | 
     | add_123_40/g536/S                  |   ^   | Out[1]                           | FA_5VX1    | 1.187 |   7.129 |   48.119 | 
     | FE_PHC44_Out_1_/A                  |   ^   | Out[1]                           | DLY1_5VX1  | 0.000 |   7.129 |   48.120 | 
     | FE_PHC44_Out_1_/Q                  |   ^   | FE_PHN44_Out_1_                  | DLY1_5VX1  | 1.432 |   8.561 |   49.552 | 
     | Delay2_reg_reg[0][1]/D             |   ^   | FE_PHN44_Out_1_                  | DFRRQ_5VX1 | 0.000 |   8.561 |   49.552 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -40.991 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -40.991 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -40.542 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -40.539 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -40.022 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.973 |  -40.017 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.537
- Arrival Time                  8.011
= Slack Time                   41.526
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   41.526 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                            | DLY2_5VX1  | 0.001 |   0.001 |   41.527 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                   | DLY2_5VX1  | 3.109 |   3.110 |   44.636 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                   | IN_5VX1    | 0.001 |   3.111 |   44.637 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.826 |   3.937 |   45.462 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   3.938 |   45.464 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.771 |   4.708 |   46.234 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   4.709 |   46.235 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.890 |   5.599 |   47.125 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   5.599 |   47.125 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.253 |   6.853 |   48.379 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.001 |   6.853 |   48.379 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.157 |   8.011 |   49.536 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   8.011 |   49.537 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -41.526 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -41.526 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -41.077 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -41.073 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   |  0.504 |   0.956 |  -40.569 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 |  0.002 |   0.958 |  -40.568 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.556
- Arrival Time                  7.062
= Slack Time                   42.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                |            |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                          |            |       |   0.000 |   42.495 | 
     | FE_PHC54_In_0_/A                   |   ^   | In[0]                          | DLY2_5VX1  | 0.001 |   0.001 |   42.496 | 
     | FE_PHC54_In_0_/Q                   |   ^   | FE_PHN54_In_0_                 | DLY2_5VX1  | 3.109 |   3.110 |   45.605 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | FE_PHN54_In_0_                 | IN_5VX1    | 0.001 |   3.111 |   45.605 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    | 0.826 |   3.937 |   46.431 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | 0.001 |   3.938 |   46.433 | 
     | csa_tree_add_110_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 1.007 |   4.945 |   47.439 | 
     | add_123_40/g537/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   4.945 |   47.439 | 
     | add_123_40/g537/S                  |   ^   | Out[0]                         | HA_5VX1    | 0.732 |   5.676 |   48.171 | 
     | FE_PHC19_Out_0_/A                  |   ^   | Out[0]                         | DLY1_5VX1  | 0.000 |   5.676 |   48.171 | 
     | FE_PHC19_Out_0_/Q                  |   ^   | FE_PHN19_Out_0_                | DLY1_5VX1  | 1.385 |   7.061 |   49.556 | 
     | Delay2_reg_reg[0][0]/D             |   ^   | FE_PHN19_Out_0_                | DFRRQ_5VX1 | 0.000 |   7.062 |   49.556 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                        |       |            |            |        |  Time   |   Time   | 
     |------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk        |            |        |   0.000 |  -42.495 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -42.495 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -42.046 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -42.043 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -41.525 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.004 |   0.973 |  -41.521 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.619
= Slack Time                   44.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.835 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.836 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.108 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.108 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.640 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.641 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.344 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.372 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.418 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.036 |   4.619 |   49.454 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.835 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.835 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.386 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -44.383 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -43.868 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.971 |  -43.865 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.618
= Slack Time                   44.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.835 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.836 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.108 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.108 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.640 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.641 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.344 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.372 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.418 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.036 |   4.618 |   49.454 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.835 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.835 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.386 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -44.383 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -43.868 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.971 |  -43.865 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.618
= Slack Time                   44.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.836 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.836 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.109 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.109 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.641 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.641 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.344 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.372 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.418 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.036 |   4.618 |   49.454 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.836 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.836 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.387 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -44.383 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -43.868 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.971 |  -43.865 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.618
= Slack Time                   44.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.836 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.836 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.109 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.109 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.641 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.641 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.344 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.372 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.418 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.036 |   4.618 |   49.454 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.836 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.836 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.387 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.383 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.869 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.865 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.618
= Slack Time                   44.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.836 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.836 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.109 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.109 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.641 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.641 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.344 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.372 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.418 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.036 |   4.618 |   49.454 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.836 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.836 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.387 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -44.384 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -43.868 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.971 |  -43.865 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.618
= Slack Time                   44.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.837 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.837 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.109 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.110 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.642 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.642 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.345 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.373 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.419 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.035 |   4.618 |   49.454 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.837 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.837 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.387 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.384 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.869 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.865 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.617
= Slack Time                   44.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.837 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.837 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.110 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.110 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.642 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.643 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.345 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.374 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.419 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.035 |   4.617 |   49.454 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.837 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.837 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.388 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.003 |   0.452 |  -44.385 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   |  0.515 |   0.968 |  -43.869 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 |  0.003 |   0.971 |  -43.866 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.617
= Slack Time                   44.837
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.837 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.838 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.110 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.111 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.643 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.643 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.346 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.374 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.420 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.035 |   4.617 |   49.454 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.837 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.838 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.388 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.385 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.870 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.866 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.617
= Slack Time                   44.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.838 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.838 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.110 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.111 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.643 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.643 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.346 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.374 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.420 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.034 |   4.617 |   49.454 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.838 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.838 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.388 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.385 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.870 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.866 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.616
= Slack Time                   44.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.839 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.839 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.112 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.112 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.644 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.644 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.347 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.375 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.421 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.034 |   4.616 |   49.455 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.839 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.839 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.389 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.386 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.871 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.972 |  -43.867 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.616
= Slack Time                   44.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   44.839 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.839 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.112 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.112 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.644 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.644 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.347 | 
     | FE_OFC0_n_0/A          |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.375 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.421 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.034 |   4.616 |   49.455 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                       |       |            |            |        |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk        |            |        |   0.000 |  -44.839 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.839 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.390 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.386 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.872 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.972 |  -43.867 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.615
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.840 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.840 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.112 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.113 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.645 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.645 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.348 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.376 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.422 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.033 |   4.615 |   49.455 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.840 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.840 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.390 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.387 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.872 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.972 |  -43.868 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.615
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.840 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.840 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.113 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.113 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.645 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.645 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.348 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.376 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.422 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.032 |   4.615 |   49.454 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.840 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.840 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.391 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.387 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.872 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.868 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.615
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.840 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.840 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.113 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.113 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.645 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.645 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.348 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.376 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.422 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.032 |   4.615 |   49.454 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.840 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.840 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.391 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.387 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.873 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.868 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.613
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.842 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.842 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.115 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.115 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.647 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.647 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.350 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.378 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.424 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.030 |   4.613 |   49.454 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.842 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.842 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.393 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.389 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.875 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.870 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.612
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.842 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.842 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.115 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.115 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.647 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.648 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.350 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.378 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.424 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.030 |   4.612 |   49.454 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.842 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.842 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.393 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.389 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.875 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.971 |  -43.871 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.612
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.842 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.843 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.115 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.115 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.648 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.648 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.351 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.379 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.425 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.030 |   4.612 |   49.455 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.842 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.842 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.393 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.390 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.875 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.972 |  -43.871 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.612
= Slack Time                   44.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.843 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.843 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.116 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.116 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.648 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.648 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.351 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.379 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.425 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.030 |   4.612 |   49.455 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.843 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.843 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.394 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.390 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.875 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.972 |  -43.871 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.612
= Slack Time                   44.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.843 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.843 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.116 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.116 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.648 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.648 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.351 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.379 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.425 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.030 |   4.612 |   49.455 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.843 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.843 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.394 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.004 |   0.453 |  -44.390 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   |  0.515 |   0.967 |  -43.876 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 |  0.004 |   0.972 |  -43.871 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.445
- Arrival Time                  4.599
= Slack Time                   44.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   44.846 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.847 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.119 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.119 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.652 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.652 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.355 | 
     | FE_OFC0_n_0/A            |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.383 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.429 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.017 |   4.599 |   49.445 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                         |       |            |            |        |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk        |            |        |   0.000 |  -44.846 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.846 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.397 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.395 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   |  0.508 |   0.960 |  -43.886 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 |  0.003 |   0.963 |  -43.883 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.456
- Arrival Time                  4.607
= Slack Time                   44.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.849 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.849 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.122 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.122 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.654 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.654 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.357 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.385 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.431 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.025 |   4.607 |   49.456 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.849 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.849 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.400 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.397 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.880 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.972 |  -43.876 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.456
- Arrival Time                  4.606
= Slack Time                   44.850
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.850 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.850 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.123 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.123 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.655 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.656 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.358 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.386 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.432 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.023 |   4.606 |   49.456 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.850 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.850 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.401 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.398 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.881 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.972 |  -43.877 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.456
- Arrival Time                  4.600
= Slack Time                   44.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.855 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.856 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.128 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.128 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.660 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.661 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.364 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.392 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.438 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.018 |   4.600 |   49.456 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.855 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.855 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.406 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.404 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.886 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.972 |  -43.883 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.600
= Slack Time                   44.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.856 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.856 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.128 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.129 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.661 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.661 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.364 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.392 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.438 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.018 |   4.600 |   49.455 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.856 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.856 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.406 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.404 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.886 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.972 |  -43.883 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.599
= Slack Time                   44.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   44.856 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.857 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.129 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.130 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.662 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.662 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.365 | 
     | FE_OFC0_n_0/A        |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.393 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.439 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.017 |   4.599 |   49.455 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                     |       |            |            |        |  Time   |   Time   | 
     |---------------------+-------+------------+------------+--------+---------+----------| 
     | clk                 |   ^   | clk        |            |        |   0.000 |  -44.856 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.857 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.407 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.405 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.887 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.972 |  -43.884 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.454
- Arrival Time                  4.595
= Slack Time                   44.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.859 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.859 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.132 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.132 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.664 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.665 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.367 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.396 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.441 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.013 |   4.595 |   49.454 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.859 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.859 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.410 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.407 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.890 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.002 |   0.971 |  -43.888 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.596
= Slack Time                   44.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.859 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.860 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.132 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.132 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.664 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.665 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.368 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.396 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.441 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.014 |   4.596 |   49.455 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.859 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.859 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.410 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.408 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.890 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.003 |   0.972 |  -43.887 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.455
- Arrival Time                  4.595
= Slack Time                   44.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   44.860 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   44.860 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.273 |   0.273 |   45.132 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.273 |   45.133 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.532 |   0.805 |   45.665 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.806 |   45.665 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.703 |   2.508 |   47.368 | 
     | FE_OFC0_n_0/A         |   ^   | n_0            | BU_5VX2    | 0.028 |   2.536 |   47.396 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0    | BU_5VX2    | 2.046 |   4.582 |   49.442 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0    | DFRRQ_5VX1 | 0.013 |   4.595 |   49.455 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    |  Delay | Arrival | Required | 
     |                      |       |            |            |        |  Time   |   Time   | 
     |----------------------+-------+------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk        |            |        |   0.000 |  -44.859 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | -0.000 |  -0.000 |  -44.860 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   |  0.449 |   0.449 |  -44.410 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   |  0.002 |   0.452 |  -44.408 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   |  0.518 |   0.969 |  -43.890 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 |  0.002 |   0.972 |  -43.888 | 
     +--------------------------------------------------------------------------------------+ 

