#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000230f685af40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000230f685b0d0 .scope module, "tb_processor" "tb_processor" 3 6;
 .timescale -9 -12;
v00000230f68db300_0 .var "clk", 0 0;
v00000230f68db940_0 .var "reset", 0 0;
S_00000230f68511a0 .scope module, "uut" "processor" 3 11, 4 5 0, S_00000230f685b0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000230f68d85d0_0 .net "alu_b", 15 0, L_00000230f68dc0c0;  1 drivers
v00000230f68da1f0_0 .net "alu_op", 3 0, v00000230f686dbc0_0;  1 drivers
v00000230f68d8e90_0 .net "alu_result", 15 0, v00000230f686e2a0_0;  1 drivers
v00000230f68d8850_0 .net "alu_src", 0 0, v00000230f686e5c0_0;  1 drivers
v00000230f68d9070_0 .net "branch", 0 0, v00000230f686e3e0_0;  1 drivers
v00000230f68d8d50_0 .net "clk", 0 0, v00000230f68db300_0;  1 drivers
v00000230f68d83f0_0 .net "imm", 15 0, v00000230f68d8530_0;  1 drivers
v00000230f68d88f0_0 .net "instruction", 31 0, L_00000230f685f840;  1 drivers
v00000230f68d8990_0 .net "jump", 0 0, v00000230f686e660_0;  1 drivers
v00000230f68d8490_0 .net "mem_data", 15 0, v00000230f686dda0_0;  1 drivers
v00000230f68d8a30_0 .net "mem_read", 0 0, v00000230f686dee0_0;  1 drivers
v00000230f68d8df0_0 .net "mem_to_reg", 0 0, v00000230f686e520_0;  1 drivers
v00000230f68d8c10_0 .net "mem_write", 0 0, v00000230f686da80_0;  1 drivers
v00000230f68d92f0_0 .net "next_pc", 15 0, v00000230f68d9930_0;  1 drivers
v00000230f68d8f30_0 .var "pc", 15 0;
v00000230f68d8fd0_0 .net "rd", 3 0, L_00000230f68db3a0;  1 drivers
v00000230f68d9110_0 .net "reg_write", 0 0, v00000230f686de40_0;  1 drivers
v00000230f68d91b0_0 .net "reset", 0 0, v00000230f68db940_0;  1 drivers
v00000230f68d9250_0 .net "rf_out1", 15 0, v00000230f68d9cf0_0;  1 drivers
v00000230f68d94d0_0 .net "rf_out2", 15 0, v00000230f68d8710_0;  1 drivers
v00000230f68d9570_0 .net "rs1", 3 0, L_00000230f68dc200;  1 drivers
v00000230f68db580_0 .net "rs2", 3 0, L_00000230f68dacc0;  1 drivers
v00000230f68dbc60_0 .net "write_data", 15 0, L_00000230f68da4a0;  1 drivers
v00000230f68db8a0_0 .net "zero_flag", 0 0, v00000230f686e340_0;  1 drivers
L_00000230f68db3a0 .part L_00000230f685f840, 22, 4;
L_00000230f68dc200 .part L_00000230f685f840, 18, 4;
L_00000230f68dacc0 .part L_00000230f685f840, 14, 4;
L_00000230f68dc0c0 .functor MUXZ 16, v00000230f68d8710_0, v00000230f68d8530_0, v00000230f686e5c0_0, C4<>;
L_00000230f68da4a0 .functor MUXZ 16, v00000230f686e2a0_0, v00000230f686dda0_0, v00000230f686e520_0, C4<>;
S_00000230f6851330 .scope module, "alu_inst" "alu" 4 63, 5 5 0, S_00000230f68511a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
v00000230f686d760_0 .net "a", 15 0, v00000230f68d9cf0_0;  alias, 1 drivers
v00000230f686e020_0 .net "b", 15 0, L_00000230f68dc0c0;  alias, 1 drivers
v00000230f686dd00_0 .net "opcode", 3 0, v00000230f686dbc0_0;  alias, 1 drivers
v00000230f686e2a0_0 .var "result", 15 0;
v00000230f686e340_0 .var "zero", 0 0;
E_00000230f68651c0 .event anyedge, v00000230f686dd00_0, v00000230f686d760_0, v00000230f686e020_0, v00000230f686e2a0_0;
S_00000230f687d2f0 .scope module, "cu" "control_unit" 4 23, 6 5 0, S_00000230f68511a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
v00000230f686dbc0_0 .var "alu_op", 3 0;
v00000230f686e5c0_0 .var "alu_src", 0 0;
v00000230f686e3e0_0 .var "branch", 0 0;
v00000230f686e480_0 .net "instruction", 31 0, L_00000230f685f840;  alias, 1 drivers
v00000230f686e660_0 .var "jump", 0 0;
v00000230f686dee0_0 .var "mem_read", 0 0;
v00000230f686e520_0 .var "mem_to_reg", 0 0;
v00000230f686da80_0 .var "mem_write", 0 0;
v00000230f686d800_0 .net "opcode", 4 0, L_00000230f68db080;  1 drivers
v00000230f686de40_0 .var "reg_write", 0 0;
E_00000230f6865280 .event anyedge, v00000230f686d800_0;
L_00000230f68db080 .part L_00000230f685f840, 27, 5;
S_00000230f687d480 .scope module, "data_mem" "memory" 4 73, 7 5 0, S_00000230f68511a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 16 "data_out";
v00000230f686d8a0_0 .net "addr", 15 0, v00000230f686e2a0_0;  alias, 1 drivers
v00000230f686d940_0 .net "clk", 0 0, v00000230f68db300_0;  alias, 1 drivers
v00000230f686dc60_0 .net "data_in", 15 0, v00000230f68d8710_0;  alias, 1 drivers
v00000230f686dda0_0 .var "data_out", 15 0;
v00000230f686df80 .array "mem", 255 0, 15 0;
v00000230f68d9b10_0 .net "we", 0 0, v00000230f686da80_0;  alias, 1 drivers
v00000230f686df80_0 .array/port v00000230f686df80, 0;
v00000230f686df80_1 .array/port v00000230f686df80, 1;
v00000230f686df80_2 .array/port v00000230f686df80, 2;
E_00000230f6865a80/0 .event anyedge, v00000230f686e2a0_0, v00000230f686df80_0, v00000230f686df80_1, v00000230f686df80_2;
v00000230f686df80_3 .array/port v00000230f686df80, 3;
v00000230f686df80_4 .array/port v00000230f686df80, 4;
v00000230f686df80_5 .array/port v00000230f686df80, 5;
v00000230f686df80_6 .array/port v00000230f686df80, 6;
E_00000230f6865a80/1 .event anyedge, v00000230f686df80_3, v00000230f686df80_4, v00000230f686df80_5, v00000230f686df80_6;
v00000230f686df80_7 .array/port v00000230f686df80, 7;
v00000230f686df80_8 .array/port v00000230f686df80, 8;
v00000230f686df80_9 .array/port v00000230f686df80, 9;
v00000230f686df80_10 .array/port v00000230f686df80, 10;
E_00000230f6865a80/2 .event anyedge, v00000230f686df80_7, v00000230f686df80_8, v00000230f686df80_9, v00000230f686df80_10;
v00000230f686df80_11 .array/port v00000230f686df80, 11;
v00000230f686df80_12 .array/port v00000230f686df80, 12;
v00000230f686df80_13 .array/port v00000230f686df80, 13;
v00000230f686df80_14 .array/port v00000230f686df80, 14;
E_00000230f6865a80/3 .event anyedge, v00000230f686df80_11, v00000230f686df80_12, v00000230f686df80_13, v00000230f686df80_14;
v00000230f686df80_15 .array/port v00000230f686df80, 15;
v00000230f686df80_16 .array/port v00000230f686df80, 16;
v00000230f686df80_17 .array/port v00000230f686df80, 17;
v00000230f686df80_18 .array/port v00000230f686df80, 18;
E_00000230f6865a80/4 .event anyedge, v00000230f686df80_15, v00000230f686df80_16, v00000230f686df80_17, v00000230f686df80_18;
v00000230f686df80_19 .array/port v00000230f686df80, 19;
v00000230f686df80_20 .array/port v00000230f686df80, 20;
v00000230f686df80_21 .array/port v00000230f686df80, 21;
v00000230f686df80_22 .array/port v00000230f686df80, 22;
E_00000230f6865a80/5 .event anyedge, v00000230f686df80_19, v00000230f686df80_20, v00000230f686df80_21, v00000230f686df80_22;
v00000230f686df80_23 .array/port v00000230f686df80, 23;
v00000230f686df80_24 .array/port v00000230f686df80, 24;
v00000230f686df80_25 .array/port v00000230f686df80, 25;
v00000230f686df80_26 .array/port v00000230f686df80, 26;
E_00000230f6865a80/6 .event anyedge, v00000230f686df80_23, v00000230f686df80_24, v00000230f686df80_25, v00000230f686df80_26;
v00000230f686df80_27 .array/port v00000230f686df80, 27;
v00000230f686df80_28 .array/port v00000230f686df80, 28;
v00000230f686df80_29 .array/port v00000230f686df80, 29;
v00000230f686df80_30 .array/port v00000230f686df80, 30;
E_00000230f6865a80/7 .event anyedge, v00000230f686df80_27, v00000230f686df80_28, v00000230f686df80_29, v00000230f686df80_30;
v00000230f686df80_31 .array/port v00000230f686df80, 31;
v00000230f686df80_32 .array/port v00000230f686df80, 32;
v00000230f686df80_33 .array/port v00000230f686df80, 33;
v00000230f686df80_34 .array/port v00000230f686df80, 34;
E_00000230f6865a80/8 .event anyedge, v00000230f686df80_31, v00000230f686df80_32, v00000230f686df80_33, v00000230f686df80_34;
v00000230f686df80_35 .array/port v00000230f686df80, 35;
v00000230f686df80_36 .array/port v00000230f686df80, 36;
v00000230f686df80_37 .array/port v00000230f686df80, 37;
v00000230f686df80_38 .array/port v00000230f686df80, 38;
E_00000230f6865a80/9 .event anyedge, v00000230f686df80_35, v00000230f686df80_36, v00000230f686df80_37, v00000230f686df80_38;
v00000230f686df80_39 .array/port v00000230f686df80, 39;
v00000230f686df80_40 .array/port v00000230f686df80, 40;
v00000230f686df80_41 .array/port v00000230f686df80, 41;
v00000230f686df80_42 .array/port v00000230f686df80, 42;
E_00000230f6865a80/10 .event anyedge, v00000230f686df80_39, v00000230f686df80_40, v00000230f686df80_41, v00000230f686df80_42;
v00000230f686df80_43 .array/port v00000230f686df80, 43;
v00000230f686df80_44 .array/port v00000230f686df80, 44;
v00000230f686df80_45 .array/port v00000230f686df80, 45;
v00000230f686df80_46 .array/port v00000230f686df80, 46;
E_00000230f6865a80/11 .event anyedge, v00000230f686df80_43, v00000230f686df80_44, v00000230f686df80_45, v00000230f686df80_46;
v00000230f686df80_47 .array/port v00000230f686df80, 47;
v00000230f686df80_48 .array/port v00000230f686df80, 48;
v00000230f686df80_49 .array/port v00000230f686df80, 49;
v00000230f686df80_50 .array/port v00000230f686df80, 50;
E_00000230f6865a80/12 .event anyedge, v00000230f686df80_47, v00000230f686df80_48, v00000230f686df80_49, v00000230f686df80_50;
v00000230f686df80_51 .array/port v00000230f686df80, 51;
v00000230f686df80_52 .array/port v00000230f686df80, 52;
v00000230f686df80_53 .array/port v00000230f686df80, 53;
v00000230f686df80_54 .array/port v00000230f686df80, 54;
E_00000230f6865a80/13 .event anyedge, v00000230f686df80_51, v00000230f686df80_52, v00000230f686df80_53, v00000230f686df80_54;
v00000230f686df80_55 .array/port v00000230f686df80, 55;
v00000230f686df80_56 .array/port v00000230f686df80, 56;
v00000230f686df80_57 .array/port v00000230f686df80, 57;
v00000230f686df80_58 .array/port v00000230f686df80, 58;
E_00000230f6865a80/14 .event anyedge, v00000230f686df80_55, v00000230f686df80_56, v00000230f686df80_57, v00000230f686df80_58;
v00000230f686df80_59 .array/port v00000230f686df80, 59;
v00000230f686df80_60 .array/port v00000230f686df80, 60;
v00000230f686df80_61 .array/port v00000230f686df80, 61;
v00000230f686df80_62 .array/port v00000230f686df80, 62;
E_00000230f6865a80/15 .event anyedge, v00000230f686df80_59, v00000230f686df80_60, v00000230f686df80_61, v00000230f686df80_62;
v00000230f686df80_63 .array/port v00000230f686df80, 63;
v00000230f686df80_64 .array/port v00000230f686df80, 64;
v00000230f686df80_65 .array/port v00000230f686df80, 65;
v00000230f686df80_66 .array/port v00000230f686df80, 66;
E_00000230f6865a80/16 .event anyedge, v00000230f686df80_63, v00000230f686df80_64, v00000230f686df80_65, v00000230f686df80_66;
v00000230f686df80_67 .array/port v00000230f686df80, 67;
v00000230f686df80_68 .array/port v00000230f686df80, 68;
v00000230f686df80_69 .array/port v00000230f686df80, 69;
v00000230f686df80_70 .array/port v00000230f686df80, 70;
E_00000230f6865a80/17 .event anyedge, v00000230f686df80_67, v00000230f686df80_68, v00000230f686df80_69, v00000230f686df80_70;
v00000230f686df80_71 .array/port v00000230f686df80, 71;
v00000230f686df80_72 .array/port v00000230f686df80, 72;
v00000230f686df80_73 .array/port v00000230f686df80, 73;
v00000230f686df80_74 .array/port v00000230f686df80, 74;
E_00000230f6865a80/18 .event anyedge, v00000230f686df80_71, v00000230f686df80_72, v00000230f686df80_73, v00000230f686df80_74;
v00000230f686df80_75 .array/port v00000230f686df80, 75;
v00000230f686df80_76 .array/port v00000230f686df80, 76;
v00000230f686df80_77 .array/port v00000230f686df80, 77;
v00000230f686df80_78 .array/port v00000230f686df80, 78;
E_00000230f6865a80/19 .event anyedge, v00000230f686df80_75, v00000230f686df80_76, v00000230f686df80_77, v00000230f686df80_78;
v00000230f686df80_79 .array/port v00000230f686df80, 79;
v00000230f686df80_80 .array/port v00000230f686df80, 80;
v00000230f686df80_81 .array/port v00000230f686df80, 81;
v00000230f686df80_82 .array/port v00000230f686df80, 82;
E_00000230f6865a80/20 .event anyedge, v00000230f686df80_79, v00000230f686df80_80, v00000230f686df80_81, v00000230f686df80_82;
v00000230f686df80_83 .array/port v00000230f686df80, 83;
v00000230f686df80_84 .array/port v00000230f686df80, 84;
v00000230f686df80_85 .array/port v00000230f686df80, 85;
v00000230f686df80_86 .array/port v00000230f686df80, 86;
E_00000230f6865a80/21 .event anyedge, v00000230f686df80_83, v00000230f686df80_84, v00000230f686df80_85, v00000230f686df80_86;
v00000230f686df80_87 .array/port v00000230f686df80, 87;
v00000230f686df80_88 .array/port v00000230f686df80, 88;
v00000230f686df80_89 .array/port v00000230f686df80, 89;
v00000230f686df80_90 .array/port v00000230f686df80, 90;
E_00000230f6865a80/22 .event anyedge, v00000230f686df80_87, v00000230f686df80_88, v00000230f686df80_89, v00000230f686df80_90;
v00000230f686df80_91 .array/port v00000230f686df80, 91;
v00000230f686df80_92 .array/port v00000230f686df80, 92;
v00000230f686df80_93 .array/port v00000230f686df80, 93;
v00000230f686df80_94 .array/port v00000230f686df80, 94;
E_00000230f6865a80/23 .event anyedge, v00000230f686df80_91, v00000230f686df80_92, v00000230f686df80_93, v00000230f686df80_94;
v00000230f686df80_95 .array/port v00000230f686df80, 95;
v00000230f686df80_96 .array/port v00000230f686df80, 96;
v00000230f686df80_97 .array/port v00000230f686df80, 97;
v00000230f686df80_98 .array/port v00000230f686df80, 98;
E_00000230f6865a80/24 .event anyedge, v00000230f686df80_95, v00000230f686df80_96, v00000230f686df80_97, v00000230f686df80_98;
v00000230f686df80_99 .array/port v00000230f686df80, 99;
v00000230f686df80_100 .array/port v00000230f686df80, 100;
v00000230f686df80_101 .array/port v00000230f686df80, 101;
v00000230f686df80_102 .array/port v00000230f686df80, 102;
E_00000230f6865a80/25 .event anyedge, v00000230f686df80_99, v00000230f686df80_100, v00000230f686df80_101, v00000230f686df80_102;
v00000230f686df80_103 .array/port v00000230f686df80, 103;
v00000230f686df80_104 .array/port v00000230f686df80, 104;
v00000230f686df80_105 .array/port v00000230f686df80, 105;
v00000230f686df80_106 .array/port v00000230f686df80, 106;
E_00000230f6865a80/26 .event anyedge, v00000230f686df80_103, v00000230f686df80_104, v00000230f686df80_105, v00000230f686df80_106;
v00000230f686df80_107 .array/port v00000230f686df80, 107;
v00000230f686df80_108 .array/port v00000230f686df80, 108;
v00000230f686df80_109 .array/port v00000230f686df80, 109;
v00000230f686df80_110 .array/port v00000230f686df80, 110;
E_00000230f6865a80/27 .event anyedge, v00000230f686df80_107, v00000230f686df80_108, v00000230f686df80_109, v00000230f686df80_110;
v00000230f686df80_111 .array/port v00000230f686df80, 111;
v00000230f686df80_112 .array/port v00000230f686df80, 112;
v00000230f686df80_113 .array/port v00000230f686df80, 113;
v00000230f686df80_114 .array/port v00000230f686df80, 114;
E_00000230f6865a80/28 .event anyedge, v00000230f686df80_111, v00000230f686df80_112, v00000230f686df80_113, v00000230f686df80_114;
v00000230f686df80_115 .array/port v00000230f686df80, 115;
v00000230f686df80_116 .array/port v00000230f686df80, 116;
v00000230f686df80_117 .array/port v00000230f686df80, 117;
v00000230f686df80_118 .array/port v00000230f686df80, 118;
E_00000230f6865a80/29 .event anyedge, v00000230f686df80_115, v00000230f686df80_116, v00000230f686df80_117, v00000230f686df80_118;
v00000230f686df80_119 .array/port v00000230f686df80, 119;
v00000230f686df80_120 .array/port v00000230f686df80, 120;
v00000230f686df80_121 .array/port v00000230f686df80, 121;
v00000230f686df80_122 .array/port v00000230f686df80, 122;
E_00000230f6865a80/30 .event anyedge, v00000230f686df80_119, v00000230f686df80_120, v00000230f686df80_121, v00000230f686df80_122;
v00000230f686df80_123 .array/port v00000230f686df80, 123;
v00000230f686df80_124 .array/port v00000230f686df80, 124;
v00000230f686df80_125 .array/port v00000230f686df80, 125;
v00000230f686df80_126 .array/port v00000230f686df80, 126;
E_00000230f6865a80/31 .event anyedge, v00000230f686df80_123, v00000230f686df80_124, v00000230f686df80_125, v00000230f686df80_126;
v00000230f686df80_127 .array/port v00000230f686df80, 127;
v00000230f686df80_128 .array/port v00000230f686df80, 128;
v00000230f686df80_129 .array/port v00000230f686df80, 129;
v00000230f686df80_130 .array/port v00000230f686df80, 130;
E_00000230f6865a80/32 .event anyedge, v00000230f686df80_127, v00000230f686df80_128, v00000230f686df80_129, v00000230f686df80_130;
v00000230f686df80_131 .array/port v00000230f686df80, 131;
v00000230f686df80_132 .array/port v00000230f686df80, 132;
v00000230f686df80_133 .array/port v00000230f686df80, 133;
v00000230f686df80_134 .array/port v00000230f686df80, 134;
E_00000230f6865a80/33 .event anyedge, v00000230f686df80_131, v00000230f686df80_132, v00000230f686df80_133, v00000230f686df80_134;
v00000230f686df80_135 .array/port v00000230f686df80, 135;
v00000230f686df80_136 .array/port v00000230f686df80, 136;
v00000230f686df80_137 .array/port v00000230f686df80, 137;
v00000230f686df80_138 .array/port v00000230f686df80, 138;
E_00000230f6865a80/34 .event anyedge, v00000230f686df80_135, v00000230f686df80_136, v00000230f686df80_137, v00000230f686df80_138;
v00000230f686df80_139 .array/port v00000230f686df80, 139;
v00000230f686df80_140 .array/port v00000230f686df80, 140;
v00000230f686df80_141 .array/port v00000230f686df80, 141;
v00000230f686df80_142 .array/port v00000230f686df80, 142;
E_00000230f6865a80/35 .event anyedge, v00000230f686df80_139, v00000230f686df80_140, v00000230f686df80_141, v00000230f686df80_142;
v00000230f686df80_143 .array/port v00000230f686df80, 143;
v00000230f686df80_144 .array/port v00000230f686df80, 144;
v00000230f686df80_145 .array/port v00000230f686df80, 145;
v00000230f686df80_146 .array/port v00000230f686df80, 146;
E_00000230f6865a80/36 .event anyedge, v00000230f686df80_143, v00000230f686df80_144, v00000230f686df80_145, v00000230f686df80_146;
v00000230f686df80_147 .array/port v00000230f686df80, 147;
v00000230f686df80_148 .array/port v00000230f686df80, 148;
v00000230f686df80_149 .array/port v00000230f686df80, 149;
v00000230f686df80_150 .array/port v00000230f686df80, 150;
E_00000230f6865a80/37 .event anyedge, v00000230f686df80_147, v00000230f686df80_148, v00000230f686df80_149, v00000230f686df80_150;
v00000230f686df80_151 .array/port v00000230f686df80, 151;
v00000230f686df80_152 .array/port v00000230f686df80, 152;
v00000230f686df80_153 .array/port v00000230f686df80, 153;
v00000230f686df80_154 .array/port v00000230f686df80, 154;
E_00000230f6865a80/38 .event anyedge, v00000230f686df80_151, v00000230f686df80_152, v00000230f686df80_153, v00000230f686df80_154;
v00000230f686df80_155 .array/port v00000230f686df80, 155;
v00000230f686df80_156 .array/port v00000230f686df80, 156;
v00000230f686df80_157 .array/port v00000230f686df80, 157;
v00000230f686df80_158 .array/port v00000230f686df80, 158;
E_00000230f6865a80/39 .event anyedge, v00000230f686df80_155, v00000230f686df80_156, v00000230f686df80_157, v00000230f686df80_158;
v00000230f686df80_159 .array/port v00000230f686df80, 159;
v00000230f686df80_160 .array/port v00000230f686df80, 160;
v00000230f686df80_161 .array/port v00000230f686df80, 161;
v00000230f686df80_162 .array/port v00000230f686df80, 162;
E_00000230f6865a80/40 .event anyedge, v00000230f686df80_159, v00000230f686df80_160, v00000230f686df80_161, v00000230f686df80_162;
v00000230f686df80_163 .array/port v00000230f686df80, 163;
v00000230f686df80_164 .array/port v00000230f686df80, 164;
v00000230f686df80_165 .array/port v00000230f686df80, 165;
v00000230f686df80_166 .array/port v00000230f686df80, 166;
E_00000230f6865a80/41 .event anyedge, v00000230f686df80_163, v00000230f686df80_164, v00000230f686df80_165, v00000230f686df80_166;
v00000230f686df80_167 .array/port v00000230f686df80, 167;
v00000230f686df80_168 .array/port v00000230f686df80, 168;
v00000230f686df80_169 .array/port v00000230f686df80, 169;
v00000230f686df80_170 .array/port v00000230f686df80, 170;
E_00000230f6865a80/42 .event anyedge, v00000230f686df80_167, v00000230f686df80_168, v00000230f686df80_169, v00000230f686df80_170;
v00000230f686df80_171 .array/port v00000230f686df80, 171;
v00000230f686df80_172 .array/port v00000230f686df80, 172;
v00000230f686df80_173 .array/port v00000230f686df80, 173;
v00000230f686df80_174 .array/port v00000230f686df80, 174;
E_00000230f6865a80/43 .event anyedge, v00000230f686df80_171, v00000230f686df80_172, v00000230f686df80_173, v00000230f686df80_174;
v00000230f686df80_175 .array/port v00000230f686df80, 175;
v00000230f686df80_176 .array/port v00000230f686df80, 176;
v00000230f686df80_177 .array/port v00000230f686df80, 177;
v00000230f686df80_178 .array/port v00000230f686df80, 178;
E_00000230f6865a80/44 .event anyedge, v00000230f686df80_175, v00000230f686df80_176, v00000230f686df80_177, v00000230f686df80_178;
v00000230f686df80_179 .array/port v00000230f686df80, 179;
v00000230f686df80_180 .array/port v00000230f686df80, 180;
v00000230f686df80_181 .array/port v00000230f686df80, 181;
v00000230f686df80_182 .array/port v00000230f686df80, 182;
E_00000230f6865a80/45 .event anyedge, v00000230f686df80_179, v00000230f686df80_180, v00000230f686df80_181, v00000230f686df80_182;
v00000230f686df80_183 .array/port v00000230f686df80, 183;
v00000230f686df80_184 .array/port v00000230f686df80, 184;
v00000230f686df80_185 .array/port v00000230f686df80, 185;
v00000230f686df80_186 .array/port v00000230f686df80, 186;
E_00000230f6865a80/46 .event anyedge, v00000230f686df80_183, v00000230f686df80_184, v00000230f686df80_185, v00000230f686df80_186;
v00000230f686df80_187 .array/port v00000230f686df80, 187;
v00000230f686df80_188 .array/port v00000230f686df80, 188;
v00000230f686df80_189 .array/port v00000230f686df80, 189;
v00000230f686df80_190 .array/port v00000230f686df80, 190;
E_00000230f6865a80/47 .event anyedge, v00000230f686df80_187, v00000230f686df80_188, v00000230f686df80_189, v00000230f686df80_190;
v00000230f686df80_191 .array/port v00000230f686df80, 191;
v00000230f686df80_192 .array/port v00000230f686df80, 192;
v00000230f686df80_193 .array/port v00000230f686df80, 193;
v00000230f686df80_194 .array/port v00000230f686df80, 194;
E_00000230f6865a80/48 .event anyedge, v00000230f686df80_191, v00000230f686df80_192, v00000230f686df80_193, v00000230f686df80_194;
v00000230f686df80_195 .array/port v00000230f686df80, 195;
v00000230f686df80_196 .array/port v00000230f686df80, 196;
v00000230f686df80_197 .array/port v00000230f686df80, 197;
v00000230f686df80_198 .array/port v00000230f686df80, 198;
E_00000230f6865a80/49 .event anyedge, v00000230f686df80_195, v00000230f686df80_196, v00000230f686df80_197, v00000230f686df80_198;
v00000230f686df80_199 .array/port v00000230f686df80, 199;
v00000230f686df80_200 .array/port v00000230f686df80, 200;
v00000230f686df80_201 .array/port v00000230f686df80, 201;
v00000230f686df80_202 .array/port v00000230f686df80, 202;
E_00000230f6865a80/50 .event anyedge, v00000230f686df80_199, v00000230f686df80_200, v00000230f686df80_201, v00000230f686df80_202;
v00000230f686df80_203 .array/port v00000230f686df80, 203;
v00000230f686df80_204 .array/port v00000230f686df80, 204;
v00000230f686df80_205 .array/port v00000230f686df80, 205;
v00000230f686df80_206 .array/port v00000230f686df80, 206;
E_00000230f6865a80/51 .event anyedge, v00000230f686df80_203, v00000230f686df80_204, v00000230f686df80_205, v00000230f686df80_206;
v00000230f686df80_207 .array/port v00000230f686df80, 207;
v00000230f686df80_208 .array/port v00000230f686df80, 208;
v00000230f686df80_209 .array/port v00000230f686df80, 209;
v00000230f686df80_210 .array/port v00000230f686df80, 210;
E_00000230f6865a80/52 .event anyedge, v00000230f686df80_207, v00000230f686df80_208, v00000230f686df80_209, v00000230f686df80_210;
v00000230f686df80_211 .array/port v00000230f686df80, 211;
v00000230f686df80_212 .array/port v00000230f686df80, 212;
v00000230f686df80_213 .array/port v00000230f686df80, 213;
v00000230f686df80_214 .array/port v00000230f686df80, 214;
E_00000230f6865a80/53 .event anyedge, v00000230f686df80_211, v00000230f686df80_212, v00000230f686df80_213, v00000230f686df80_214;
v00000230f686df80_215 .array/port v00000230f686df80, 215;
v00000230f686df80_216 .array/port v00000230f686df80, 216;
v00000230f686df80_217 .array/port v00000230f686df80, 217;
v00000230f686df80_218 .array/port v00000230f686df80, 218;
E_00000230f6865a80/54 .event anyedge, v00000230f686df80_215, v00000230f686df80_216, v00000230f686df80_217, v00000230f686df80_218;
v00000230f686df80_219 .array/port v00000230f686df80, 219;
v00000230f686df80_220 .array/port v00000230f686df80, 220;
v00000230f686df80_221 .array/port v00000230f686df80, 221;
v00000230f686df80_222 .array/port v00000230f686df80, 222;
E_00000230f6865a80/55 .event anyedge, v00000230f686df80_219, v00000230f686df80_220, v00000230f686df80_221, v00000230f686df80_222;
v00000230f686df80_223 .array/port v00000230f686df80, 223;
v00000230f686df80_224 .array/port v00000230f686df80, 224;
v00000230f686df80_225 .array/port v00000230f686df80, 225;
v00000230f686df80_226 .array/port v00000230f686df80, 226;
E_00000230f6865a80/56 .event anyedge, v00000230f686df80_223, v00000230f686df80_224, v00000230f686df80_225, v00000230f686df80_226;
v00000230f686df80_227 .array/port v00000230f686df80, 227;
v00000230f686df80_228 .array/port v00000230f686df80, 228;
v00000230f686df80_229 .array/port v00000230f686df80, 229;
v00000230f686df80_230 .array/port v00000230f686df80, 230;
E_00000230f6865a80/57 .event anyedge, v00000230f686df80_227, v00000230f686df80_228, v00000230f686df80_229, v00000230f686df80_230;
v00000230f686df80_231 .array/port v00000230f686df80, 231;
v00000230f686df80_232 .array/port v00000230f686df80, 232;
v00000230f686df80_233 .array/port v00000230f686df80, 233;
v00000230f686df80_234 .array/port v00000230f686df80, 234;
E_00000230f6865a80/58 .event anyedge, v00000230f686df80_231, v00000230f686df80_232, v00000230f686df80_233, v00000230f686df80_234;
v00000230f686df80_235 .array/port v00000230f686df80, 235;
v00000230f686df80_236 .array/port v00000230f686df80, 236;
v00000230f686df80_237 .array/port v00000230f686df80, 237;
v00000230f686df80_238 .array/port v00000230f686df80, 238;
E_00000230f6865a80/59 .event anyedge, v00000230f686df80_235, v00000230f686df80_236, v00000230f686df80_237, v00000230f686df80_238;
v00000230f686df80_239 .array/port v00000230f686df80, 239;
v00000230f686df80_240 .array/port v00000230f686df80, 240;
v00000230f686df80_241 .array/port v00000230f686df80, 241;
v00000230f686df80_242 .array/port v00000230f686df80, 242;
E_00000230f6865a80/60 .event anyedge, v00000230f686df80_239, v00000230f686df80_240, v00000230f686df80_241, v00000230f686df80_242;
v00000230f686df80_243 .array/port v00000230f686df80, 243;
v00000230f686df80_244 .array/port v00000230f686df80, 244;
v00000230f686df80_245 .array/port v00000230f686df80, 245;
v00000230f686df80_246 .array/port v00000230f686df80, 246;
E_00000230f6865a80/61 .event anyedge, v00000230f686df80_243, v00000230f686df80_244, v00000230f686df80_245, v00000230f686df80_246;
v00000230f686df80_247 .array/port v00000230f686df80, 247;
v00000230f686df80_248 .array/port v00000230f686df80, 248;
v00000230f686df80_249 .array/port v00000230f686df80, 249;
v00000230f686df80_250 .array/port v00000230f686df80, 250;
E_00000230f6865a80/62 .event anyedge, v00000230f686df80_247, v00000230f686df80_248, v00000230f686df80_249, v00000230f686df80_250;
v00000230f686df80_251 .array/port v00000230f686df80, 251;
v00000230f686df80_252 .array/port v00000230f686df80, 252;
v00000230f686df80_253 .array/port v00000230f686df80, 253;
v00000230f686df80_254 .array/port v00000230f686df80, 254;
E_00000230f6865a80/63 .event anyedge, v00000230f686df80_251, v00000230f686df80_252, v00000230f686df80_253, v00000230f686df80_254;
v00000230f686df80_255 .array/port v00000230f686df80, 255;
E_00000230f6865a80/64 .event anyedge, v00000230f686df80_255;
E_00000230f6865a80 .event/or E_00000230f6865a80/0, E_00000230f6865a80/1, E_00000230f6865a80/2, E_00000230f6865a80/3, E_00000230f6865a80/4, E_00000230f6865a80/5, E_00000230f6865a80/6, E_00000230f6865a80/7, E_00000230f6865a80/8, E_00000230f6865a80/9, E_00000230f6865a80/10, E_00000230f6865a80/11, E_00000230f6865a80/12, E_00000230f6865a80/13, E_00000230f6865a80/14, E_00000230f6865a80/15, E_00000230f6865a80/16, E_00000230f6865a80/17, E_00000230f6865a80/18, E_00000230f6865a80/19, E_00000230f6865a80/20, E_00000230f6865a80/21, E_00000230f6865a80/22, E_00000230f6865a80/23, E_00000230f6865a80/24, E_00000230f6865a80/25, E_00000230f6865a80/26, E_00000230f6865a80/27, E_00000230f6865a80/28, E_00000230f6865a80/29, E_00000230f6865a80/30, E_00000230f6865a80/31, E_00000230f6865a80/32, E_00000230f6865a80/33, E_00000230f6865a80/34, E_00000230f6865a80/35, E_00000230f6865a80/36, E_00000230f6865a80/37, E_00000230f6865a80/38, E_00000230f6865a80/39, E_00000230f6865a80/40, E_00000230f6865a80/41, E_00000230f6865a80/42, E_00000230f6865a80/43, E_00000230f6865a80/44, E_00000230f6865a80/45, E_00000230f6865a80/46, E_00000230f6865a80/47, E_00000230f6865a80/48, E_00000230f6865a80/49, E_00000230f6865a80/50, E_00000230f6865a80/51, E_00000230f6865a80/52, E_00000230f6865a80/53, E_00000230f6865a80/54, E_00000230f6865a80/55, E_00000230f6865a80/56, E_00000230f6865a80/57, E_00000230f6865a80/58, E_00000230f6865a80/59, E_00000230f6865a80/60, E_00000230f6865a80/61, E_00000230f6865a80/62, E_00000230f6865a80/63, E_00000230f6865a80/64;
E_00000230f6865c00 .event posedge, v00000230f686d940_0;
S_00000230f684d870 .scope module, "ig" "imm_gen" 4 54, 8 5 0, S_00000230f68511a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 16 "imm_out";
v00000230f68d8530_0 .var "imm_out", 15 0;
v00000230f68d8cb0_0 .net "instruction", 31 0, L_00000230f685f840;  alias, 1 drivers
v00000230f68d8ad0_0 .net "opcode", 4 0, L_00000230f68da900;  1 drivers
E_00000230f68627c0 .event anyedge, v00000230f68d8ad0_0, v00000230f686e480_0;
L_00000230f68da900 .part L_00000230f685f840, 27, 5;
S_00000230f684da00 .scope module, "instr_mem_inst" "instr_mem" 4 16, 9 5 0, S_00000230f68511a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 32 "data_out";
L_00000230f685f840 .functor BUFZ 32, L_00000230f68da400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230f68d9750_0 .net *"_ivl_0", 31 0, L_00000230f68da400;  1 drivers
v00000230f68d9a70_0 .net "addr", 15 0, v00000230f68d8f30_0;  1 drivers
v00000230f68d96b0_0 .net "data_out", 31 0, L_00000230f685f840;  alias, 1 drivers
v00000230f68d99d0_0 .var/i "i", 31 0;
v00000230f68d97f0 .array "mem", 255 0, 31 0;
L_00000230f68da400 .array/port v00000230f68d97f0, v00000230f68d8f30_0;
S_00000230f684b2d0 .scope module, "pcupd" "pc_update" 4 85, 10 5 0, S_00000230f68511a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /INPUT 16 "imm";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 32 "instruction";
    .port_info 6 /INPUT 16 "target_address";
    .port_info 7 /OUTPUT 16 "next_pc";
v00000230f68da290_0 .net "branch", 0 0, v00000230f686e3e0_0;  alias, 1 drivers
v00000230f68da0b0_0 .net "imm", 15 0, v00000230f68d8530_0;  alias, 1 drivers
v00000230f68d9610_0 .net "instruction", 31 0, L_00000230f685f840;  alias, 1 drivers
v00000230f68d9890_0 .net "jump", 0 0, v00000230f686e660_0;  alias, 1 drivers
v00000230f68d9930_0 .var "next_pc", 15 0;
v00000230f68d9bb0_0 .net "pc", 15 0, v00000230f68d8f30_0;  alias, 1 drivers
v00000230f68d9390_0 .net "target_address", 15 0, v00000230f686e2a0_0;  alias, 1 drivers
v00000230f68d8670_0 .net "zero", 0 0, v00000230f686e340_0;  alias, 1 drivers
E_00000230f68623c0/0 .event anyedge, v00000230f686e660_0, v00000230f686e2a0_0, v00000230f686e3e0_0, v00000230f686e340_0;
E_00000230f68623c0/1 .event anyedge, v00000230f68d9a70_0, v00000230f68d8530_0;
E_00000230f68623c0 .event/or E_00000230f68623c0/0, E_00000230f68623c0/1;
S_00000230f684b460 .scope module, "rf" "register_file" 4 40, 11 5 0, S_00000230f68511a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read_addr1";
    .port_info 3 /INPUT 4 "read_addr2";
    .port_info 4 /INPUT 4 "write_addr";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 16 "read_data1";
    .port_info 8 /OUTPUT 16 "read_data2";
v00000230f68d87b0_0 .net "clk", 0 0, v00000230f68db300_0;  alias, 1 drivers
v00000230f68d9c50_0 .net "read_addr1", 3 0, L_00000230f68dc200;  alias, 1 drivers
v00000230f68d9430_0 .net "read_addr2", 3 0, L_00000230f68dacc0;  alias, 1 drivers
v00000230f68d9cf0_0 .var "read_data1", 15 0;
v00000230f68d8710_0 .var "read_data2", 15 0;
v00000230f68d9e30 .array "registers", 15 0, 15 0;
v00000230f68d9f70_0 .net "reset", 0 0, v00000230f68db940_0;  alias, 1 drivers
v00000230f68da010_0 .net "write_addr", 3 0, L_00000230f68db3a0;  alias, 1 drivers
v00000230f68d8b70_0 .net "write_data", 15 0, L_00000230f68da4a0;  alias, 1 drivers
v00000230f68da150_0 .net "write_enable", 0 0, v00000230f686de40_0;  alias, 1 drivers
v00000230f68d9e30_0 .array/port v00000230f68d9e30, 0;
v00000230f68d9e30_1 .array/port v00000230f68d9e30, 1;
v00000230f68d9e30_2 .array/port v00000230f68d9e30, 2;
E_00000230f6862a40/0 .event anyedge, v00000230f68d9c50_0, v00000230f68d9e30_0, v00000230f68d9e30_1, v00000230f68d9e30_2;
v00000230f68d9e30_3 .array/port v00000230f68d9e30, 3;
v00000230f68d9e30_4 .array/port v00000230f68d9e30, 4;
v00000230f68d9e30_5 .array/port v00000230f68d9e30, 5;
v00000230f68d9e30_6 .array/port v00000230f68d9e30, 6;
E_00000230f6862a40/1 .event anyedge, v00000230f68d9e30_3, v00000230f68d9e30_4, v00000230f68d9e30_5, v00000230f68d9e30_6;
v00000230f68d9e30_7 .array/port v00000230f68d9e30, 7;
v00000230f68d9e30_8 .array/port v00000230f68d9e30, 8;
v00000230f68d9e30_9 .array/port v00000230f68d9e30, 9;
v00000230f68d9e30_10 .array/port v00000230f68d9e30, 10;
E_00000230f6862a40/2 .event anyedge, v00000230f68d9e30_7, v00000230f68d9e30_8, v00000230f68d9e30_9, v00000230f68d9e30_10;
v00000230f68d9e30_11 .array/port v00000230f68d9e30, 11;
v00000230f68d9e30_12 .array/port v00000230f68d9e30, 12;
v00000230f68d9e30_13 .array/port v00000230f68d9e30, 13;
v00000230f68d9e30_14 .array/port v00000230f68d9e30, 14;
E_00000230f6862a40/3 .event anyedge, v00000230f68d9e30_11, v00000230f68d9e30_12, v00000230f68d9e30_13, v00000230f68d9e30_14;
v00000230f68d9e30_15 .array/port v00000230f68d9e30, 15;
E_00000230f6862a40/4 .event anyedge, v00000230f68d9e30_15, v00000230f68d9430_0;
E_00000230f6862a40 .event/or E_00000230f6862a40/0, E_00000230f6862a40/1, E_00000230f6862a40/2, E_00000230f6862a40/3, E_00000230f6862a40/4;
E_00000230f6862a80 .event posedge, v00000230f68d9f70_0, v00000230f686d940_0;
    .scope S_00000230f684da00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230f68d99d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000230f68d99d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000230f68d99d0_0;
    %store/vec4a v00000230f68d97f0, 4, 0;
    %load/vec4 v00000230f68d99d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230f68d99d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 16 "$display", "Loading instructions..." {0 0 0};
    %vpi_call/w 9 17 "$readmemh", "program.hex", v00000230f68d97f0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000230f687d2f0;
T_1 ;
    %wait E_00000230f6865280;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686da80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e660_0, 0, 1;
    %load/vec4 v00000230f686d800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %jmp T_1.21;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.5 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %jmp T_1.21;
T_1.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %jmp T_1.21;
T_1.13 ;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686dee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686da80_0, 0, 1;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e3e0_0, 0, 1;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000230f686dbc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f686e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e3e0_0, 0, 1;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e660_0, 0, 1;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686de40_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f686e660_0, 0, 1;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000230f684b460;
T_2 ;
    %wait E_00000230f6862a80;
    %load/vec4 v00000230f68d9f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000230f68da150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000230f68d8b70_0;
    %load/vec4 v00000230f68da010_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f68d9e30, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000230f684b460;
T_3 ;
    %wait E_00000230f6862a40;
    %load/vec4 v00000230f68d9c50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000230f68d9e30, 4;
    %store/vec4 v00000230f68d9cf0_0, 0, 16;
    %load/vec4 v00000230f68d9430_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000230f68d9e30, 4;
    %store/vec4 v00000230f68d8710_0, 0, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000230f684d870;
T_4 ;
    %wait E_00000230f68627c0;
    %load/vec4 v00000230f68d8ad0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 4, 4;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 4, 4;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 4, 4;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v00000230f68d8cb0_0;
    %parti/s 16, 11, 5;
    %store/vec4 v00000230f68d8530_0, 0, 16;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000230f6851330;
T_5 ;
    %wait E_00000230f68651c0;
    %load/vec4 v00000230f686dd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.0 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %add;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.1 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %sub;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.2 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %mul;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.3 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %div;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.4 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %mod;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %and;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.6 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %or;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.7 ;
    %load/vec4 v00000230f686d760_0;
    %inv;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v00000230f686d760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.9 ;
    %load/vec4 v00000230f686d760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.10 ;
    %load/vec4 v00000230f686d760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v00000230f686d760_0;
    %load/vec4 v00000230f686e020_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v00000230f686e2a0_0, 0, 16;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %load/vec4 v00000230f686e2a0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000230f686e340_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000230f687d480;
T_6 ;
    %wait E_00000230f6865c00;
    %load/vec4 v00000230f68d9b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000230f686dc60_0;
    %ix/getv 3, v00000230f686d8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230f686df80, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000230f687d480;
T_7 ;
    %wait E_00000230f6865a80;
    %ix/getv 4, v00000230f686d8a0_0;
    %load/vec4a v00000230f686df80, 4;
    %store/vec4 v00000230f686dda0_0, 0, 16;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000230f684b2d0;
T_8 ;
    %wait E_00000230f68623c0;
    %load/vec4 v00000230f68d9890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000230f68d9390_0;
    %store/vec4 v00000230f68d9930_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000230f68da290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v00000230f68d8670_0;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000230f68d9bb0_0;
    %load/vec4 v00000230f68da0b0_0;
    %add;
    %store/vec4 v00000230f68d9930_0, 0, 16;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000230f68d9bb0_0;
    %addi 1, 0, 16;
    %store/vec4 v00000230f68d9930_0, 0, 16;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000230f68511a0;
T_9 ;
    %wait E_00000230f6862a80;
    %load/vec4 v00000230f68d91b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000230f68d8f30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000230f68d92f0_0;
    %assign/vec4 v00000230f68d8f30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000230f685b0d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f68db300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f68db940_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_00000230f685b0d0;
T_11 ;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v00000230f68db300_0;
    %inv;
    %store/vec4 v00000230f68db300_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_00000230f685b0d0;
T_12 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f68db940_0, 0, 1;
    %delay 19000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f68db940_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000230f685b0d0;
T_13 ;
    %vpi_call/w 3 27 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000230f685b0d0 {0 0 0};
    %vpi_call/w 3 29 "$display", "Starting simulation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230f68db940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230f68db940_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000230f685b0d0;
T_14 ;
    %vpi_call/w 3 40 "$display", "Time\011PC\011Instr\011         R0\011 R1\011 R2\011 R3\011 R4\011 R5\011 R6\011 R7\011 R8\011 R9\011 R10\011 R11\011 R12\011 R13\011 R14\011   R15" {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000230f685b0d0;
T_15 ;
    %wait E_00000230f6865c00;
    %vpi_call/w 3 45 "$display", "%0t\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%h\011%d", $time, v00000230f68d8f30_0, &A<v00000230f68d97f0, v00000230f68d8f30_0 >, &A<v00000230f68d9e30, 0>, &A<v00000230f68d9e30, 1>, &A<v00000230f68d9e30, 2>, &A<v00000230f68d9e30, 3>, &A<v00000230f68d9e30, 4>, &A<v00000230f68d9e30, 5>, &A<v00000230f68d9e30, 6>, &A<v00000230f68d9e30, 7>, &A<v00000230f68d9e30, 8>, &A<v00000230f68d9e30, 9>, &A<v00000230f68d9e30, 10>, &A<v00000230f68d9e30, 11>, &A<v00000230f68d9e30, 12>, &A<v00000230f68d9e30, 13>, &A<v00000230f68d9e30, 14>, &A<v00000230f68d9e30, 15> {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_00000230f685b0d0;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 71 "$display", "\012=== Simulation complete: program.hex executed successfully ===" {0 0 0};
    %vpi_call/w 3 72 "$display", "Final register file contents:" {0 0 0};
    %vpi_call/w 3 73 "$display", "R0:%h, R1:%h, R2:%h, R3:%h, R4:%h,R5:%h, R6:%h, R7:%h, R8:%h, R9:%h, R10:%h, R11:%h, R12:%h, R13:%h, R14:%h, R15:%h", &A<v00000230f68d9e30, 0>, &A<v00000230f68d9e30, 1>, &A<v00000230f68d9e30, 2>, &A<v00000230f68d9e30, 3>, &A<v00000230f68d9e30, 4>, &A<v00000230f68d9e30, 5>, &A<v00000230f68d9e30, 6>, &A<v00000230f68d9e30, 7>, &A<v00000230f68d9e30, 8>, &A<v00000230f68d9e30, 9>, &A<v00000230f68d9e30, 10>, &A<v00000230f68d9e30, 11>, &A<v00000230f68d9e30, 12>, &A<v00000230f68d9e30, 13>, &A<v00000230f68d9e30, 14>, &A<v00000230f68d9e30, 15> {0 0 0};
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    ".\testbench\processor_tb.v";
    ".\src\processor.v";
    ".\src\alu.v";
    ".\src\control_unit.v";
    ".\src\memory.v";
    ".\src\imm_gen.v";
    ".\src\instr_mem.v";
    ".\src\pc_update.v";
    ".\src\register_file.v";
