// SPDX-License-Identifier: BSD-3-Clause
/*
 * Copyright 2020 NXP
 */

#include <drivers/s32g_uart.h>
#include <io.h>
#include <util.h>

/* LINFLEXD REGISTERS */
#define LINCR1  0x00
#define LINIER  0x04
#define LINSR   0x08
#define LINESR  0x0C
#define UARTCR  0x10
#define UARTSR  0x14
#define LINTCSR 0x18
#define LINOCR  0x1C
#define LINTOCR 0x20
#define LINFBRR 0x24
#define LINIBRR 0x28
#define LINCFR  0x2C
#define LINCR2  0x30
#define BIDR    0x34
#define BDRL    0x38
#define BDRM    0x3C
#define GCR     0x4C
#define UARTPTO 0x50
#define UARTCTO 0x54
#define DMATXE  0x58
#define DMARXE  0x5C

/* USEFUL REGISTER FIELDS */
#define LINCR1_INIT			BIT(0)
#define LINCR1_MME			BIT(4)
#define LINSR_LINS_INITMODE	(0x00001000)
#define LINSR_LINS_MASK		(0x0000F000)
#define UARTCR_UART			BIT(0)
#define UARTCR_WL0			BIT(1)
#define UARTCR_PC0			BIT(3)
#define UARTCR_TXEN			BIT(4)
#define UARTCR_RXEN			BIT(5)
#define UARTCR_PC1			BIT(6)
#define UARTCR_TFBM			BIT(8)
#define UARTCR_RFBM			BIT(9)
#define UARTSR_DTFTFF		BIT(1)
#define UARTSR_DRFRFE		BIT(2)
#define UARTSR_RMB			BIT(9)

static vaddr_t chip_to_base(struct serial_chip *chip)
{
	struct s32g_uart_data *pd =
		container_of(chip, struct s32g_uart_data, chip);

	return io_pa_or_va(&pd->base);
}

static void s32g_uart_flush(struct serial_chip *chip)
{
}

static int s32g_uart_getchar(struct serial_chip *chip)
{
	vaddr_t base = chip_to_base(chip);

	while (io_read32(base + UARTSR) & UARTSR_DRFRFE)
		;

	return io_read8(base + BDRM);
}

static void s32g_uart_putc(struct serial_chip *chip, int ch)
{
	vaddr_t base = chip_to_base(chip);
	uint32_t uartsr;

	/* UART is in FIFO mode */
	if ((io_read32(base + UARTCR) & UARTCR_TFBM)) {
		while (io_read32(base + UARTSR) & UARTSR_DTFTFF)
			;
		io_write8(base + BDRL, ch);

    /* UART is in Buffer mode */
	} else {
		io_write8(base + BDRL, ch);
		while (!(uartsr = io_read32(base + UARTSR) & UARTSR_DTFTFF))
			;
		/* In Buffer Mode the DTFTFF bit of UARTSR register
		 * has to be cleared in software
		 */
		uartsr &= ~(UARTSR_DTFTFF);
		io_write32(base + UARTSR, uartsr);
	}
}

static const struct serial_ops s32g_uart_ops = {
	.flush = s32g_uart_flush,
	.getchar = s32g_uart_getchar,
	.putc = s32g_uart_putc,
};

void s32g_uart_init(struct s32g_uart_data *pd, paddr_t pbase)
{
	pd->base.pa = pbase;
	pd->chip.ops = &s32g_uart_ops;
}
