{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355415981628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355415981628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 14:26:21 2012 " "Processing started: Thu Dec 13 14:26:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355415981628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355415981628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA8Bits -c ULA8Bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA8Bits -c ULA8Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355415981628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355415982035 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA8Bits EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"ULA8Bits\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1355415982368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355415982602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355415982602 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1355415984368 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1355415984430 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1355415988805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 80 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355415988805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 81 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355415988805 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 82 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355415988805 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1355415988805 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zero " "Pin zero not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { zero } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 9 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[0\] " "Pin res\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { res[0] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[1\] " "Pin res\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { res[1] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[2\] " "Pin res\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { res[2] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res\[3\] " "Pin res\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { res[3] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { b[3] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { a[3] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { b[2] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { a[2] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { b[1] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { a[1] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 8 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { b[0] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { a[0] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 7 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Pin op\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { op[2] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Pin op\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { op[0] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Pin op\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { op[1] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Pin op\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { op[3] } } } { "ULA8Bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/ULA8Bits.vhd" 8 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1355415988977 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1355415988977 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA8Bits.sdc " "Synopsys Design Constraints File file not found: 'ULA8Bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1355415989602 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1355415989602 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1355415989602 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1355415989602 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1355415989602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1355415989602 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1355415989602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1355415989602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1355415989602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1355415989602 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1355415989602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1355415989602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1355415989618 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1355415989618 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 12 5 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 12 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1355415989618 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1355415989618 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1355415989618 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1355415989618 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1355415989618 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1355415989618 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355415989633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1355415997993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355415998149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1355415998149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1355415999008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355415999008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1355416000821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/ULA8Bits/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1355416004790 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1355416004790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355416005321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1355416005321 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1355416005321 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1355416005321 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1355416005446 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "zero 0 " "Pin \"zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1355416005461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[0\] 0 " "Pin \"res\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1355416005461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[1\] 0 " "Pin \"res\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1355416005461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[2\] 0 " "Pin \"res\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1355416005461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res\[3\] 0 " "Pin \"res\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1355416005461 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1355416005461 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1355416006024 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1355416006024 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1355416006446 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1355416007977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355416008727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 14:26:48 2012 " "Processing ended: Thu Dec 13 14:26:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355416008727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355416008727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355416008727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355416008727 ""}
