#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 26 20:36:11 2020
# Process ID: 3232
# Current directory: C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.runs/synth_1
# Command line: vivado.exe -log cartaASM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cartaASM.tcl
# Log file: C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.runs/synth_1/cartaASM.vds
# Journal file: C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cartaASM.tcl -notrace
Command: synth_design -top cartaASM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16192 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 505.660 ; gain = 217.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cartaASM' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:11]
INFO: [Synth 8-3491] module 'BanderaZ' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/BanderaZ.vhd:4' bound to instance 'Bandera_Z' of component 'BanderaZ' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:54]
INFO: [Synth 8-638] synthesizing module 'BanderaZ' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/BanderaZ.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'BanderaZ' (1#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/BanderaZ.vhd:9]
INFO: [Synth 8-3491] module 'UnidadControl' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/UnidadControl.vhd:4' bound to instance 'UC' of component 'UnidadControl' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:58]
INFO: [Synth 8-638] synthesizing module 'UnidadControl' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/UnidadControl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'UnidadControl' (2#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/UnidadControl.vhd:9]
INFO: [Synth 8-3491] module 'Contador' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Contador.vhd:6' bound to instance 'Counter' of component 'Contador' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Contador' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Contador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Contador' (3#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Contador.vhd:11]
INFO: [Synth 8-3491] module 'Arreglo' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Arreglo.vhd:4' bound to instance 'Arreglo_9bits' of component 'Arreglo' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Arreglo' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Arreglo.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Arreglo' (4#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Arreglo.vhd:10]
INFO: [Synth 8-3491] module 'Decodificador' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Decodificador.vhd:4' bound to instance 'Decoder' of component 'Decodificador' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Decodificador' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Decodificador.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Decodificador' (5#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Decodificador.vhd:9]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Mux.vhd:4' bound to instance 'Multiplexor' of component 'Mux' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Mux.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Mux' (6#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/Mux.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'cartaASM' (7#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.srcs/sources_1/new/cartaASM.vhd:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 578.805 ; gain = 290.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 578.805 ; gain = 290.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 578.805 ; gain = 290.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'edo_act_reg' in module 'UnidadControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              001 |                               00
                      e1 |                              010 |                               01
                      e2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edo_act_reg' using encoding 'one-hot' in module 'UnidadControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 578.805 ; gain = 290.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UnidadControl 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module Contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arreglo 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Decodificador 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 739.551 ; gain = 450.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 744.504 ; gain = 455.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |LUT4 |    11|
|5     |LUT5 |     8|
|6     |LUT6 |     3|
|7     |FDCE |    15|
|8     |FDPE |     1|
|9     |IBUF |    12|
|10    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |    72|
|2     |  Arreglo_9bits |Arreglo       |    14|
|3     |  Counter       |Contador      |    15|
|4     |  UC            |UnidadControl |    14|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 744.688 ; gain = 456.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 756.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 855.430 ; gain = 566.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica12_CartasASM/Practica12_CartasASM.runs/synth_1/cartaASM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cartaASM_utilization_synth.rpt -pb cartaASM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 26 20:38:06 2020...
