$date
	Tue Nov  5 12:12:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sipo_with_latch $end
$var wire 1 ! CS $end
$var wire 1 " D $end
$var wire 1 # RESET_N $end
$var wire 1 $ SC $end
$var wire 8 % shifted_data [7:0] $end
$var wire 16 & SIPO_Q [15:0] $end
$var wire 8 ' MSB_Q [7:0] $end
$var wire 8 ( Latch_Q [7:0] $end
$var reg 4 ) Latch_Q_LSB [3:0] $end
$var reg 4 * Latch_Q_MSB [3:0] $end
$scope module latch_inst $end
$var wire 1 ! CS $end
$var wire 8 + Data_in [7:0] $end
$var wire 1 # RESET_N $end
$var wire 1 $ SC $end
$var wire 8 , Q [7:0] $end
$scope begin dlatch_instance[0] $end
$scope module dlatch_inst $end
$var wire 1 - AD $end
$var wire 1 . AG $end
$var wire 1 / D $end
$var wire 1 0 GATE $end
$var wire 1 1 RESET $end
$var reg 1 2 Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[1] $end
$scope module dlatch_inst $end
$var wire 1 3 AD $end
$var wire 1 4 AG $end
$var wire 1 5 D $end
$var wire 1 6 GATE $end
$var wire 1 7 RESET $end
$var reg 1 8 Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[2] $end
$scope module dlatch_inst $end
$var wire 1 9 AD $end
$var wire 1 : AG $end
$var wire 1 ; D $end
$var wire 1 < GATE $end
$var wire 1 = RESET $end
$var reg 1 > Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[3] $end
$scope module dlatch_inst $end
$var wire 1 ? AD $end
$var wire 1 @ AG $end
$var wire 1 A D $end
$var wire 1 B GATE $end
$var wire 1 C RESET $end
$var reg 1 D Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[4] $end
$scope module dlatch_inst $end
$var wire 1 E AD $end
$var wire 1 F AG $end
$var wire 1 G D $end
$var wire 1 H GATE $end
$var wire 1 I RESET $end
$var reg 1 J Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[5] $end
$scope module dlatch_inst $end
$var wire 1 K AD $end
$var wire 1 L AG $end
$var wire 1 M D $end
$var wire 1 N GATE $end
$var wire 1 O RESET $end
$var reg 1 P Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[6] $end
$scope module dlatch_inst $end
$var wire 1 Q AD $end
$var wire 1 R AG $end
$var wire 1 S D $end
$var wire 1 T GATE $end
$var wire 1 U RESET $end
$var reg 1 V Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[7] $end
$scope module dlatch_inst $end
$var wire 1 W AD $end
$var wire 1 X AG $end
$var wire 1 Y D $end
$var wire 1 Z GATE $end
$var wire 1 [ RESET $end
$var reg 1 \ Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module sipo_inst $end
$var wire 1 ! CS $end
$var wire 1 " D $end
$var wire 1 # RESET_N $end
$var wire 1 $ SC $end
$var wire 16 ] dff_q [15:0] $end
$var reg 16 ^ Q [15:0] $end
$scope begin dff_inst[0] $end
$scope begin genblk2 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 " D $end
$var wire 1 _ RESET $end
$var reg 1 ` Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[1] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 a D $end
$var wire 1 b RESET $end
$var reg 1 c Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[2] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 d D $end
$var wire 1 e RESET $end
$var reg 1 f Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[3] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 g D $end
$var wire 1 h RESET $end
$var reg 1 i Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[4] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 j D $end
$var wire 1 k RESET $end
$var reg 1 l Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[5] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 m D $end
$var wire 1 n RESET $end
$var reg 1 o Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[6] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 p D $end
$var wire 1 q RESET $end
$var reg 1 r Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[7] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 s D $end
$var wire 1 t RESET $end
$var reg 1 u Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[8] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 v D $end
$var wire 1 w RESET $end
$var reg 1 x Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[9] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 y D $end
$var wire 1 z RESET $end
$var reg 1 { Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[10] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 | D $end
$var wire 1 } RESET $end
$var reg 1 ~ Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[11] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 !" D $end
$var wire 1 "" RESET $end
$var reg 1 #" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[12] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 $" D $end
$var wire 1 %" RESET $end
$var reg 1 &" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[13] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 '" D $end
$var wire 1 (" RESET $end
$var reg 1 )" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[14] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 *" D $end
$var wire 1 +" RESET $end
$var reg 1 ," Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[15] $end
$scope begin genblk3 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 -" D $end
$var wire 1 ." RESET $end
$var reg 1 /" Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/"
1."
0-"
0,"
1+"
0*"
0)"
1("
0'"
0&"
1%"
0$"
0#"
1""
0!"
0~
1}
0|
0{
1z
0y
0x
1w
0v
0u
1t
0s
0r
1q
0p
0o
1n
0m
0l
1k
0j
0i
1h
0g
0f
1e
0d
0c
1b
0a
0`
1_
bx ^
b0 ]
0\
1[
0Z
xY
1X
0W
0V
1U
0T
xS
1R
0Q
0P
1O
0N
xM
1L
0K
0J
1I
0H
xG
1F
0E
0D
1C
0B
xA
1@
0?
0>
1=
0<
x;
1:
09
08
17
06
x5
14
03
02
11
00
0/
1.
0-
b0 ,
bx0 +
b0 *
b0 )
b0 (
bx '
bx &
bx0 %
0$
0#
0"
1!
$end
#20000
x3
x9
x?
xE
xK
xQ
xW
0.
04
0:
0@
0F
0L
0R
0X
01
07
0=
0C
0I
0O
0U
0[
0_
0b
0e
0h
0k
0n
0q
0t
0w
0z
0}
0""
0%"
0("
0+"
0."
1#
#21000
03
09
0?
0E
0K
0Q
0W
05
0;
0A
0G
0M
0S
0Y
b0 %
b0 +
b0 *
b0 )
b0 '
08
0>
0D
0J
0P
0V
b0 (
b0 ,
0\
b0 &
b0 ^
1.
14
1:
1@
1F
1L
1R
1X
10
16
1<
1B
1H
1N
1T
1Z
1$
0!
#26000
0$
#31000
1$
#36000
0$
#41000
1"
1$
#46000
0$
#51000
0"
1a
b1 ]
1`
1$
#56000
0$
#61000
0a
1d
b1 &
b1 ^
0`
b10 ]
1c
1$
#66000
0$
#71000
1"
0d
1g
b10 &
b10 ^
0c
b100 ]
1f
1$
#76000
0$
#81000
1a
0g
1j
b100 &
b100 ^
1`
0f
b1001 ]
1i
1$
#86000
0$
#91000
0"
1d
0j
1m
b1001 &
b1001 ^
1c
0i
b10011 ]
1l
1$
#96000
0$
#101000
0a
1g
0m
1p
b10011 &
b10011 ^
0`
1f
0l
b100110 ]
1o
1$
#106000
0$
#111000
1"
0d
1j
0p
1s
b100110 &
b100110 ^
0c
1i
0o
b1001100 ]
1r
1$
#116000
0$
#121000
1a
0g
1m
0s
1v
b1001100 &
b1001100 ^
1`
0f
1l
0r
b10011001 ]
1u
1$
#126000
0$
#131000
1d
0j
1p
0v
1y
b10011001 &
b10011001 ^
1c
0i
1o
0u
b100110011 ]
1x
1$
#136000
0$
#141000
b10 )
b10 (
b10 ,
18
13
15
b10 %
b10 +
b1 '
1g
0m
1s
0y
1|
b100110011 &
b100110011 ^
1f
0l
1r
0x
b1001100111 ]
1{
1$
#146000
0$
#151000
b100 )
08
b100 (
b100 ,
1>
03
19
05
1;
b100 %
b100 +
b10 '
1j
0p
1v
0|
1!"
b1001100111 &
b1001100111 ^
1i
0o
1u
0{
b10011001111 ]
1~
1$
#156000
0$
#161000
b1000 )
0>
b1000 (
b1000 ,
1D
09
1?
0;
1A
b1000 %
b1000 +
b100 '
1m
0s
1y
0!"
1$"
b10011001111 &
b10011001111 ^
1l
0r
1x
0~
b100110011111 ]
1#"
1$
#166000
0$
#171000
b1 *
b10 )
18
0D
b10010 (
b10010 ,
1J
13
0?
1E
15
0A
1G
b10010 %
b10010 +
b1001 '
1p
0v
1|
0$"
1'"
b100110011111 &
b100110011111 ^
1o
0u
1{
0#"
b1001100111111 ]
1&"
1$
#176000
0$
#181000
b10 *
b110 )
1>
0J
b100110 (
b100110 ,
1P
19
0E
1K
1;
0G
1M
b100110 %
b100110 +
b10011 '
1s
0y
1!"
0'"
1*"
b1001100111111 &
b1001100111111 ^
1r
0x
1~
0&"
b10011001111111 ]
1)"
1$
#186000
0$
#191000
b100 *
b1100 )
08
1D
0P
b1001100 (
b1001100 ,
1V
03
1?
0K
1Q
05
1A
0M
1S
b1001100 %
b1001100 +
b100110 '
1v
0|
1$"
0*"
1-"
b10011001111111 &
b10011001111111 ^
1u
0{
1#"
0)"
b100110011111111 ]
1,"
1$
#196000
0$
#201000
1y
0!"
1'"
0-"
1x
0~
1&"
0,"
b1001100111111111 ]
1/"
0.
04
0:
0@
0F
0L
0R
0X
00
06
0<
0B
0H
0N
0T
0Z
1$
1!
#206000
0$
#211001
