//
// File created by:  irun
// Do not modify this file

s1::(05Dec2022:01:14:45):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s2::(05Dec2022:01:59:31):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s3::(05Dec2022:02:15:24):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s4::(05Dec2022:02:15:34):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s5::(05Dec2022:02:16:02):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s6::(05Dec2022:02:17:02):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s7::(05Dec2022:02:37:15):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s8::(05Dec2022:02:46:17):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s9::(05Dec2022:03:02:53):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s10::(05Dec2022:03:03:28):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s11::(05Dec2022:03:06:12):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s12::(05Dec2022:03:11:39):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s13::(05Dec2022:03:25:02):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s14::(05Dec2022:03:59:49):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s15::(05Dec2022:04:02:22):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s16::(05Dec2022:04:06:54):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s17::(05Dec2022:04:16:30):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s18::(05Dec2022:04:28:12):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s19::(05Dec2022:04:33:25):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
s20::(05Dec2022:04:34:35):( ncverilog +access+rw Adder.v ALU_Control.v ALU.v Control.v CPU.v Data_Memory.v Forwarding_Unit.v Hazard_Detection.v ImmGen.v Instruction_Memory.v MUX32_2.v MUX32.v PC.v RegEXMEM.v RegIDEX.v RegIFID.v Registers.v RegMEMWB.v testbench.v )
