* File: miniALU16.pex.netlist
* Created: Wed Nov 13 18:39:49 2019
* Program "Calibre xRC"
* Version "v2013.4_26.18"
* 
.global VDD VSS 
.include "miniALU16.pex.netlist.pex"
.subckt MINIALU16  COUT INPUT2[7] INPUT2[8] INPUT1[2] OUTPUT[2] OUTPUT[8]
+ INPUT2[2] INPUT1[1] INPUT1[13] INPUT1[8] INPUT1[7] INPUT2[13] OUTPUT[7]
+ OUTPUT[1] INPUT2[10] OUTPUT[13] INPUT2[1] INPUT1[10] OUTPUT[10] INPUT1[9]
+ INPUT2[4] OUTPUT[9] INPUT2[9] INPUT2[3] INPUT1[3] INPUT1[12] OUTPUT[3]
+ INPUT1[4] INPUT2[12] CONTROL[0] OUTPUT[4] INPUT1[11] CONTROL[1] INPUT2[0]
+ OUTPUT[12] INPUT2[5] OUTPUT[0] INPUT1[0] INPUT1[15] INPUT1[6] INPUT2[11]
+ INPUT2[6] INPUT1[14] OUTPUT[15] INPUT1[5] INPUT2[14] OUTPUT[14] OUTPUT[5]
+ OUTPUT[6] INPUT2[15] OUTPUT[11]
* 
* OUTPUT[11]	OUTPUT[11]
* INPUT2[15]	INPUT2[15]
* OUTPUT[6]	OUTPUT[6]
* OUTPUT[5]	OUTPUT[5]
* OUTPUT[14]	OUTPUT[14]
* INPUT2[14]	INPUT2[14]
* INPUT1[5]	INPUT1[5]
* OUTPUT[15]	OUTPUT[15]
* INPUT1[14]	INPUT1[14]
* INPUT2[6]	INPUT2[6]
* INPUT2[11]	INPUT2[11]
* INPUT1[6]	INPUT1[6]
* INPUT1[15]	INPUT1[15]
* INPUT1[0]	INPUT1[0]
* OUTPUT[0]	OUTPUT[0]
* INPUT2[5]	INPUT2[5]
* OUTPUT[12]	OUTPUT[12]
* INPUT2[0]	INPUT2[0]
* CONTROL[1]	CONTROL[1]
* INPUT1[11]	INPUT1[11]
* OUTPUT[4]	OUTPUT[4]
* CONTROL[0]	CONTROL[0]
* INPUT2[12]	INPUT2[12]
* INPUT1[4]	INPUT1[4]
* OUTPUT[3]	OUTPUT[3]
* INPUT1[12]	INPUT1[12]
* INPUT1[3]	INPUT1[3]
* INPUT2[3]	INPUT2[3]
* INPUT2[9]	INPUT2[9]
* OUTPUT[9]	OUTPUT[9]
* INPUT2[4]	INPUT2[4]
* INPUT1[9]	INPUT1[9]
* OUTPUT[10]	OUTPUT[10]
* INPUT1[10]	INPUT1[10]
* INPUT2[1]	INPUT2[1]
* OUTPUT[13]	OUTPUT[13]
* INPUT2[10]	INPUT2[10]
* OUTPUT[1]	OUTPUT[1]
* OUTPUT[7]	OUTPUT[7]
* INPUT2[13]	INPUT2[13]
* INPUT1[7]	INPUT1[7]
* INPUT1[8]	INPUT1[8]
* INPUT1[13]	INPUT1[13]
* INPUT1[1]	INPUT1[1]
* INPUT2[2]	INPUT2[2]
* OUTPUT[8]	OUTPUT[8]
* OUTPUT[2]	OUTPUT[2]
* INPUT1[2]	INPUT1[2]
* INPUT2[8]	INPUT2[8]
* INPUT2[7]	INPUT2[7]
* COUT	COUT
* VDD	VDD
* VSS	VSS
M0 N_VSS_M0_d N_CONTROL[0]_M0_g N_1_M0_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
M1 N_4_M1_d N_CONTROL[1]_M1_g N_VSS_M1_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
M2 N_5_M2_d N_CONTROL[1]_M2_g N_VSS_M0_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
M3 N_VSS_M3_d N_CONTROL[0]_M3_g N_4_M1_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
M4 N_VSS_M4_d N_1_M4_g N_5_M2_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
M5 6 N_45_M5_g N_VSS_M5_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=7.7e-07
M6 N_7_M6_d N_CONTROL[0]_M6_g 6 N_VSS_X30.M0_b NMOS L=1.4e-07 W=7.7e-07
M7 8 N_CONTROL[1]_M7_g N_7_M6_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=7.7e-07
M8 N_VSS_M8_d N_138_M8_g 8 N_VSS_X30.M0_b NMOS L=1.4e-07 W=7.7e-07
M9 N_COUT_M9_d N_7_M9_g N_VSS_M8_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
M10 10 N_137_M10_g N_VSS_M10_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
M11 11 N_CONTROL[1]_M11_g 10 N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
M12 N_12_M12_d N_CONTROL[0]_M12_g 11 N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
M13 13 N_149_M13_g N_12_M12_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=7.7e-07
M14 N_VSS_M14_d N_INPUT1[0]_M14_g 13 N_VSS_X30.M0_b NMOS L=1.4e-07 W=7.7e-07
M15 N_VDD_M15_d N_CONTROL[0]_M15_g N_1_M15_s N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=7.7e-07
M16 14 N_CONTROL[1]_M16_g N_4_M16_s N_VDD_X34.M1_b PMOS L=1.4e-07 W=1.19e-06
M17 15 N_CONTROL[1]_M17_g N_VDD_M15_d N_VDD_X44.M1_b PMOS L=1.4e-07 W=1.19e-06
M18 N_VDD_M18_d N_CONTROL[0]_M18_g 14 N_VDD_X34.M1_b PMOS L=1.4e-07 W=1.19e-06
M19 N_5_M19_d N_1_M19_g 15 N_VDD_X44.M1_b PMOS L=1.4e-07 W=1.19e-06
M20 N_16_M20_d N_45_M20_g N_VDD_M20_s N_VDD_X36.M1_b PMOS L=1.4e-07 W=1.19e-06
M21 N_7_M21_d N_CONTROL[1]_M21_g N_16_M20_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.19e-06
M22 N_16_M22_d N_138_M22_g N_7_M21_d N_VDD_X36.M1_b PMOS L=1.4e-07 W=1.19e-06
M23 N_VDD_M23_d N_CONTROL[0]_M23_g N_16_M22_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.19e-06
M24 N_COUT_M24_d N_7_M24_g N_VDD_M23_d N_VDD_X36.M1_b PMOS L=1.4e-07 W=7.7e-07
M25 N_17_M25_d N_137_M25_g N_VDD_M25_s N_VDD_X30.M1_b PMOS L=1.4e-07 W=1.19e-06
M26 N_VDD_M26_d N_CONTROL[1]_M26_g N_17_M25_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.19e-06
M27 N_17_M27_d N_CONTROL[0]_M27_g N_VDD_M26_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.19e-06
M28 N_12_M28_d N_149_M28_g N_17_M27_d N_VDD_X30.M1_b PMOS L=1.4e-07 W=1.19e-06
M29 N_17_M29_d N_INPUT1[0]_M29_g N_12_M28_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.19e-06
mX30.M0 N_29_X30.M0_d N_INPUT2[8]_X30.M0_g N_VSS_X30.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX30.M1 N_29_X30.M1_d N_INPUT2[8]_X30.M1_g N_VDD_X30.M1_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX31.M0 N_30_X31.M0_d N_INPUT2[2]_X31.M0_g N_VSS_X31.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX31.M1 N_30_X31.M1_d N_INPUT2[2]_X31.M1_g N_VDD_X31.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX32.M0 N_35_X32.M0_d N_INPUT1[8]_X32.M0_g N_VSS_X32.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX32.M1 N_35_X32.M1_d N_INPUT1[8]_X32.M1_g N_VDD_X32.M1_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX33.M0 N_36_X33.M0_d N_INPUT1[2]_X33.M0_g N_VSS_X33.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX33.M1 N_36_X33.M1_d N_INPUT1[2]_X33.M1_g N_VDD_X33.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX34.M0 N_41_X34.M0_d N_INPUT2[7]_X34.M0_g N_VSS_X34.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX34.M1 N_41_X34.M1_d N_INPUT2[7]_X34.M1_g N_VDD_X34.M1_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX35.M0 N_56_X35.M0_d N_INPUT2[13]_X35.M0_g N_VSS_X35.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX35.M1 N_56_X35.M1_d N_INPUT2[13]_X35.M1_g N_VDD_X35.M1_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX36.M0 N_59_X36.M0_d N_INPUT1[13]_X36.M0_g N_VSS_X36.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX36.M1 N_59_X36.M1_d N_INPUT1[13]_X36.M1_g N_VDD_X36.M1_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX37.M0 N_73_X37.M0_d N_INPUT2[10]_X37.M0_g N_VSS_X37.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX37.M1 N_73_X37.M1_d N_INPUT2[10]_X37.M1_g N_VDD_X37.M1_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX38.M0 N_68_X38.M0_d N_INPUT1[1]_X38.M0_g N_VSS_X38.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX38.M1 N_68_X38.M1_d N_INPUT1[1]_X38.M1_g N_VDD_X38.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX39.M0 N_88_X39.M0_d N_INPUT1[9]_X39.M0_g N_VSS_X39.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX39.M1 N_88_X39.M1_d N_INPUT1[9]_X39.M1_g N_VDD_X39.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX40.M0 N_104_X40.M0_d N_INPUT2[4]_X40.M0_g N_VSS_X40.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX40.M1 N_104_X40.M1_d N_INPUT2[4]_X40.M1_g N_VDD_X40.M1_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX41.M0 N_114_X41.M0_d N_INPUT2[3]_X41.M0_g N_VSS_X41.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX41.M1 N_114_X41.M1_d N_INPUT2[3]_X41.M1_g N_VDD_X41.M1_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX42.M0 N_125_X42.M0_d N_CONTROL[0]_X42.M0_g N_VSS_X42.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX42.M1 N_125_X42.M1_d N_CONTROL[0]_X42.M1_g N_VDD_X42.M1_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX43.M0 N_45_X43.M0_d N_CONTROL[1]_X43.M0_g N_VSS_X43.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX43.M1 N_45_X43.M1_d N_CONTROL[1]_X43.M1_g N_VDD_X43.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX44.M0 N_69_X44.M0_d N_CONTROL[1]_X44.M0_g N_VSS_X44.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX44.M1 N_69_X44.M1_d N_CONTROL[1]_X44.M1_g N_VDD_X44.M1_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX45.M0 N_133_X45.M0_d N_INPUT2[0]_X45.M0_g N_VSS_X45.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX45.M1 N_133_X45.M1_d N_INPUT2[0]_X45.M1_g N_VDD_X45.M1_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX46.M0 N_135_X46.M0_d N_INPUT2[12]_X46.M0_g N_VSS_X46.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX46.M1 N_135_X46.M1_d N_INPUT2[12]_X46.M1_g N_VDD_X46.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX47.M0 N_49_X47.M0_d N_154_X47.M0_g N_VSS_X47.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX47.M1 N_49_X47.M1_d N_154_X47.M1_g N_VDD_X47.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX48.M0 N_149_X48.M0_d N_131_X48.M0_g N_VSS_X48.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX48.M1 N_149_X48.M1_d N_131_X48.M1_g N_VDD_X48.M1_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX49.M0 N_155_X49.M0_d N_154_X49.M0_g N_VSS_X49.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX49.M1 N_155_X49.M1_d N_154_X49.M1_g N_VDD_X49.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX50.M0 N_163_X50.M0_d N_INPUT1[15]_X50.M0_g N_VSS_X50.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX50.M1 N_163_X50.M1_d N_INPUT1[15]_X50.M1_g N_VDD_X50.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX51.M0 N_176_X51.M0_d N_INPUT2[5]_X51.M0_g N_VSS_X51.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX51.M1 N_176_X51.M1_d N_INPUT2[5]_X51.M1_g N_VDD_X51.M1_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX52.M0 N_166_X52.M0_d N_INPUT2[15]_X52.M0_g N_VSS_X52.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX52.M1 N_166_X52.M1_d N_INPUT2[15]_X52.M1_g N_VDD_X52.M1_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX53.M0 N_179_X53.M0_d N_INPUT2[14]_X53.M0_g N_VSS_X53.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX53.M1 N_179_X53.M1_d N_INPUT2[14]_X53.M1_g N_VDD_X53.M1_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX54.M0 N_184_X54.M0_d N_INPUT1[6]_X54.M0_g N_VSS_X54.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX54.M1 N_184_X54.M1_d N_INPUT1[6]_X54.M1_g N_VDD_X54.M1_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX55.M0 N_190_X55.M0_d N_INPUT1[11]_X55.M0_g N_VSS_X55.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX55.M1 N_190_X55.M1_d N_INPUT1[11]_X55.M1_g N_VDD_X55.M1_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX56.M0 X56.7 N_INPUT1[7]_X56.M0_g N_X56.6_X56.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX56.M1 N_VSS_X56.M1_d N_31_X56.M1_g X56.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX56.M2 N_33_X56.M2_d N_31_X56.M2_g N_X56.8_X56.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX56.M3 N_X56.8_X56.M3_d N_INPUT1[7]_X56.M3_g N_33_X56.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX56.M4 N_VSS_X56.M4_d N_X56.6_X56.M4_g N_X56.8_X56.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX56.M5 N_X56.6_X56.M5_d N_INPUT1[7]_X56.M5_g N_VDD_X56.M5_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX56.M6 N_VDD_X56.M6_d N_31_X56.M6_g N_X56.6_X56.M5_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX56.M7 X56.9 N_INPUT1[7]_X56.M7_g N_VDD_X56.M6_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX56.M8 N_33_X56.M8_d N_31_X56.M8_g X56.9 N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX56.M9 N_VDD_X56.M9_d N_X56.6_X56.M9_g N_33_X56.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX57.M0 X57.7 N_28_X57.M0_g N_X57.6_X57.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX57.M1 N_VSS_X57.M1_d N_INPUT2[7]_X57.M1_g X57.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX57.M2 N_31_X57.M2_d N_INPUT2[7]_X57.M2_g N_X57.8_X57.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX57.M3 N_X57.8_X57.M3_d N_28_X57.M3_g N_31_X57.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX57.M4 N_VSS_X57.M4_d N_X57.6_X57.M4_g N_X57.8_X57.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX57.M5 N_X57.6_X57.M5_d N_28_X57.M5_g N_VDD_X57.M5_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX57.M6 N_VDD_X57.M6_d N_INPUT2[7]_X57.M6_g N_X57.6_X57.M5_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX57.M7 X57.9 N_28_X57.M7_g N_VDD_X57.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX57.M8 N_31_X57.M8_d N_INPUT2[7]_X57.M8_g X57.9 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX57.M9 N_VDD_X57.M9_d N_X57.6_X57.M9_g N_31_X57.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX58.M0 X58.7 N_28_X58.M0_g N_X58.6_X58.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX58.M1 N_VSS_X58.M1_d N_INPUT2[8]_X58.M1_g X58.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX58.M2 N_40_X58.M2_d N_INPUT2[8]_X58.M2_g N_X58.8_X58.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX58.M3 N_X58.8_X58.M3_d N_28_X58.M3_g N_40_X58.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX58.M4 N_VSS_X58.M4_d N_X58.6_X58.M4_g N_X58.8_X58.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX58.M5 N_X58.6_X58.M5_d N_28_X58.M5_g N_VDD_X58.M5_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX58.M6 N_VDD_X58.M6_d N_INPUT2[8]_X58.M6_g N_X58.6_X58.M5_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX58.M7 X58.9 N_28_X58.M7_g N_VDD_X58.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX58.M8 N_40_X58.M8_d N_INPUT2[8]_X58.M8_g X58.9 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX58.M9 N_VDD_X58.M9_d N_X58.6_X58.M9_g N_40_X58.M8_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX59.M0 X59.7 N_INPUT1[2]_X59.M0_g N_X59.6_X59.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX59.M1 N_VSS_X59.M1_d N_32_X59.M1_g X59.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX59.M2 N_34_X59.M2_d N_32_X59.M2_g N_X59.8_X59.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX59.M3 N_X59.8_X59.M3_d N_INPUT1[2]_X59.M3_g N_34_X59.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX59.M4 N_VSS_X59.M4_d N_X59.6_X59.M4_g N_X59.8_X59.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX59.M5 N_X59.6_X59.M5_d N_INPUT1[2]_X59.M5_g N_VDD_X59.M5_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX59.M6 N_VDD_X59.M6_d N_32_X59.M6_g N_X59.6_X59.M5_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX59.M7 X59.9 N_INPUT1[2]_X59.M7_g N_VDD_X59.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX59.M8 N_34_X59.M8_d N_32_X59.M8_g X59.9 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX59.M9 N_VDD_X59.M9_d N_X59.6_X59.M9_g N_34_X59.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX60.M0 X60.7 N_28_X60.M0_g N_X60.6_X60.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX60.M1 N_VSS_X60.M1_d N_INPUT2[13]_X60.M1_g X60.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX60.M2 N_53_X60.M2_d N_INPUT2[13]_X60.M2_g N_X60.8_X60.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX60.M3 N_X60.8_X60.M3_d N_28_X60.M3_g N_53_X60.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX60.M4 N_VSS_X60.M4_d N_X60.6_X60.M4_g N_X60.8_X60.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX60.M5 N_X60.6_X60.M5_d N_28_X60.M5_g N_VDD_X60.M5_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX60.M6 N_VDD_X60.M6_d N_INPUT2[13]_X60.M6_g N_X60.6_X60.M5_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX60.M7 X60.9 N_28_X60.M7_g N_VDD_X60.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX60.M8 N_53_X60.M8_d N_INPUT2[13]_X60.M8_g X60.9 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX60.M9 N_VDD_X60.M9_d N_X60.6_X60.M9_g N_53_X60.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX61.M0 X61.7 N_INPUT1[8]_X61.M0_g N_X61.6_X61.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX61.M1 N_VSS_X61.M1_d N_40_X61.M1_g X61.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX61.M2 N_63_X61.M2_d N_40_X61.M2_g N_X61.8_X61.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX61.M3 N_X61.8_X61.M3_d N_INPUT1[8]_X61.M3_g N_63_X61.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX61.M4 N_VSS_X61.M4_d N_X61.6_X61.M4_g N_X61.8_X61.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX61.M5 N_X61.6_X61.M5_d N_INPUT1[8]_X61.M5_g N_VDD_X61.M5_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX61.M6 N_VDD_X61.M6_d N_40_X61.M6_g N_X61.6_X61.M5_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX61.M7 X61.9 N_INPUT1[8]_X61.M7_g N_VDD_X61.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX61.M8 N_63_X61.M8_d N_40_X61.M8_g X61.9 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX61.M9 N_VDD_X61.M9_d N_X61.6_X61.M9_g N_63_X61.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX62.M0 X62.7 N_28_X62.M0_g N_X62.6_X62.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX62.M1 N_VSS_X62.M1_d N_INPUT2[10]_X62.M1_g X62.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX62.M2 N_64_X62.M2_d N_INPUT2[10]_X62.M2_g N_X62.8_X62.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX62.M3 N_X62.8_X62.M3_d N_28_X62.M3_g N_64_X62.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX62.M4 N_VSS_X62.M4_d N_X62.6_X62.M4_g N_X62.8_X62.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX62.M5 N_X62.6_X62.M5_d N_28_X62.M5_g N_VDD_X62.M5_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX62.M6 N_VDD_X62.M6_d N_INPUT2[10]_X62.M6_g N_X62.6_X62.M5_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX62.M7 X62.9 N_28_X62.M7_g N_VDD_X62.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX62.M8 N_64_X62.M8_d N_INPUT2[10]_X62.M8_g X62.9 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX62.M9 N_VDD_X62.M9_d N_X62.6_X62.M9_g N_64_X62.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX63.M0 X63.7 N_70_X63.M0_g N_X63.6_X63.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX63.M1 N_VSS_X63.M1_d N_INPUT2[2]_X63.M1_g X63.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX63.M2 N_32_X63.M2_d N_INPUT2[2]_X63.M2_g N_X63.8_X63.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX63.M3 N_X63.8_X63.M3_d N_70_X63.M3_g N_32_X63.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX63.M4 N_VSS_X63.M4_d N_X63.6_X63.M4_g N_X63.8_X63.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX63.M5 N_X63.6_X63.M5_d N_70_X63.M5_g N_VDD_X63.M5_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX63.M6 N_VDD_X63.M6_d N_INPUT2[2]_X63.M6_g N_X63.6_X63.M5_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX63.M7 X63.9 N_70_X63.M7_g N_VDD_X63.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX63.M8 N_32_X63.M8_d N_INPUT2[2]_X63.M8_g X63.9 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX63.M9 N_VDD_X63.M9_d N_X63.6_X63.M9_g N_32_X63.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX64.M0 X64.7 N_INPUT1[10]_X64.M0_g N_X64.6_X64.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX64.M1 N_VSS_X64.M1_d N_64_X64.M1_g X64.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX64.M2 N_71_X64.M2_d N_64_X64.M2_g N_X64.8_X64.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX64.M3 N_X64.8_X64.M3_d N_INPUT1[10]_X64.M3_g N_71_X64.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX64.M4 N_VSS_X64.M4_d N_X64.6_X64.M4_g N_X64.8_X64.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX64.M5 N_X64.6_X64.M5_d N_INPUT1[10]_X64.M5_g N_VDD_X64.M5_s N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX64.M6 N_VDD_X64.M6_d N_64_X64.M6_g N_X64.6_X64.M5_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX64.M7 X64.9 N_INPUT1[10]_X64.M7_g N_VDD_X64.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX64.M8 N_71_X64.M8_d N_64_X64.M8_g X64.9 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX64.M9 N_VDD_X64.M9_d N_X64.6_X64.M9_g N_71_X64.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX65.M0 X65.7 N_70_X65.M0_g N_X65.6_X65.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX65.M1 N_VSS_X65.M1_d N_INPUT2[1]_X65.M1_g X65.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX65.M2 N_76_X65.M2_d N_INPUT2[1]_X65.M2_g N_X65.8_X65.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX65.M3 N_X65.8_X65.M3_d N_70_X65.M3_g N_76_X65.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX65.M4 N_VSS_X65.M4_d N_X65.6_X65.M4_g N_X65.8_X65.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX65.M5 N_X65.6_X65.M5_d N_70_X65.M5_g N_VDD_X65.M5_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX65.M6 N_VDD_X65.M6_d N_INPUT2[1]_X65.M6_g N_X65.6_X65.M5_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX65.M7 X65.9 N_70_X65.M7_g N_VDD_X65.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX65.M8 N_76_X65.M8_d N_INPUT2[1]_X65.M8_g X65.9 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX65.M9 N_VDD_X65.M9_d N_X65.6_X65.M9_g N_76_X65.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX66.M0 X66.7 N_INPUT1[13]_X66.M0_g N_X66.6_X66.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX66.M1 N_VSS_X66.M1_d N_53_X66.M1_g X66.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX66.M2 N_78_X66.M2_d N_53_X66.M2_g N_X66.8_X66.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX66.M3 N_X66.8_X66.M3_d N_INPUT1[13]_X66.M3_g N_78_X66.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX66.M4 N_VSS_X66.M4_d N_X66.6_X66.M4_g N_X66.8_X66.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX66.M5 N_X66.6_X66.M5_d N_INPUT1[13]_X66.M5_g N_VDD_X66.M5_s N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX66.M6 N_VDD_X66.M6_d N_53_X66.M6_g N_X66.6_X66.M5_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX66.M7 X66.9 N_INPUT1[13]_X66.M7_g N_VDD_X66.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX66.M8 N_78_X66.M8_d N_53_X66.M8_g X66.9 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX66.M9 N_VDD_X66.M9_d N_X66.6_X66.M9_g N_78_X66.M8_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX67.M0 X67.7 N_INPUT1[1]_X67.M0_g N_X67.6_X67.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX67.M1 N_VSS_X67.M1_d N_76_X67.M1_g X67.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX67.M2 N_86_X67.M2_d N_76_X67.M2_g N_X67.8_X67.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX67.M3 N_X67.8_X67.M3_d N_INPUT1[1]_X67.M3_g N_86_X67.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX67.M4 N_VSS_X67.M4_d N_X67.6_X67.M4_g N_X67.8_X67.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX67.M5 N_X67.6_X67.M5_d N_INPUT1[1]_X67.M5_g N_VDD_X67.M5_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX67.M6 N_VDD_X67.M6_d N_76_X67.M6_g N_X67.6_X67.M5_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX67.M7 X67.9 N_INPUT1[1]_X67.M7_g N_VDD_X67.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX67.M8 N_86_X67.M8_d N_76_X67.M8_g X67.9 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX67.M9 N_VDD_X67.M9_d N_X67.6_X67.M9_g N_86_X67.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX68.M0 X68.7 N_70_X68.M0_g N_X68.6_X68.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX68.M1 N_VSS_X68.M1_d N_INPUT2[4]_X68.M1_g X68.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX68.M2 N_102_X68.M2_d N_INPUT2[4]_X68.M2_g N_X68.8_X68.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX68.M3 N_X68.8_X68.M3_d N_70_X68.M3_g N_102_X68.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX68.M4 N_VSS_X68.M4_d N_X68.6_X68.M4_g N_X68.8_X68.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX68.M5 N_X68.6_X68.M5_d N_70_X68.M5_g N_VDD_X68.M5_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX68.M6 N_VDD_X68.M6_d N_INPUT2[4]_X68.M6_g N_X68.6_X68.M5_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX68.M7 X68.9 N_70_X68.M7_g N_VDD_X68.M6_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX68.M8 N_102_X68.M8_d N_INPUT2[4]_X68.M8_g X68.9 N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX68.M9 N_VDD_X68.M9_d N_X68.6_X68.M9_g N_102_X68.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX69.M0 X69.7 N_70_X69.M0_g N_X69.6_X69.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX69.M1 N_VSS_X69.M1_d N_INPUT2[3]_X69.M1_g X69.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX69.M2 N_99_X69.M2_d N_INPUT2[3]_X69.M2_g N_X69.8_X69.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX69.M3 N_X69.8_X69.M3_d N_70_X69.M3_g N_99_X69.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX69.M4 N_VSS_X69.M4_d N_X69.6_X69.M4_g N_X69.8_X69.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX69.M5 N_X69.6_X69.M5_d N_70_X69.M5_g N_VDD_X69.M5_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX69.M6 N_VDD_X69.M6_d N_INPUT2[3]_X69.M6_g N_X69.6_X69.M5_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX69.M7 X69.9 N_70_X69.M7_g N_VDD_X69.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX69.M8 N_99_X69.M8_d N_INPUT2[3]_X69.M8_g X69.9 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX69.M9 N_VDD_X69.M9_d N_X69.6_X69.M9_g N_99_X69.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX70.M0 X70.7 N_INPUT1[9]_X70.M0_g N_X70.6_X70.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX70.M1 N_VSS_X70.M1_d N_98_X70.M1_g X70.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX70.M2 N_87_X70.M2_d N_98_X70.M2_g N_X70.8_X70.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX70.M3 N_X70.8_X70.M3_d N_INPUT1[9]_X70.M3_g N_87_X70.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX70.M4 N_VSS_X70.M4_d N_X70.6_X70.M4_g N_X70.8_X70.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX70.M5 N_X70.6_X70.M5_d N_INPUT1[9]_X70.M5_g N_VDD_X70.M5_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX70.M6 N_VDD_X70.M6_d N_98_X70.M6_g N_X70.6_X70.M5_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX70.M7 X70.9 N_INPUT1[9]_X70.M7_g N_VDD_X70.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX70.M8 N_87_X70.M8_d N_98_X70.M8_g X70.9 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX70.M9 N_VDD_X70.M9_d N_X70.6_X70.M9_g N_87_X70.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX71.M0 X71.7 N_INPUT1[3]_X71.M0_g N_X71.6_X71.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX71.M1 N_VSS_X71.M1_d N_99_X71.M1_g X71.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX71.M2 N_92_X71.M2_d N_99_X71.M2_g N_X71.8_X71.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX71.M3 N_X71.8_X71.M3_d N_INPUT1[3]_X71.M3_g N_92_X71.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX71.M4 N_VSS_X71.M4_d N_X71.6_X71.M4_g N_X71.8_X71.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX71.M5 N_X71.6_X71.M5_d N_INPUT1[3]_X71.M5_g N_VDD_X71.M5_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX71.M6 N_VDD_X71.M6_d N_99_X71.M6_g N_X71.6_X71.M5_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX71.M7 X71.9 N_INPUT1[3]_X71.M7_g N_VDD_X71.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX71.M8 N_92_X71.M8_d N_99_X71.M8_g X71.9 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX71.M9 N_VDD_X71.M9_d N_X71.6_X71.M9_g N_92_X71.M8_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX72.M0 X72.7 N_28_X72.M0_g N_X72.6_X72.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX72.M1 N_VSS_X72.M1_d N_INPUT2[9]_X72.M1_g X72.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX72.M2 N_98_X72.M2_d N_INPUT2[9]_X72.M2_g N_X72.8_X72.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX72.M3 N_X72.8_X72.M3_d N_28_X72.M3_g N_98_X72.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX72.M4 N_VSS_X72.M4_d N_X72.6_X72.M4_g N_X72.8_X72.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX72.M5 N_X72.6_X72.M5_d N_28_X72.M5_g N_VDD_X72.M5_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX72.M6 N_VDD_X72.M6_d N_INPUT2[9]_X72.M6_g N_X72.6_X72.M5_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX72.M7 X72.9 N_28_X72.M7_g N_VDD_X72.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX72.M8 N_98_X72.M8_d N_INPUT2[9]_X72.M8_g X72.9 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX72.M9 N_VDD_X72.M9_d N_X72.6_X72.M9_g N_98_X72.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX73.M0 X73.7 N_INPUT1[12]_X73.M0_g N_X73.6_X73.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX73.M1 N_VSS_X73.M1_d N_108_X73.M1_g X73.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX73.M2 N_103_X73.M2_d N_108_X73.M2_g N_X73.8_X73.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX73.M3 N_X73.8_X73.M3_d N_INPUT1[12]_X73.M3_g N_103_X73.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX73.M4 N_VSS_X73.M4_d N_X73.6_X73.M4_g N_X73.8_X73.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX73.M5 N_X73.6_X73.M5_d N_INPUT1[12]_X73.M5_g N_VDD_X73.M5_s N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX73.M6 N_VDD_X73.M6_d N_108_X73.M6_g N_X73.6_X73.M5_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX73.M7 X73.9 N_INPUT1[12]_X73.M7_g N_VDD_X73.M6_d N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX73.M8 N_103_X73.M8_d N_108_X73.M8_g X73.9 N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX73.M9 N_VDD_X73.M9_d N_X73.6_X73.M9_g N_103_X73.M8_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX74.M0 X74.7 N_INPUT1[4]_X74.M0_g N_X74.6_X74.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX74.M1 N_VSS_X74.M1_d N_102_X74.M1_g X74.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX74.M2 N_109_X74.M2_d N_102_X74.M2_g N_X74.8_X74.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX74.M3 N_X74.8_X74.M3_d N_INPUT1[4]_X74.M3_g N_109_X74.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX74.M4 N_VSS_X74.M4_d N_X74.6_X74.M4_g N_X74.8_X74.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX74.M5 N_X74.6_X74.M5_d N_INPUT1[4]_X74.M5_g N_VDD_X74.M5_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX74.M6 N_VDD_X74.M6_d N_102_X74.M6_g N_X74.6_X74.M5_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX74.M7 X74.9 N_INPUT1[4]_X74.M7_g N_VDD_X74.M6_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX74.M8 N_109_X74.M8_d N_102_X74.M8_g X74.9 N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX74.M9 N_VDD_X74.M9_d N_X74.6_X74.M9_g N_109_X74.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX75.M0 X75.7 N_28_X75.M0_g N_X75.6_X75.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX75.M1 N_VSS_X75.M1_d N_INPUT2[12]_X75.M1_g X75.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX75.M2 N_108_X75.M2_d N_INPUT2[12]_X75.M2_g N_X75.8_X75.M2_s N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX75.M3 N_X75.8_X75.M3_d N_28_X75.M3_g N_108_X75.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX75.M4 N_VSS_X75.M4_d N_X75.6_X75.M4_g N_X75.8_X75.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX75.M5 N_X75.6_X75.M5_d N_28_X75.M5_g N_VDD_X75.M5_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX75.M6 N_VDD_X75.M6_d N_INPUT2[12]_X75.M6_g N_X75.6_X75.M5_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX75.M7 X75.9 N_28_X75.M7_g N_VDD_X75.M6_d N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX75.M8 N_108_X75.M8_d N_INPUT2[12]_X75.M8_g X75.9 N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX75.M9 N_VDD_X75.M9_d N_X75.6_X75.M9_g N_108_X75.M8_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX76.M0 X76.7 N_INPUT1[11]_X76.M0_g N_X76.6_X76.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX76.M1 N_VSS_X76.M1_d N_113_X76.M1_g X76.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX76.M2 N_112_X76.M2_d N_113_X76.M2_g N_X76.8_X76.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX76.M3 N_X76.8_X76.M3_d N_INPUT1[11]_X76.M3_g N_112_X76.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX76.M4 N_VSS_X76.M4_d N_X76.6_X76.M4_g N_X76.8_X76.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX76.M5 N_X76.6_X76.M5_d N_INPUT1[11]_X76.M5_g N_VDD_X76.M5_s N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX76.M6 N_VDD_X76.M6_d N_113_X76.M6_g N_X76.6_X76.M5_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX76.M7 X76.9 N_INPUT1[11]_X76.M7_g N_VDD_X76.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX76.M8 N_112_X76.M8_d N_113_X76.M8_g X76.9 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX76.M9 N_VDD_X76.M9_d N_X76.6_X76.M9_g N_112_X76.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX77.M0 X77.7 N_70_X77.M0_g N_X77.6_X77.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX77.M1 N_VSS_X77.M1_d N_INPUT2[0]_X77.M1_g X77.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX77.M2 N_131_X77.M2_d N_INPUT2[0]_X77.M2_g N_X77.8_X77.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX77.M3 N_X77.8_X77.M3_d N_70_X77.M3_g N_131_X77.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX77.M4 N_VSS_X77.M4_d N_X77.6_X77.M4_g N_X77.8_X77.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX77.M5 N_X77.6_X77.M5_d N_70_X77.M5_g N_VDD_X77.M5_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX77.M6 N_VDD_X77.M6_d N_INPUT2[0]_X77.M6_g N_X77.6_X77.M5_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX77.M7 X77.9 N_70_X77.M7_g N_VDD_X77.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX77.M8 N_131_X77.M8_d N_INPUT2[0]_X77.M8_g X77.9 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX77.M9 N_VDD_X77.M9_d N_X77.6_X77.M9_g N_131_X77.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX78.M0 X78.7 N_70_X78.M0_g N_X78.6_X78.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX78.M1 N_VSS_X78.M1_d N_INPUT2[5]_X78.M1_g X78.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX78.M2 N_146_X78.M2_d N_INPUT2[5]_X78.M2_g N_X78.8_X78.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX78.M3 N_X78.8_X78.M3_d N_70_X78.M3_g N_146_X78.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX78.M4 N_VSS_X78.M4_d N_X78.6_X78.M4_g N_X78.8_X78.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX78.M5 N_X78.6_X78.M5_d N_70_X78.M5_g N_VDD_X78.M5_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX78.M6 N_VDD_X78.M6_d N_INPUT2[5]_X78.M6_g N_X78.6_X78.M5_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX78.M7 X78.9 N_70_X78.M7_g N_VDD_X78.M6_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX78.M8 N_146_X78.M8_d N_INPUT2[5]_X78.M8_g X78.9 N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX78.M9 N_VDD_X78.M9_d N_X78.6_X78.M9_g N_146_X78.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX79.M0 X79.7 N_28_X79.M0_g N_X79.6_X79.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX79.M1 N_VSS_X79.M1_d N_148_X79.M1_g X79.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX79.M2 N_138_X79.M2_d N_148_X79.M2_g N_X79.8_X79.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX79.M3 N_X79.8_X79.M3_d N_28_X79.M3_g N_138_X79.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX79.M4 N_VSS_X79.M4_d N_X79.6_X79.M4_g N_X79.8_X79.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX79.M5 N_X79.6_X79.M5_d N_28_X79.M5_g N_VDD_X79.M5_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX79.M6 N_VDD_X79.M6_d N_148_X79.M6_g N_X79.6_X79.M5_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX79.M7 X79.9 N_28_X79.M7_g N_VDD_X79.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX79.M8 N_138_X79.M8_d N_148_X79.M8_g X79.9 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX79.M9 N_VDD_X79.M9_d N_X79.6_X79.M9_g N_138_X79.M8_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX80.M0 X80.7 N_INPUT1[6]_X80.M0_g N_X80.6_X80.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX80.M1 N_VSS_X80.M1_d N_144_X80.M1_g X80.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX80.M2 N_142_X80.M2_d N_144_X80.M2_g N_X80.8_X80.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX80.M3 N_X80.8_X80.M3_d N_INPUT1[6]_X80.M3_g N_142_X80.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX80.M4 N_VSS_X80.M4_d N_X80.6_X80.M4_g N_X80.8_X80.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX80.M5 N_X80.6_X80.M5_d N_INPUT1[6]_X80.M5_g N_VDD_X80.M5_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX80.M6 N_VDD_X80.M6_d N_144_X80.M6_g N_X80.6_X80.M5_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX80.M7 X80.9 N_INPUT1[6]_X80.M7_g N_VDD_X80.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX80.M8 N_142_X80.M8_d N_144_X80.M8_g X80.9 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX80.M9 N_VDD_X80.M9_d N_X80.6_X80.M9_g N_142_X80.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX81.M0 X81.7 N_INPUT1[0]_X81.M0_g N_X81.6_X81.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX81.M1 N_VSS_X81.M1_d N_131_X81.M1_g X81.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX81.M2 N_137_X81.M2_d N_131_X81.M2_g N_X81.8_X81.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX81.M3 N_X81.8_X81.M3_d N_INPUT1[0]_X81.M3_g N_137_X81.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX81.M4 N_VSS_X81.M4_d N_X81.6_X81.M4_g N_X81.8_X81.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX81.M5 N_X81.6_X81.M5_d N_INPUT1[0]_X81.M5_g N_VDD_X81.M5_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX81.M6 N_VDD_X81.M6_d N_131_X81.M6_g N_X81.6_X81.M5_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX81.M7 X81.9 N_INPUT1[0]_X81.M7_g N_VDD_X81.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX81.M8 N_137_X81.M8_d N_131_X81.M8_g X81.9 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX81.M9 N_VDD_X81.M9_d N_X81.6_X81.M9_g N_137_X81.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX82.M0 X82.7 N_INPUT1[14]_X82.M0_g N_X82.6_X82.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX82.M1 N_VSS_X82.M1_d N_162_X82.M1_g X82.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX82.M2 N_156_X82.M2_d N_162_X82.M2_g N_X82.8_X82.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX82.M3 N_X82.8_X82.M3_d N_INPUT1[14]_X82.M3_g N_156_X82.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX82.M4 N_VSS_X82.M4_d N_X82.6_X82.M4_g N_X82.8_X82.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX82.M5 N_X82.6_X82.M5_d N_INPUT1[14]_X82.M5_g N_VDD_X82.M5_s N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX82.M6 N_VDD_X82.M6_d N_162_X82.M6_g N_X82.6_X82.M5_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX82.M7 X82.9 N_INPUT1[14]_X82.M7_g N_VDD_X82.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX82.M8 N_156_X82.M8_d N_162_X82.M8_g X82.9 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX82.M9 N_VDD_X82.M9_d N_X82.6_X82.M9_g N_156_X82.M8_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX83.M0 X83.7 N_28_X83.M0_g N_X83.6_X83.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX83.M1 N_VSS_X83.M1_d N_INPUT2[11]_X83.M1_g X83.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX83.M2 N_113_X83.M2_d N_INPUT2[11]_X83.M2_g N_X83.8_X83.M2_s N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX83.M3 N_X83.8_X83.M3_d N_28_X83.M3_g N_113_X83.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX83.M4 N_VSS_X83.M4_d N_X83.6_X83.M4_g N_X83.8_X83.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX83.M5 N_X83.6_X83.M5_d N_28_X83.M5_g N_VDD_X83.M5_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX83.M6 N_VDD_X83.M6_d N_INPUT2[11]_X83.M6_g N_X83.6_X83.M5_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX83.M7 X83.9 N_28_X83.M7_g N_VDD_X83.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX83.M8 N_113_X83.M8_d N_INPUT2[11]_X83.M8_g X83.9 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX83.M9 N_VDD_X83.M9_d N_X83.6_X83.M9_g N_113_X83.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX84.M0 X84.7 N_28_X84.M0_g N_X84.6_X84.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX84.M1 N_VSS_X84.M1_d N_INPUT2[6]_X84.M1_g X84.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX84.M2 N_144_X84.M2_d N_INPUT2[6]_X84.M2_g N_X84.8_X84.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX84.M3 N_X84.8_X84.M3_d N_28_X84.M3_g N_144_X84.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX84.M4 N_VSS_X84.M4_d N_X84.6_X84.M4_g N_X84.8_X84.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX84.M5 N_X84.6_X84.M5_d N_28_X84.M5_g N_VDD_X84.M5_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX84.M6 N_VDD_X84.M6_d N_INPUT2[6]_X84.M6_g N_X84.6_X84.M5_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX84.M7 X84.9 N_28_X84.M7_g N_VDD_X84.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX84.M8 N_144_X84.M8_d N_INPUT2[6]_X84.M8_g X84.9 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX84.M9 N_VDD_X84.M9_d N_X84.6_X84.M9_g N_144_X84.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX85.M0 X85.7 N_INPUT1[5]_X85.M0_g N_X85.6_X85.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX85.M1 N_VSS_X85.M1_d N_146_X85.M1_g X85.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX85.M2 N_153_X85.M2_d N_146_X85.M2_g N_X85.8_X85.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX85.M3 N_X85.8_X85.M3_d N_INPUT1[5]_X85.M3_g N_153_X85.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX85.M4 N_VSS_X85.M4_d N_X85.6_X85.M4_g N_X85.8_X85.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX85.M5 N_X85.6_X85.M5_d N_INPUT1[5]_X85.M5_g N_VDD_X85.M5_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX85.M6 N_VDD_X85.M6_d N_146_X85.M6_g N_X85.6_X85.M5_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX85.M7 X85.9 N_INPUT1[5]_X85.M7_g N_VDD_X85.M6_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX85.M8 N_153_X85.M8_d N_146_X85.M8_g X85.9 N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX85.M9 N_VDD_X85.M9_d N_X85.6_X85.M9_g N_153_X85.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX86.M0 X86.7 N_28_X86.M0_g N_X86.6_X86.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX86.M1 N_VSS_X86.M1_d N_INPUT2[14]_X86.M1_g X86.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX86.M2 N_162_X86.M2_d N_INPUT2[14]_X86.M2_g N_X86.8_X86.M2_s N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX86.M3 N_X86.8_X86.M3_d N_28_X86.M3_g N_162_X86.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX86.M4 N_VSS_X86.M4_d N_X86.6_X86.M4_g N_X86.8_X86.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX86.M5 N_X86.6_X86.M5_d N_28_X86.M5_g N_VDD_X86.M5_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX86.M6 N_VDD_X86.M6_d N_INPUT2[14]_X86.M6_g N_X86.6_X86.M5_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX86.M7 X86.9 N_28_X86.M7_g N_VDD_X86.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX86.M8 N_162_X86.M8_d N_INPUT2[14]_X86.M8_g X86.9 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX86.M9 N_VDD_X86.M9_d N_X86.6_X86.M9_g N_162_X86.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX87.M0 X87.7 N_28_X87.M0_g N_X87.6_X87.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX87.M1 N_VSS_X87.M1_d N_INPUT2[15]_X87.M1_g X87.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX87.M2 N_173_X87.M2_d N_INPUT2[15]_X87.M2_g N_X87.8_X87.M2_s N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX87.M3 N_X87.8_X87.M3_d N_28_X87.M3_g N_173_X87.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX87.M4 N_VSS_X87.M4_d N_X87.6_X87.M4_g N_X87.8_X87.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX87.M5 N_X87.6_X87.M5_d N_28_X87.M5_g N_VDD_X87.M5_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX87.M6 N_VDD_X87.M6_d N_INPUT2[15]_X87.M6_g N_X87.6_X87.M5_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX87.M7 X87.9 N_28_X87.M7_g N_VDD_X87.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX87.M8 N_173_X87.M8_d N_INPUT2[15]_X87.M8_g X87.9 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX87.M9 N_VDD_X87.M9_d N_X87.6_X87.M9_g N_173_X87.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX88.M0 X88.7 N_INPUT1[15]_X88.M0_g N_X88.6_X88.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX88.M1 N_VSS_X88.M1_d N_173_X88.M1_g X88.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX88.M2 N_177_X88.M2_d N_173_X88.M2_g N_X88.8_X88.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX88.M3 N_X88.8_X88.M3_d N_INPUT1[15]_X88.M3_g N_177_X88.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX88.M4 N_VSS_X88.M4_d N_X88.6_X88.M4_g N_X88.8_X88.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX88.M5 N_X88.6_X88.M5_d N_INPUT1[15]_X88.M5_g N_VDD_X88.M5_s N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX88.M6 N_VDD_X88.M6_d N_173_X88.M6_g N_X88.6_X88.M5_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX88.M7 X88.9 N_INPUT1[15]_X88.M7_g N_VDD_X88.M6_d N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX88.M8 N_177_X88.M8_d N_173_X88.M8_g X88.9 N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX88.M9 N_VDD_X88.M9_d N_X88.6_X88.M9_g N_177_X88.M8_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX89.M0 N_OUTPUT[8]_X89.M0_d N_45_X89.M0_g N_X89.10_X89.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX89.M1 N_X89.10_X89.M1_d N_44_X89.M1_g N_OUTPUT[8]_X89.M0_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX89.M2 N_X89.10_X89.M2_d N_42_X89.M2_g N_X89.11_X89.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX89.M3 N_X89.11_X89.M3_d N_29_X89.M3_g N_X89.10_X89.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX89.M4 N_VSS_X89.M4_d N_35_X89.M4_g N_X89.11_X89.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX89.M5 N_X89.11_X89.M5_d N_37_X89.M5_g N_VSS_X89.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX89.M6 X89.12 N_45_X89.M6_g N_VDD_X89.M6_s N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX89.M7 N_OUTPUT[8]_X89.M7_d N_44_X89.M7_g X89.12 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX89.M8 X89.13 N_42_X89.M8_g N_OUTPUT[8]_X89.M7_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX89.M9 N_VDD_X89.M9_d N_29_X89.M9_g X89.13 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX89.M10 X89.14 N_35_X89.M10_g N_VDD_X89.M9_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX89.M11 N_OUTPUT[8]_X89.M11_d N_37_X89.M11_g X89.14 N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX90.M0 N_OUTPUT[2]_X90.M0_d N_45_X90.M0_g N_X90.10_X90.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX90.M1 N_X90.10_X90.M1_d N_38_X90.M1_g N_OUTPUT[2]_X90.M0_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX90.M2 N_X90.10_X90.M2_d N_43_X90.M2_g N_X90.11_X90.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX90.M3 N_X90.11_X90.M3_d N_30_X90.M3_g N_X90.10_X90.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX90.M4 N_VSS_X90.M4_d N_36_X90.M4_g N_X90.11_X90.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX90.M5 N_X90.11_X90.M5_d N_37_X90.M5_g N_VSS_X90.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX90.M6 X90.12 N_45_X90.M6_g N_VDD_X90.M6_s N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX90.M7 N_OUTPUT[2]_X90.M7_d N_38_X90.M7_g X90.12 N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX90.M8 X90.13 N_43_X90.M8_g N_OUTPUT[2]_X90.M7_d N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX90.M9 N_VDD_X90.M9_d N_30_X90.M9_g X90.13 N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX90.M10 X90.14 N_36_X90.M10_g N_VDD_X90.M9_d N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX90.M11 N_OUTPUT[2]_X90.M11_d N_37_X90.M11_g X90.14 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX91.M0 N_OUTPUT[13]_X91.M0_d N_69_X91.M0_g N_X91.10_X91.M0_s N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=1.19e-06
mX91.M1 N_X91.10_X91.M1_d N_66_X91.M1_g N_OUTPUT[13]_X91.M0_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=1.19e-06
mX91.M2 N_X91.10_X91.M2_d N_54_X91.M2_g N_X91.11_X91.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX91.M3 N_X91.11_X91.M3_d N_56_X91.M3_g N_X91.10_X91.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX91.M4 N_VSS_X91.M4_d N_59_X91.M4_g N_X91.11_X91.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX91.M5 N_X91.11_X91.M5_d N_37_X91.M5_g N_VSS_X91.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX91.M6 X91.12 N_69_X91.M6_g N_VDD_X91.M6_s N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX91.M7 N_OUTPUT[13]_X91.M7_d N_66_X91.M7_g X91.12 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX91.M8 X91.13 N_54_X91.M8_g N_OUTPUT[13]_X91.M7_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX91.M9 N_VDD_X91.M9_d N_56_X91.M9_g X91.13 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX91.M10 X91.14 N_59_X91.M10_g N_VDD_X91.M9_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX91.M11 N_OUTPUT[13]_X91.M11_d N_37_X91.M11_g X91.14 N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX92.M0 N_OUTPUT[15]_X92.M0_d N_69_X92.M0_g N_X92.10_X92.M0_s N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=1.19e-06
mX92.M1 N_X92.10_X92.M1_d N_171_X92.M1_g N_OUTPUT[15]_X92.M0_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=1.19e-06
mX92.M2 N_X92.10_X92.M2_d N_159_X92.M2_g N_X92.11_X92.M2_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX92.M3 N_X92.11_X92.M3_d N_166_X92.M3_g N_X92.10_X92.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX92.M4 N_VSS_X92.M4_d N_163_X92.M4_g N_X92.11_X92.M3_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX92.M5 N_X92.11_X92.M5_d N_154_X92.M5_g N_VSS_X92.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=1.19e-06
mX92.M6 X92.12 N_69_X92.M6_g N_VDD_X92.M6_s N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX92.M7 N_OUTPUT[15]_X92.M7_d N_171_X92.M7_g X92.12 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX92.M8 X92.13 N_159_X92.M8_g N_OUTPUT[15]_X92.M7_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX92.M9 N_VDD_X92.M9_d N_166_X92.M9_g X92.13 N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX92.M10 X92.14 N_163_X92.M10_g N_VDD_X92.M9_d N_VDD_X31.M1_b PMOS L=1.4e-07
+ W=2.52e-06
mX92.M11 N_OUTPUT[15]_X92.M11_d N_154_X92.M11_g X92.14 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX93.X0.M0 N_55_X93.X0.M0_d N_INPUT1[7]_X93.X0.M0_g N_VSS_X93.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX93.X0.M1 N_55_X93.X0.M1_d N_INPUT1[7]_X93.X0.M1_g N_VDD_X93.X0.M1_s
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=7.7e-07
mX93.X1.M0 N_OUTPUT[7]_X93.X1.M0_d N_45_X93.X1.M0_g N_X93.X1.10_X93.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX93.X1.M1 N_X93.X1.10_X93.X1.M1_d N_51_X93.X1.M1_g N_OUTPUT[7]_X93.X1.M0_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX93.X1.M2 N_X93.X1.10_X93.X1.M2_d N_52_X93.X1.M2_g N_X93.X1.11_X93.X1.M2_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX93.X1.M3 N_X93.X1.11_X93.X1.M3_d N_41_X93.X1.M3_g N_X93.X1.10_X93.X1.M2_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX93.X1.M4 N_VSS_X93.X1.M4_d N_55_X93.X1.M4_g N_X93.X1.11_X93.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX93.X1.M5 N_X93.X1.11_X93.X1.M5_d N_37_X93.X1.M5_g N_VSS_X93.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX93.X1.M6 X93.X1.12 N_45_X93.X1.M6_g N_VDD_X93.X1.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX93.X1.M7 N_OUTPUT[7]_X93.X1.M7_d N_51_X93.X1.M7_g X93.X1.12 N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX93.X1.M8 X93.X1.13 N_52_X93.X1.M8_g N_OUTPUT[7]_X93.X1.M7_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX93.X1.M9 N_VDD_X93.X1.M9_d N_41_X93.X1.M9_g X93.X1.13 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX93.X1.M10 X93.X1.14 N_55_X93.X1.M10_g N_VDD_X93.X1.M9_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX93.X1.M11 N_OUTPUT[7]_X93.X1.M11_d N_37_X93.X1.M11_g X93.X1.14 N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX94.X0.M0 N_65_X94.X0.M0_d N_INPUT2[1]_X94.X0.M0_g N_VSS_X94.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX94.X0.M1 N_65_X94.X0.M1_d N_INPUT2[1]_X94.X0.M1_g N_VDD_X94.X0.M1_s
+ N_VDD_X31.M1_b PMOS L=1.4e-07 W=7.7e-07
mX94.X1.M0 N_OUTPUT[1]_X94.X1.M0_d N_45_X94.X1.M0_g N_X94.X1.10_X94.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX94.X1.M1 N_X94.X1.10_X94.X1.M1_d N_61_X94.X1.M1_g N_OUTPUT[1]_X94.X1.M0_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX94.X1.M2 N_X94.X1.10_X94.X1.M2_d N_58_X94.X1.M2_g N_X94.X1.11_X94.X1.M2_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX94.X1.M3 N_X94.X1.11_X94.X1.M3_d N_65_X94.X1.M3_g N_X94.X1.10_X94.X1.M2_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX94.X1.M4 N_VSS_X94.X1.M4_d N_68_X94.X1.M4_g N_X94.X1.11_X94.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX94.X1.M5 N_X94.X1.11_X94.X1.M5_d N_37_X94.X1.M5_g N_VSS_X94.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX94.X1.M6 X94.X1.12 N_45_X94.X1.M6_g N_VDD_X94.X1.M6_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX94.X1.M7 N_OUTPUT[1]_X94.X1.M7_d N_61_X94.X1.M7_g X94.X1.12 N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX94.X1.M8 X94.X1.13 N_58_X94.X1.M8_g N_OUTPUT[1]_X94.X1.M7_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX94.X1.M9 N_VDD_X94.X1.M9_d N_65_X94.X1.M9_g X94.X1.13 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX94.X1.M10 X94.X1.14 N_68_X94.X1.M10_g N_VDD_X94.X1.M9_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX94.X1.M11 N_OUTPUT[1]_X94.X1.M11_d N_37_X94.X1.M11_g X94.X1.14 N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX95.X0.M0 N_80_X95.X0.M0_d N_INPUT1[10]_X95.X0.M0_g N_VSS_X95.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX95.X0.M1 N_80_X95.X0.M1_d N_INPUT1[10]_X95.X0.M1_g N_VDD_X95.X0.M1_s
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=7.7e-07
mX95.X1.M0 N_OUTPUT[10]_X95.X1.M0_d N_45_X95.X1.M0_g N_X95.X1.10_X95.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX95.X1.M1 N_X95.X1.10_X95.X1.M1_d N_77_X95.X1.M1_g N_OUTPUT[10]_X95.X1.M0_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX95.X1.M2 N_X95.X1.10_X95.X1.M2_d N_79_X95.X1.M2_g N_X95.X1.11_X95.X1.M2_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX95.X1.M3 N_X95.X1.11_X95.X1.M3_d N_73_X95.X1.M3_g N_X95.X1.10_X95.X1.M2_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX95.X1.M4 N_VSS_X95.X1.M4_d N_80_X95.X1.M4_g N_X95.X1.11_X95.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX95.X1.M5 N_X95.X1.11_X95.X1.M5_d N_37_X95.X1.M5_g N_VSS_X95.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX95.X1.M6 X95.X1.12 N_45_X95.X1.M6_g N_VDD_X95.X1.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX95.X1.M7 N_OUTPUT[10]_X95.X1.M7_d N_77_X95.X1.M7_g X95.X1.12 N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX95.X1.M8 X95.X1.13 N_79_X95.X1.M8_g N_OUTPUT[10]_X95.X1.M7_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX95.X1.M9 N_VDD_X95.X1.M9_d N_73_X95.X1.M9_g X95.X1.13 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX95.X1.M10 X95.X1.14 N_80_X95.X1.M10_g N_VDD_X95.X1.M9_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX95.X1.M11 N_OUTPUT[10]_X95.X1.M11_d N_37_X95.X1.M11_g X95.X1.14 N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX96.X0.M0 N_90_X96.X0.M0_d N_INPUT2[9]_X96.X0.M0_g N_VSS_X96.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX96.X0.M1 N_90_X96.X0.M1_d N_INPUT2[9]_X96.X0.M1_g N_VDD_X96.X0.M1_s
+ N_VDD_X31.M1_b PMOS L=1.4e-07 W=7.7e-07
mX96.X1.M0 N_OUTPUT[9]_X96.X1.M0_d N_45_X96.X1.M0_g N_X96.X1.10_X96.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX96.X1.M1 N_X96.X1.10_X96.X1.M1_d N_89_X96.X1.M1_g N_OUTPUT[9]_X96.X1.M0_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX96.X1.M2 N_X96.X1.10_X96.X1.M2_d N_83_X96.X1.M2_g N_X96.X1.11_X96.X1.M2_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX96.X1.M3 N_X96.X1.11_X96.X1.M3_d N_90_X96.X1.M3_g N_X96.X1.10_X96.X1.M2_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX96.X1.M4 N_VSS_X96.X1.M4_d N_88_X96.X1.M4_g N_X96.X1.11_X96.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX96.X1.M5 N_X96.X1.11_X96.X1.M5_d N_37_X96.X1.M5_g N_VSS_X96.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX96.X1.M6 X96.X1.12 N_45_X96.X1.M6_g N_VDD_X96.X1.M6_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX96.X1.M7 N_OUTPUT[9]_X96.X1.M7_d N_89_X96.X1.M7_g X96.X1.12 N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX96.X1.M8 X96.X1.13 N_83_X96.X1.M8_g N_OUTPUT[9]_X96.X1.M7_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX96.X1.M9 N_VDD_X96.X1.M9_d N_90_X96.X1.M9_g X96.X1.13 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX96.X1.M10 X96.X1.14 N_88_X96.X1.M10_g N_VDD_X96.X1.M9_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX96.X1.M11 N_OUTPUT[9]_X96.X1.M11_d N_37_X96.X1.M11_g X96.X1.14 N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX97.X0.M0 N_126_X97.X0.M0_d N_INPUT1[3]_X97.X0.M0_g N_VSS_X97.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX97.X0.M1 N_126_X97.X0.M1_d N_INPUT1[3]_X97.X0.M1_g N_VDD_X97.X0.M1_s
+ N_VDD_X36.M1_b PMOS L=1.4e-07 W=7.7e-07
mX97.X1.M0 N_OUTPUT[3]_X97.X1.M0_d N_45_X97.X1.M0_g N_X97.X1.10_X97.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX97.X1.M1 N_X97.X1.10_X97.X1.M1_d N_115_X97.X1.M1_g N_OUTPUT[3]_X97.X1.M0_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX97.X1.M2 N_X97.X1.10_X97.X1.M2_d N_122_X97.X1.M2_g N_X97.X1.11_X97.X1.M2_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX97.X1.M3 N_X97.X1.11_X97.X1.M3_d N_114_X97.X1.M3_g N_X97.X1.10_X97.X1.M2_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX97.X1.M4 N_VSS_X97.X1.M4_d N_126_X97.X1.M4_g N_X97.X1.11_X97.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX97.X1.M5 N_X97.X1.11_X97.X1.M5_d N_37_X97.X1.M5_g N_VSS_X97.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX97.X1.M6 X97.X1.12 N_45_X97.X1.M6_g N_VDD_X97.X1.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX97.X1.M7 N_OUTPUT[3]_X97.X1.M7_d N_115_X97.X1.M7_g X97.X1.12 N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX97.X1.M8 X97.X1.13 N_122_X97.X1.M8_g N_OUTPUT[3]_X97.X1.M7_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX97.X1.M9 N_VDD_X97.X1.M9_d N_114_X97.X1.M9_g X97.X1.13 N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX97.X1.M10 X97.X1.14 N_126_X97.X1.M10_g N_VDD_X97.X1.M9_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX97.X1.M11 N_OUTPUT[3]_X97.X1.M11_d N_37_X97.X1.M11_g X97.X1.14 N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX98.X0.M0 N_129_X98.X0.M0_d N_INPUT1[4]_X98.X0.M0_g N_VSS_X98.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX98.X0.M1 N_129_X98.X0.M1_d N_INPUT1[4]_X98.X0.M1_g N_VDD_X98.X0.M1_s
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=7.7e-07
mX98.X1.M0 N_OUTPUT[4]_X98.X1.M0_d N_45_X98.X1.M0_g N_X98.X1.10_X98.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX98.X1.M1 N_X98.X1.10_X98.X1.M1_d N_110_X98.X1.M1_g N_OUTPUT[4]_X98.X1.M0_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX98.X1.M2 N_X98.X1.10_X98.X1.M2_d N_127_X98.X1.M2_g N_X98.X1.11_X98.X1.M2_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX98.X1.M3 N_X98.X1.11_X98.X1.M3_d N_104_X98.X1.M3_g N_X98.X1.10_X98.X1.M2_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX98.X1.M4 N_VSS_X98.X1.M4_d N_129_X98.X1.M4_g N_X98.X1.11_X98.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX98.X1.M5 N_X98.X1.11_X98.X1.M5_d N_37_X98.X1.M5_g N_VSS_X98.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX98.X1.M6 X98.X1.12 N_45_X98.X1.M6_g N_VDD_X98.X1.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX98.X1.M7 N_OUTPUT[4]_X98.X1.M7_d N_110_X98.X1.M7_g X98.X1.12 N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX98.X1.M8 X98.X1.13 N_127_X98.X1.M8_g N_OUTPUT[4]_X98.X1.M7_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX98.X1.M9 N_VDD_X98.X1.M9_d N_104_X98.X1.M9_g X98.X1.13 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX98.X1.M10 X98.X1.14 N_129_X98.X1.M10_g N_VDD_X98.X1.M9_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX98.X1.M11 N_OUTPUT[4]_X98.X1.M11_d N_37_X98.X1.M11_g X98.X1.14 N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX99.X0.M0 N_136_X99.X0.M0_d N_INPUT1[12]_X99.X0.M0_g N_VSS_X99.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX99.X0.M1 N_136_X99.X0.M1_d N_INPUT1[12]_X99.X0.M1_g N_VDD_X99.X0.M1_s
+ N_VDD_X31.M1_b PMOS L=1.4e-07 W=7.7e-07
mX99.X1.M0 N_OUTPUT[12]_X99.X1.M0_d N_69_X99.X1.M0_g N_X99.X1.10_X99.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX99.X1.M1 N_X99.X1.10_X99.X1.M1_d N_106_X99.X1.M1_g N_OUTPUT[12]_X99.X1.M0_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX99.X1.M2 N_X99.X1.10_X99.X1.M2_d N_132_X99.X1.M2_g N_X99.X1.11_X99.X1.M2_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX99.X1.M3 N_X99.X1.11_X99.X1.M3_d N_135_X99.X1.M3_g N_X99.X1.10_X99.X1.M2_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX99.X1.M4 N_VSS_X99.X1.M4_d N_136_X99.X1.M4_g N_X99.X1.11_X99.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX99.X1.M5 N_X99.X1.11_X99.X1.M5_d N_37_X99.X1.M5_g N_VSS_X99.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX99.X1.M6 X99.X1.12 N_69_X99.X1.M6_g N_VDD_X99.X1.M6_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX99.X1.M7 N_OUTPUT[12]_X99.X1.M7_d N_106_X99.X1.M7_g X99.X1.12 N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX99.X1.M8 X99.X1.13 N_132_X99.X1.M8_g N_OUTPUT[12]_X99.X1.M7_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX99.X1.M9 N_VDD_X99.X1.M9_d N_135_X99.X1.M9_g X99.X1.13 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX99.X1.M10 X99.X1.14 N_136_X99.X1.M10_g N_VDD_X99.X1.M9_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX99.X1.M11 N_OUTPUT[12]_X99.X1.M11_d N_37_X99.X1.M11_g X99.X1.14 N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX100.X0.M0 N_147_X100.X0.M0_d N_INPUT1[0]_X100.X0.M0_g N_VSS_X100.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX100.X0.M1 N_147_X100.X0.M1_d N_INPUT1[0]_X100.X0.M1_g N_VDD_X100.X0.M1_s
+ N_VDD_X44.M1_b PMOS L=1.4e-07 W=7.7e-07
mX100.X1.M0 N_OUTPUT[0]_X100.X1.M0_d N_45_X100.X1.M0_g N_X100.X1.10_X100.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX100.X1.M1 N_X100.X1.10_X100.X1.M1_d N_141_X100.X1.M1_g
+ N_OUTPUT[0]_X100.X1.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX100.X1.M2 N_X100.X1.10_X100.X1.M2_d N_37_X100.X1.M2_g
+ N_X100.X1.11_X100.X1.M2_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX100.X1.M3 N_X100.X1.11_X100.X1.M3_d N_147_X100.X1.M3_g
+ N_X100.X1.10_X100.X1.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX100.X1.M4 N_VSS_X100.X1.M4_d N_133_X100.X1.M4_g N_X100.X1.11_X100.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX100.X1.M5 N_X100.X1.11_X100.X1.M5_d N_151_X100.X1.M5_g N_VSS_X100.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX100.X1.M6 X100.X1.12 N_45_X100.X1.M6_g N_VDD_X100.X1.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX100.X1.M7 N_OUTPUT[0]_X100.X1.M7_d N_141_X100.X1.M7_g X100.X1.12
+ N_VDD_X44.M1_b PMOS L=1.4e-07 W=2.52e-06
mX100.X1.M8 X100.X1.13 N_37_X100.X1.M8_g N_OUTPUT[0]_X100.X1.M7_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX100.X1.M9 N_VDD_X100.X1.M9_d N_147_X100.X1.M9_g X100.X1.13 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX100.X1.M10 X100.X1.14 N_133_X100.X1.M10_g N_VDD_X100.X1.M9_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX100.X1.M11 N_OUTPUT[0]_X100.X1.M11_d N_151_X100.X1.M11_g X100.X1.14
+ N_VDD_X44.M1_b PMOS L=1.4e-07 W=2.52e-06
mX101.X0.M0 N_180_X101.X0.M0_d N_INPUT1[14]_X101.X0.M0_g N_VSS_X101.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX101.X0.M1 N_180_X101.X0.M1_d N_INPUT1[14]_X101.X0.M1_g N_VDD_X101.X0.M1_s
+ N_VDD_X36.M1_b PMOS L=1.4e-07 W=7.7e-07
mX101.X1.M0 N_OUTPUT[14]_X101.X1.M0_d N_69_X101.X1.M0_g
+ N_X101.X1.10_X101.X1.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX101.X1.M1 N_X101.X1.10_X101.X1.M1_d N_158_X101.X1.M1_g
+ N_OUTPUT[14]_X101.X1.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX101.X1.M2 N_X101.X1.10_X101.X1.M2_d N_172_X101.X1.M2_g
+ N_X101.X1.11_X101.X1.M2_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX101.X1.M3 N_X101.X1.11_X101.X1.M3_d N_179_X101.X1.M3_g
+ N_X101.X1.10_X101.X1.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX101.X1.M4 N_VSS_X101.X1.M4_d N_180_X101.X1.M4_g N_X101.X1.11_X101.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX101.X1.M5 N_X101.X1.11_X101.X1.M5_d N_37_X101.X1.M5_g N_VSS_X101.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX101.X1.M6 X101.X1.12 N_69_X101.X1.M6_g N_VDD_X101.X1.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX101.X1.M7 N_OUTPUT[14]_X101.X1.M7_d N_158_X101.X1.M7_g X101.X1.12
+ N_VDD_X36.M1_b PMOS L=1.4e-07 W=2.52e-06
mX101.X1.M8 X101.X1.13 N_172_X101.X1.M8_g N_OUTPUT[14]_X101.X1.M7_d
+ N_VDD_X36.M1_b PMOS L=1.4e-07 W=2.52e-06
mX101.X1.M9 N_VDD_X101.X1.M9_d N_179_X101.X1.M9_g X101.X1.13 N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX101.X1.M10 X101.X1.14 N_180_X101.X1.M10_g N_VDD_X101.X1.M9_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX101.X1.M11 N_OUTPUT[14]_X101.X1.M11_d N_37_X101.X1.M11_g X101.X1.14
+ N_VDD_X36.M1_b PMOS L=1.4e-07 W=2.52e-06
mX102.X0.M0 N_181_X102.X0.M0_d N_INPUT2[6]_X102.X0.M0_g N_VSS_X102.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX102.X0.M1 N_181_X102.X0.M1_d N_INPUT2[6]_X102.X0.M1_g N_VDD_X102.X0.M1_s
+ N_VDD_X34.M1_b PMOS L=1.4e-07 W=7.7e-07
mX102.X1.M0 N_OUTPUT[6]_X102.X1.M0_d N_45_X102.X1.M0_g N_X102.X1.10_X102.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX102.X1.M1 N_X102.X1.10_X102.X1.M1_d N_152_X102.X1.M1_g
+ N_OUTPUT[6]_X102.X1.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX102.X1.M2 N_X102.X1.10_X102.X1.M2_d N_175_X102.X1.M2_g
+ N_X102.X1.11_X102.X1.M2_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX102.X1.M3 N_X102.X1.11_X102.X1.M3_d N_181_X102.X1.M3_g
+ N_X102.X1.10_X102.X1.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX102.X1.M4 N_VSS_X102.X1.M4_d N_184_X102.X1.M4_g N_X102.X1.11_X102.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX102.X1.M5 N_X102.X1.11_X102.X1.M5_d N_37_X102.X1.M5_g N_VSS_X102.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX102.X1.M6 X102.X1.12 N_45_X102.X1.M6_g N_VDD_X102.X1.M6_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX102.X1.M7 N_OUTPUT[6]_X102.X1.M7_d N_152_X102.X1.M7_g X102.X1.12
+ N_VDD_X34.M1_b PMOS L=1.4e-07 W=2.52e-06
mX102.X1.M8 X102.X1.13 N_175_X102.X1.M8_g N_OUTPUT[6]_X102.X1.M7_d
+ N_VDD_X34.M1_b PMOS L=1.4e-07 W=2.52e-06
mX102.X1.M9 N_VDD_X102.X1.M9_d N_181_X102.X1.M9_g X102.X1.13 N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX102.X1.M10 X102.X1.14 N_184_X102.X1.M10_g N_VDD_X102.X1.M9_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX102.X1.M11 N_OUTPUT[6]_X102.X1.M11_d N_37_X102.X1.M11_g X102.X1.14
+ N_VDD_X34.M1_b PMOS L=1.4e-07 W=2.52e-06
mX103.X0.M0 N_189_X103.X0.M0_d N_INPUT1[5]_X103.X0.M0_g N_VSS_X103.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX103.X0.M1 N_189_X103.X0.M1_d N_INPUT1[5]_X103.X0.M1_g N_VDD_X103.X0.M1_s
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=7.7e-07
mX103.X1.M0 N_OUTPUT[5]_X103.X1.M0_d N_45_X103.X1.M0_g N_X103.X1.10_X103.X1.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX103.X1.M1 N_X103.X1.10_X103.X1.M1_d N_161_X103.X1.M1_g
+ N_OUTPUT[5]_X103.X1.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX103.X1.M2 N_X103.X1.10_X103.X1.M2_d N_178_X103.X1.M2_g
+ N_X103.X1.11_X103.X1.M2_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX103.X1.M3 N_X103.X1.11_X103.X1.M3_d N_176_X103.X1.M3_g
+ N_X103.X1.10_X103.X1.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX103.X1.M4 N_VSS_X103.X1.M4_d N_189_X103.X1.M4_g N_X103.X1.11_X103.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX103.X1.M5 N_X103.X1.11_X103.X1.M5_d N_37_X103.X1.M5_g N_VSS_X103.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX103.X1.M6 X103.X1.12 N_45_X103.X1.M6_g N_VDD_X103.X1.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX103.X1.M7 N_OUTPUT[5]_X103.X1.M7_d N_161_X103.X1.M7_g X103.X1.12
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=2.52e-06
mX103.X1.M8 X103.X1.13 N_178_X103.X1.M8_g N_OUTPUT[5]_X103.X1.M7_d
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=2.52e-06
mX103.X1.M9 N_VDD_X103.X1.M9_d N_176_X103.X1.M9_g X103.X1.13 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX103.X1.M10 X103.X1.14 N_189_X103.X1.M10_g N_VDD_X103.X1.M9_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX103.X1.M11 N_OUTPUT[5]_X103.X1.M11_d N_37_X103.X1.M11_g X103.X1.14
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=2.52e-06
mX104.X0.M0 N_188_X104.X0.M0_d N_INPUT2[11]_X104.X0.M0_g N_VSS_X104.X0.M0_s
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=3.5e-07
mX104.X0.M1 N_188_X104.X0.M1_d N_INPUT2[11]_X104.X0.M1_g N_VDD_X104.X0.M1_s
+ N_VDD_X30.M1_b PMOS L=1.4e-07 W=7.7e-07
mX104.X1.M0 N_OUTPUT[11]_X104.X1.M0_d N_69_X104.X1.M0_g
+ N_X104.X1.10_X104.X1.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX104.X1.M1 N_X104.X1.10_X104.X1.M1_d N_120_X104.X1.M1_g
+ N_OUTPUT[11]_X104.X1.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX104.X1.M2 N_X104.X1.10_X104.X1.M2_d N_185_X104.X1.M2_g
+ N_X104.X1.11_X104.X1.M2_s N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX104.X1.M3 N_X104.X1.11_X104.X1.M3_d N_188_X104.X1.M3_g
+ N_X104.X1.10_X104.X1.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX104.X1.M4 N_VSS_X104.X1.M4_d N_190_X104.X1.M4_g N_X104.X1.11_X104.X1.M3_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX104.X1.M5 N_X104.X1.11_X104.X1.M5_d N_37_X104.X1.M5_g N_VSS_X104.X1.M4_d
+ N_VSS_X30.M0_b NMOS L=1.4e-07 W=1.19e-06
mX104.X1.M6 X104.X1.12 N_69_X104.X1.M6_g N_VDD_X104.X1.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX104.X1.M7 N_OUTPUT[11]_X104.X1.M7_d N_120_X104.X1.M7_g X104.X1.12
+ N_VDD_X30.M1_b PMOS L=1.4e-07 W=2.52e-06
mX104.X1.M8 X104.X1.13 N_185_X104.X1.M8_g N_OUTPUT[11]_X104.X1.M7_d
+ N_VDD_X30.M1_b PMOS L=1.4e-07 W=2.52e-06
mX104.X1.M9 N_VDD_X104.X1.M9_d N_188_X104.X1.M9_g X104.X1.13 N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=2.52e-06
mX104.X1.M10 X104.X1.14 N_190_X104.X1.M10_g N_VDD_X104.X1.M9_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=2.52e-06
mX104.X1.M11 N_OUTPUT[11]_X104.X1.M11_d N_37_X104.X1.M11_g X104.X1.14
+ N_VDD_X30.M1_b PMOS L=1.4e-07 W=2.52e-06
mX105.M0 X105.7 N_4_X105.M0_g N_VSS_X105.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX105.M1 N_54_X105.M1_d N_INPUT1[13]_X105.M1_g X105.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX105.M2 N_VSS_X105.M2_d N_49_X105.M2_g N_54_X105.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX105.M3 N_VDD_X105.M3_d N_4_X105.M3_g N_X105.8_X105.M3_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX105.M4 N_X105.8_X105.M4_d N_INPUT1[13]_X105.M4_g N_VDD_X105.M3_d
+ N_VDD_X36.M1_b PMOS L=1.4e-07 W=1.19e-06
mX105.M5 N_54_X105.M5_d N_49_X105.M5_g N_X105.8_X105.M4_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX106.M0 X106.7 N_4_X106.M0_g N_VSS_X106.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX106.M1 N_42_X106.M1_d N_INPUT1[8]_X106.M1_g X106.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX106.M2 N_VSS_X106.M2_d N_49_X106.M2_g N_42_X106.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX106.M3 N_VDD_X106.M3_d N_4_X106.M3_g N_X106.8_X106.M3_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX106.M4 N_X106.8_X106.M4_d N_INPUT1[8]_X106.M4_g N_VDD_X106.M3_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX106.M5 N_42_X106.M5_d N_49_X106.M5_g N_X106.8_X106.M4_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX107.M0 X107.7 N_4_X107.M0_g N_VSS_X107.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX107.M1 N_43_X107.M1_d N_INPUT1[2]_X107.M1_g X107.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX107.M2 N_VSS_X107.M2_d N_49_X107.M2_g N_43_X107.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX107.M3 N_VDD_X107.M3_d N_4_X107.M3_g N_X107.8_X107.M3_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX107.M4 N_X107.8_X107.M4_d N_INPUT1[2]_X107.M4_g N_VDD_X107.M3_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX107.M5 N_43_X107.M5_d N_49_X107.M5_g N_X107.8_X107.M4_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX108.M0 X108.7 N_4_X108.M0_g N_VSS_X108.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX108.M1 N_58_X108.M1_d N_INPUT1[1]_X108.M1_g X108.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX108.M2 N_VSS_X108.M2_d N_49_X108.M2_g N_58_X108.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX108.M3 N_VDD_X108.M3_d N_4_X108.M3_g N_X108.8_X108.M3_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX108.M4 N_X108.8_X108.M4_d N_INPUT1[1]_X108.M4_g N_VDD_X108.M3_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX108.M5 N_58_X108.M5_d N_49_X108.M5_g N_X108.8_X108.M4_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX109.M0 X109.7 N_4_X109.M0_g N_VSS_X109.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX109.M1 N_52_X109.M1_d N_INPUT1[7]_X109.M1_g X109.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX109.M2 N_VSS_X109.M2_d N_49_X109.M2_g N_52_X109.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX109.M3 N_VDD_X109.M3_d N_4_X109.M3_g N_X109.8_X109.M3_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX109.M4 N_X109.8_X109.M4_d N_INPUT1[7]_X109.M4_g N_VDD_X109.M3_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX109.M5 N_52_X109.M5_d N_49_X109.M5_g N_X109.8_X109.M4_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX110.M0 X110.7 N_4_X110.M0_g N_VSS_X110.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX110.M1 N_83_X110.M1_d N_INPUT1[9]_X110.M1_g X110.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX110.M2 N_VSS_X110.M2_d N_49_X110.M2_g N_83_X110.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX110.M3 N_VDD_X110.M3_d N_4_X110.M3_g N_X110.8_X110.M3_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX110.M4 N_X110.8_X110.M4_d N_INPUT1[9]_X110.M4_g N_VDD_X110.M3_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX110.M5 N_83_X110.M5_d N_49_X110.M5_g N_X110.8_X110.M4_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX111.M0 X111.7 N_4_X111.M0_g N_VSS_X111.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX111.M1 N_79_X111.M1_d N_INPUT1[10]_X111.M1_g X111.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX111.M2 N_VSS_X111.M2_d N_49_X111.M2_g N_79_X111.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX111.M3 N_VDD_X111.M3_d N_4_X111.M3_g N_X111.8_X111.M3_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX111.M4 N_X111.8_X111.M4_d N_INPUT1[10]_X111.M4_g N_VDD_X111.M3_d
+ N_VDD_X37.M1_b PMOS L=1.4e-07 W=1.19e-06
mX111.M5 N_79_X111.M5_d N_49_X111.M5_g N_X111.8_X111.M4_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX112.M0 X112.7 N_4_X112.M0_g N_VSS_X112.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX112.M1 N_132_X112.M1_d N_INPUT1[12]_X112.M1_g X112.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX112.M2 N_VSS_X112.M2_d N_49_X112.M2_g N_132_X112.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX112.M3 N_VDD_X112.M3_d N_4_X112.M3_g N_X112.8_X112.M3_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX112.M4 N_X112.8_X112.M4_d N_INPUT1[12]_X112.M4_g N_VDD_X112.M3_d
+ N_VDD_X31.M1_b PMOS L=1.4e-07 W=1.19e-06
mX112.M5 N_132_X112.M5_d N_49_X112.M5_g N_X112.8_X112.M4_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX113.M0 X113.7 N_4_X113.M0_g N_VSS_X113.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX113.M1 N_122_X113.M1_d N_INPUT1[3]_X113.M1_g X113.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX113.M2 N_VSS_X113.M2_d N_49_X113.M2_g N_122_X113.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX113.M3 N_VDD_X113.M3_d N_4_X113.M3_g N_X113.8_X113.M3_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX113.M4 N_X113.8_X113.M4_d N_INPUT1[3]_X113.M4_g N_VDD_X113.M3_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX113.M5 N_122_X113.M5_d N_49_X113.M5_g N_X113.8_X113.M4_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX114.M0 X114.7 N_4_X114.M0_g N_VSS_X114.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX114.M1 N_127_X114.M1_d N_INPUT1[4]_X114.M1_g X114.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX114.M2 N_VSS_X114.M2_d N_49_X114.M2_g N_127_X114.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX114.M3 N_VDD_X114.M3_d N_4_X114.M3_g N_X114.8_X114.M3_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX114.M4 N_X114.8_X114.M4_d N_INPUT1[4]_X114.M4_g N_VDD_X114.M3_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX114.M5 N_127_X114.M5_d N_49_X114.M5_g N_X114.8_X114.M4_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX115.M0 X115.7 N_4_X115.M0_g N_VSS_X115.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX115.M1 N_151_X115.M1_d N_INPUT1[0]_X115.M1_g X115.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX115.M2 N_VSS_X115.M2_d N_49_X115.M2_g N_151_X115.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX115.M3 N_VDD_X115.M3_d N_4_X115.M3_g N_X115.8_X115.M3_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX115.M4 N_X115.8_X115.M4_d N_INPUT1[0]_X115.M4_g N_VDD_X115.M3_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX115.M5 N_151_X115.M5_d N_49_X115.M5_g N_X115.8_X115.M4_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX116.M0 X116.7 N_4_X116.M0_g N_VSS_X116.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX116.M1 N_159_X116.M1_d N_INPUT1[15]_X116.M1_g X116.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX116.M2 N_VSS_X116.M2_d N_155_X116.M2_g N_159_X116.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX116.M3 N_VDD_X116.M3_d N_4_X116.M3_g N_X116.8_X116.M3_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX116.M4 N_X116.8_X116.M4_d N_INPUT1[15]_X116.M4_g N_VDD_X116.M3_d
+ N_VDD_X31.M1_b PMOS L=1.4e-07 W=1.19e-06
mX116.M5 N_159_X116.M5_d N_155_X116.M5_g N_X116.8_X116.M4_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX117.M0 X117.7 N_4_X117.M0_g N_VSS_X117.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX117.M1 N_172_X117.M1_d N_INPUT1[14]_X117.M1_g X117.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX117.M2 N_VSS_X117.M2_d N_49_X117.M2_g N_172_X117.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX117.M3 N_VDD_X117.M3_d N_4_X117.M3_g N_X117.8_X117.M3_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX117.M4 N_X117.8_X117.M4_d N_INPUT1[14]_X117.M4_g N_VDD_X117.M3_d
+ N_VDD_X36.M1_b PMOS L=1.4e-07 W=1.19e-06
mX117.M5 N_172_X117.M5_d N_49_X117.M5_g N_X117.8_X117.M4_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX118.M0 X118.7 N_4_X118.M0_g N_VSS_X118.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX118.M1 N_175_X118.M1_d N_INPUT1[6]_X118.M1_g X118.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX118.M2 N_VSS_X118.M2_d N_49_X118.M2_g N_175_X118.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX118.M3 N_VDD_X118.M3_d N_4_X118.M3_g N_X118.8_X118.M3_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX118.M4 N_X118.8_X118.M4_d N_INPUT1[6]_X118.M4_g N_VDD_X118.M3_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX118.M5 N_175_X118.M5_d N_49_X118.M5_g N_X118.8_X118.M4_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX119.M0 X119.7 N_4_X119.M0_g N_VSS_X119.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX119.M1 N_178_X119.M1_d N_INPUT1[5]_X119.M1_g X119.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX119.M2 N_VSS_X119.M2_d N_49_X119.M2_g N_178_X119.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX119.M3 N_VDD_X119.M3_d N_4_X119.M3_g N_X119.8_X119.M3_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX119.M4 N_X119.8_X119.M4_d N_INPUT1[5]_X119.M4_g N_VDD_X119.M3_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX119.M5 N_178_X119.M5_d N_49_X119.M5_g N_X119.8_X119.M4_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX120.M0 X120.7 N_4_X120.M0_g N_VSS_X120.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX120.M1 N_185_X120.M1_d N_INPUT1[11]_X120.M1_g X120.7 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX120.M2 N_VSS_X120.M2_d N_49_X120.M2_g N_185_X120.M1_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX120.M3 N_VDD_X120.M3_d N_4_X120.M3_g N_X120.8_X120.M3_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX120.M4 N_X120.8_X120.M4_d N_INPUT1[11]_X120.M4_g N_VDD_X120.M3_d
+ N_VDD_X44.M1_b PMOS L=1.4e-07 W=1.19e-06
mX120.M5 N_185_X120.M5_d N_49_X120.M5_g N_X120.8_X120.M4_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX121.M0 X121.7 N_39_X121.M0_g N_X121.6_X121.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX121.M1 N_VSS_X121.M1_d N_33_X121.M1_g X121.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX121.M2 N_X121.8_X121.M2_d N_X121.6_X121.M2_g N_VSS_X121.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX121.M3 N_X121.9_X121.M3_d N_33_X121.M3_g N_X121.8_X121.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX121.M4 N_X121.8_X121.M4_d N_39_X121.M4_g N_X121.9_X121.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX121.M5 N_51_X121.M5_d N_X121.9_X121.M5_g N_VSS_X121.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX121.M6 N_X121.6_X121.M6_d N_39_X121.M6_g N_VDD_X121.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX121.M7 N_VDD_X121.M7_d N_33_X121.M7_g N_X121.6_X121.M6_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX121.M8 N_X121.9_X121.M8_d N_X121.6_X121.M8_g N_VDD_X121.M7_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX121.M9 X121.10 N_33_X121.M9_g N_X121.9_X121.M8_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX121.M10 N_VDD_X121.M10_d N_39_X121.M10_g X121.10 N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX121.M11 N_51_X121.M11_d N_X121.9_X121.M11_g N_VDD_X121.M10_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX122.M0 X122.7 N_46_X122.M0_g N_X122.6_X122.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX122.M1 N_VSS_X122.M1_d N_34_X122.M1_g X122.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX122.M2 N_X122.8_X122.M2_d N_X122.6_X122.M2_g N_VSS_X122.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX122.M3 N_X122.9_X122.M3_d N_34_X122.M3_g N_X122.8_X122.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX122.M4 N_X122.8_X122.M4_d N_46_X122.M4_g N_X122.9_X122.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX122.M5 N_38_X122.M5_d N_X122.9_X122.M5_g N_VSS_X122.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX122.M6 N_X122.6_X122.M6_d N_46_X122.M6_g N_VDD_X122.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX122.M7 N_VDD_X122.M7_d N_34_X122.M7_g N_X122.6_X122.M6_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX122.M8 N_X122.9_X122.M8_d N_X122.6_X122.M8_g N_VDD_X122.M7_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX122.M9 X122.10 N_34_X122.M9_g N_X122.9_X122.M8_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX122.M10 N_VDD_X122.M10_d N_46_X122.M10_g X122.10 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX122.M11 N_38_X122.M11_d N_X122.9_X122.M11_g N_VDD_X122.M10_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX123.M0 X123.7 N_47_X123.M0_g N_X123.6_X123.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX123.M1 N_VSS_X123.M1_d N_63_X123.M1_g X123.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX123.M2 N_X123.8_X123.M2_d N_X123.6_X123.M2_g N_VSS_X123.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX123.M3 N_X123.9_X123.M3_d N_63_X123.M3_g N_X123.8_X123.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX123.M4 N_X123.8_X123.M4_d N_47_X123.M4_g N_X123.9_X123.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX123.M5 N_44_X123.M5_d N_X123.9_X123.M5_g N_VSS_X123.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX123.M6 N_X123.6_X123.M6_d N_47_X123.M6_g N_VDD_X123.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX123.M7 N_VDD_X123.M7_d N_63_X123.M7_g N_X123.6_X123.M6_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX123.M8 N_X123.9_X123.M8_d N_X123.6_X123.M8_g N_VDD_X123.M7_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX123.M9 X123.10 N_63_X123.M9_g N_X123.9_X123.M8_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX123.M10 N_VDD_X123.M10_d N_47_X123.M10_g X123.10 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX123.M11 N_44_X123.M11_d N_X123.9_X123.M11_g N_VDD_X123.M10_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX124.M0 X124.7 N_84_X124.M0_g N_X124.6_X124.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX124.M1 N_VSS_X124.M1_d N_71_X124.M1_g X124.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX124.M2 N_X124.8_X124.M2_d N_X124.6_X124.M2_g N_VSS_X124.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX124.M3 N_X124.9_X124.M3_d N_71_X124.M3_g N_X124.8_X124.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX124.M4 N_X124.8_X124.M4_d N_84_X124.M4_g N_X124.9_X124.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX124.M5 N_77_X124.M5_d N_X124.9_X124.M5_g N_VSS_X124.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX124.M6 N_X124.6_X124.M6_d N_84_X124.M6_g N_VDD_X124.M6_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX124.M7 N_VDD_X124.M7_d N_71_X124.M7_g N_X124.6_X124.M6_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX124.M8 N_X124.9_X124.M8_d N_X124.6_X124.M8_g N_VDD_X124.M7_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX124.M9 X124.10 N_71_X124.M9_g N_X124.9_X124.M8_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX124.M10 N_VDD_X124.M10_d N_84_X124.M10_g X124.10 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX124.M11 N_77_X124.M11_d N_X124.9_X124.M11_g N_VDD_X124.M10_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX125.M0 X125.7 N_85_X125.M0_g N_X125.6_X125.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX125.M1 N_VSS_X125.M1_d N_78_X125.M1_g X125.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX125.M2 N_X125.8_X125.M2_d N_X125.6_X125.M2_g N_VSS_X125.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX125.M3 N_X125.9_X125.M3_d N_78_X125.M3_g N_X125.8_X125.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX125.M4 N_X125.8_X125.M4_d N_85_X125.M4_g N_X125.9_X125.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX125.M5 N_66_X125.M5_d N_X125.9_X125.M5_g N_VSS_X125.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX125.M6 N_X125.6_X125.M6_d N_85_X125.M6_g N_VDD_X125.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX125.M7 N_VDD_X125.M7_d N_78_X125.M7_g N_X125.6_X125.M6_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX125.M8 N_X125.9_X125.M8_d N_X125.6_X125.M8_g N_VDD_X125.M7_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX125.M9 X125.10 N_78_X125.M9_g N_X125.9_X125.M8_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX125.M10 N_VDD_X125.M10_d N_85_X125.M10_g X125.10 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX125.M11 N_66_X125.M11_d N_X125.9_X125.M11_g N_VDD_X125.M10_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX126.M0 X126.7 N_82_X126.M0_g N_X126.6_X126.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX126.M1 N_VSS_X126.M1_d N_87_X126.M1_g X126.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX126.M2 N_X126.8_X126.M2_d N_X126.6_X126.M2_g N_VSS_X126.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX126.M3 N_X126.9_X126.M3_d N_87_X126.M3_g N_X126.8_X126.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX126.M4 N_X126.8_X126.M4_d N_82_X126.M4_g N_X126.9_X126.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX126.M5 N_89_X126.M5_d N_X126.9_X126.M5_g N_VSS_X126.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX126.M6 N_X126.6_X126.M6_d N_82_X126.M6_g N_VDD_X126.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX126.M7 N_VDD_X126.M7_d N_87_X126.M7_g N_X126.6_X126.M6_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX126.M8 N_X126.9_X126.M8_d N_X126.6_X126.M8_g N_VDD_X126.M7_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX126.M9 X126.10 N_87_X126.M9_g N_X126.9_X126.M8_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX126.M10 N_VDD_X126.M10_d N_82_X126.M10_g X126.10 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX126.M11 N_89_X126.M11_d N_X126.9_X126.M11_g N_VDD_X126.M10_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX127.M0 X127.7 N_12_X127.M0_g N_X127.6_X127.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX127.M1 N_VSS_X127.M1_d N_86_X127.M1_g X127.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX127.M2 N_X127.8_X127.M2_d N_X127.6_X127.M2_g N_VSS_X127.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX127.M3 N_X127.9_X127.M3_d N_86_X127.M3_g N_X127.8_X127.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX127.M4 N_X127.8_X127.M4_d N_12_X127.M4_g N_X127.9_X127.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX127.M5 N_61_X127.M5_d N_X127.9_X127.M5_g N_VSS_X127.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX127.M6 N_X127.6_X127.M6_d N_12_X127.M6_g N_VDD_X127.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX127.M7 N_VDD_X127.M7_d N_86_X127.M7_g N_X127.6_X127.M6_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX127.M8 N_X127.9_X127.M8_d N_X127.6_X127.M8_g N_VDD_X127.M7_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX127.M9 X127.10 N_86_X127.M9_g N_X127.9_X127.M8_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX127.M10 N_VDD_X127.M10_d N_12_X127.M10_g X127.10 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX127.M11 N_61_X127.M11_d N_X127.9_X127.M11_g N_VDD_X127.M10_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX128.M0 X128.7 N_100_X128.M0_g N_X128.6_X128.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX128.M1 N_VSS_X128.M1_d N_103_X128.M1_g X128.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX128.M2 N_X128.8_X128.M2_d N_X128.6_X128.M2_g N_VSS_X128.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX128.M3 N_X128.9_X128.M3_d N_103_X128.M3_g N_X128.8_X128.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX128.M4 N_X128.8_X128.M4_d N_100_X128.M4_g N_X128.9_X128.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX128.M5 N_106_X128.M5_d N_X128.9_X128.M5_g N_VSS_X128.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX128.M6 N_X128.6_X128.M6_d N_100_X128.M6_g N_VDD_X128.M6_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX128.M7 N_VDD_X128.M7_d N_103_X128.M7_g N_X128.6_X128.M6_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX128.M8 N_X128.9_X128.M8_d N_X128.6_X128.M8_g N_VDD_X128.M7_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX128.M9 X128.10 N_103_X128.M9_g N_X128.9_X128.M8_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX128.M10 N_VDD_X128.M10_d N_100_X128.M10_g X128.10 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX128.M11 N_106_X128.M11_d N_X128.9_X128.M11_g N_VDD_X128.M10_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX129.M0 X129.7 N_101_X129.M0_g N_X129.6_X129.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX129.M1 N_VSS_X129.M1_d N_109_X129.M1_g X129.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX129.M2 N_X129.8_X129.M2_d N_X129.6_X129.M2_g N_VSS_X129.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX129.M3 N_X129.9_X129.M3_d N_109_X129.M3_g N_X129.8_X129.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX129.M4 N_X129.8_X129.M4_d N_101_X129.M4_g N_X129.9_X129.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX129.M5 N_110_X129.M5_d N_X129.9_X129.M5_g N_VSS_X129.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX129.M6 N_X129.6_X129.M6_d N_101_X129.M6_g N_VDD_X129.M6_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX129.M7 N_VDD_X129.M7_d N_109_X129.M7_g N_X129.6_X129.M6_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX129.M8 N_X129.9_X129.M8_d N_X129.6_X129.M8_g N_VDD_X129.M7_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX129.M9 X129.10 N_109_X129.M9_g N_X129.9_X129.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX129.M10 N_VDD_X129.M10_d N_101_X129.M10_g X129.10 N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX129.M11 N_110_X129.M11_d N_X129.9_X129.M11_g N_VDD_X129.M10_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX130.M0 X130.7 N_57_X130.M0_g N_X130.6_X130.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX130.M1 N_VSS_X130.M1_d N_92_X130.M1_g X130.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX130.M2 N_X130.8_X130.M2_d N_X130.6_X130.M2_g N_VSS_X130.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX130.M3 N_X130.9_X130.M3_d N_92_X130.M3_g N_X130.8_X130.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX130.M4 N_X130.8_X130.M4_d N_57_X130.M4_g N_X130.9_X130.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX130.M5 N_115_X130.M5_d N_X130.9_X130.M5_g N_VSS_X130.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX130.M6 N_X130.6_X130.M6_d N_57_X130.M6_g N_VDD_X130.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX130.M7 N_VDD_X130.M7_d N_92_X130.M7_g N_X130.6_X130.M6_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX130.M8 N_X130.9_X130.M8_d N_X130.6_X130.M8_g N_VDD_X130.M7_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX130.M9 X130.10 N_92_X130.M9_g N_X130.9_X130.M8_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX130.M10 N_VDD_X130.M10_d N_57_X130.M10_g X130.10 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX130.M11 N_115_X130.M11_d N_X130.9_X130.M11_g N_VDD_X130.M10_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX131.M0 X131.7 N_91_X131.M0_g N_X131.6_X131.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX131.M1 N_VSS_X131.M1_d N_112_X131.M1_g X131.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX131.M2 N_X131.8_X131.M2_d N_X131.6_X131.M2_g N_VSS_X131.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX131.M3 N_X131.9_X131.M3_d N_112_X131.M3_g N_X131.8_X131.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX131.M4 N_X131.8_X131.M4_d N_91_X131.M4_g N_X131.9_X131.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX131.M5 N_120_X131.M5_d N_X131.9_X131.M5_g N_VSS_X131.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX131.M6 N_X131.6_X131.M6_d N_91_X131.M6_g N_VDD_X131.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX131.M7 N_VDD_X131.M7_d N_112_X131.M7_g N_X131.6_X131.M6_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX131.M8 N_X131.9_X131.M8_d N_X131.6_X131.M8_g N_VDD_X131.M7_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX131.M9 X131.10 N_112_X131.M9_g N_X131.9_X131.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX131.M10 N_VDD_X131.M10_d N_91_X131.M10_g X131.10 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX131.M11 N_120_X131.M11_d N_X131.9_X131.M11_g N_VDD_X131.M10_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX132.M0 X132.7 N_134_X132.M0_g N_X132.6_X132.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX132.M1 N_VSS_X132.M1_d N_137_X132.M1_g X132.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX132.M2 N_X132.8_X132.M2_d N_X132.6_X132.M2_g N_VSS_X132.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX132.M3 N_X132.9_X132.M3_d N_137_X132.M3_g N_X132.8_X132.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX132.M4 N_X132.8_X132.M4_d N_134_X132.M4_g N_X132.9_X132.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX132.M5 N_141_X132.M5_d N_X132.9_X132.M5_g N_VSS_X132.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX132.M6 N_X132.6_X132.M6_d N_134_X132.M6_g N_VDD_X132.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX132.M7 N_VDD_X132.M7_d N_137_X132.M7_g N_X132.6_X132.M6_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX132.M8 N_X132.9_X132.M8_d N_X132.6_X132.M8_g N_VDD_X132.M7_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX132.M9 X132.10 N_137_X132.M9_g N_X132.9_X132.M8_d N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX132.M10 N_VDD_X132.M10_d N_134_X132.M10_g X132.10 N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX132.M11 N_141_X132.M11_d N_X132.9_X132.M11_g N_VDD_X132.M10_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX133.M0 X133.7 N_139_X133.M0_g N_X133.6_X133.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX133.M1 N_VSS_X133.M1_d N_142_X133.M1_g X133.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX133.M2 N_X133.8_X133.M2_d N_X133.6_X133.M2_g N_VSS_X133.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX133.M3 N_X133.9_X133.M3_d N_142_X133.M3_g N_X133.8_X133.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX133.M4 N_X133.8_X133.M4_d N_139_X133.M4_g N_X133.9_X133.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX133.M5 N_152_X133.M5_d N_X133.9_X133.M5_g N_VSS_X133.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX133.M6 N_X133.6_X133.M6_d N_139_X133.M6_g N_VDD_X133.M6_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX133.M7 N_VDD_X133.M7_d N_142_X133.M7_g N_X133.6_X133.M6_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX133.M8 N_X133.9_X133.M8_d N_X133.6_X133.M8_g N_VDD_X133.M7_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX133.M9 X133.10 N_142_X133.M9_g N_X133.9_X133.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX133.M10 N_VDD_X133.M10_d N_139_X133.M10_g X133.10 N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX133.M11 N_152_X133.M11_d N_X133.9_X133.M11_g N_VDD_X133.M10_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX134.M0 X134.7 N_95_X134.M0_g N_X134.6_X134.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX134.M1 N_VSS_X134.M1_d N_156_X134.M1_g X134.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX134.M2 N_X134.8_X134.M2_d N_X134.6_X134.M2_g N_VSS_X134.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX134.M3 N_X134.9_X134.M3_d N_156_X134.M3_g N_X134.8_X134.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX134.M4 N_X134.8_X134.M4_d N_95_X134.M4_g N_X134.9_X134.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX134.M5 N_158_X134.M5_d N_X134.9_X134.M5_g N_VSS_X134.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX134.M6 N_X134.6_X134.M6_d N_95_X134.M6_g N_VDD_X134.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX134.M7 N_VDD_X134.M7_d N_156_X134.M7_g N_X134.6_X134.M6_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX134.M8 N_X134.9_X134.M8_d N_X134.6_X134.M8_g N_VDD_X134.M7_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX134.M9 X134.10 N_156_X134.M9_g N_X134.9_X134.M8_d N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX134.M10 N_VDD_X134.M10_d N_95_X134.M10_g X134.10 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=2.24e-06
mX134.M11 N_158_X134.M11_d N_X134.9_X134.M11_g N_VDD_X134.M10_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX135.M0 X135.7 N_105_X135.M0_g N_X135.6_X135.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX135.M1 N_VSS_X135.M1_d N_153_X135.M1_g X135.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX135.M2 N_X135.8_X135.M2_d N_X135.6_X135.M2_g N_VSS_X135.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX135.M3 N_X135.9_X135.M3_d N_153_X135.M3_g N_X135.8_X135.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX135.M4 N_X135.8_X135.M4_d N_105_X135.M4_g N_X135.9_X135.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX135.M5 N_161_X135.M5_d N_X135.9_X135.M5_g N_VSS_X135.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX135.M6 N_X135.6_X135.M6_d N_105_X135.M6_g N_VDD_X135.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX135.M7 N_VDD_X135.M7_d N_153_X135.M7_g N_X135.6_X135.M6_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX135.M8 N_X135.9_X135.M8_d N_X135.6_X135.M8_g N_VDD_X135.M7_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX135.M9 X135.10 N_153_X135.M9_g N_X135.9_X135.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX135.M10 N_VDD_X135.M10_d N_105_X135.M10_g X135.10 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX135.M11 N_161_X135.M11_d N_X135.9_X135.M11_g N_VDD_X135.M10_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX136.M0 X136.7 N_170_X136.M0_g N_X136.6_X136.M0_s N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX136.M1 N_VSS_X136.M1_d N_177_X136.M1_g X136.7 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX136.M2 N_X136.8_X136.M2_d N_X136.6_X136.M2_g N_VSS_X136.M1_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX136.M3 N_X136.9_X136.M3_d N_177_X136.M3_g N_X136.8_X136.M2_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX136.M4 N_X136.8_X136.M4_d N_170_X136.M4_g N_X136.9_X136.M3_d N_VSS_X30.M0_b
+ NMOS L=1.4e-07 W=7.7e-07
mX136.M5 N_171_X136.M5_d N_X136.9_X136.M5_g N_VSS_X136.M5_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX136.M6 N_X136.6_X136.M6_d N_170_X136.M6_g N_VDD_X136.M6_s N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX136.M7 N_VDD_X136.M7_d N_177_X136.M7_g N_X136.6_X136.M6_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=1.19e-06
mX136.M8 N_X136.9_X136.M8_d N_X136.6_X136.M8_g N_VDD_X136.M7_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=1.19e-06
mX136.M9 X136.10 N_177_X136.M9_g N_X136.9_X136.M8_d N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX136.M10 N_VDD_X136.M10_d N_170_X136.M10_g X136.10 N_VDD_X31.M1_b PMOS
+ L=1.4e-07 W=2.24e-06
mX136.M11 N_171_X136.M11_d N_X136.9_X136.M11_g N_VDD_X136.M10_d N_VDD_X31.M1_b
+ PMOS L=1.4e-07 W=7.7e-07
mX137.M0 N_VSS_X137.M0_d N_33_X137.M0_g N_X137.7_X137.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX137.M1 X137.8 N_33_X137.M1_g N_VSS_X137.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX137.M2 N_X137.9_X137.M2_d N_39_X137.M2_g X137.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX137.M3 X137.10 N_31_X137.M3_g N_X137.9_X137.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX137.M4 N_VSS_X137.M4_d N_X137.7_X137.M4_g X137.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX137.M5 N_47_X137.M5_d N_X137.9_X137.M5_g N_VSS_X137.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX137.M6 N_VDD_X137.M6_d N_33_X137.M6_g N_X137.7_X137.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX137.M7 X137.11 N_33_X137.M7_g N_VDD_X137.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX137.M8 N_X137.9_X137.M8_d N_31_X137.M8_g X137.11 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX137.M9 X137.12 N_39_X137.M9_g N_X137.9_X137.M8_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX137.M10 N_VDD_X137.M10_d N_X137.7_X137.M10_g X137.12 N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX137.M11 N_47_X137.M11_d N_X137.9_X137.M11_g N_VDD_X137.M10_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX138.M0 N_VSS_X138.M0_d N_34_X138.M0_g N_X138.7_X138.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX138.M1 X138.8 N_34_X138.M1_g N_VSS_X138.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX138.M2 N_X138.9_X138.M2_d N_46_X138.M2_g X138.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX138.M3 X138.10 N_32_X138.M3_g N_X138.9_X138.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX138.M4 N_VSS_X138.M4_d N_X138.7_X138.M4_g X138.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX138.M5 N_57_X138.M5_d N_X138.9_X138.M5_g N_VSS_X138.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX138.M6 N_VDD_X138.M6_d N_34_X138.M6_g N_X138.7_X138.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX138.M7 X138.11 N_34_X138.M7_g N_VDD_X138.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX138.M8 N_X138.9_X138.M8_d N_32_X138.M8_g X138.11 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX138.M9 X138.12 N_46_X138.M9_g N_X138.9_X138.M8_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX138.M10 N_VDD_X138.M10_d N_X138.7_X138.M10_g X138.12 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX138.M11 N_57_X138.M11_d N_X138.9_X138.M11_g N_VDD_X138.M10_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX139.M0 N_VSS_X139.M0_d N_63_X139.M0_g N_X139.7_X139.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX139.M1 X139.8 N_63_X139.M1_g N_VSS_X139.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX139.M2 N_X139.9_X139.M2_d N_47_X139.M2_g X139.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX139.M3 X139.10 N_40_X139.M3_g N_X139.9_X139.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX139.M4 N_VSS_X139.M4_d N_X139.7_X139.M4_g X139.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX139.M5 N_82_X139.M5_d N_X139.9_X139.M5_g N_VSS_X139.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX139.M6 N_VDD_X139.M6_d N_63_X139.M6_g N_X139.7_X139.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX139.M7 X139.11 N_63_X139.M7_g N_VDD_X139.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX139.M8 N_X139.9_X139.M8_d N_40_X139.M8_g X139.11 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX139.M9 X139.12 N_47_X139.M9_g N_X139.9_X139.M8_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX139.M10 N_VDD_X139.M10_d N_X139.7_X139.M10_g X139.12 N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX139.M11 N_82_X139.M11_d N_X139.9_X139.M11_g N_VDD_X139.M10_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX140.M0 N_VSS_X140.M0_d N_71_X140.M0_g N_X140.7_X140.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX140.M1 X140.8 N_71_X140.M1_g N_VSS_X140.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX140.M2 N_X140.9_X140.M2_d N_84_X140.M2_g X140.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX140.M3 X140.10 N_64_X140.M3_g N_X140.9_X140.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX140.M4 N_VSS_X140.M4_d N_X140.7_X140.M4_g X140.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX140.M5 N_91_X140.M5_d N_X140.9_X140.M5_g N_VSS_X140.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX140.M6 N_VDD_X140.M6_d N_71_X140.M6_g N_X140.7_X140.M6_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX140.M7 X140.11 N_71_X140.M7_g N_VDD_X140.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX140.M8 N_X140.9_X140.M8_d N_64_X140.M8_g X140.11 N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX140.M9 X140.12 N_84_X140.M9_g N_X140.9_X140.M8_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX140.M10 N_VDD_X140.M10_d N_X140.7_X140.M10_g X140.12 N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX140.M11 N_91_X140.M11_d N_X140.9_X140.M11_g N_VDD_X140.M10_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX141.M0 N_VSS_X141.M0_d N_86_X141.M0_g N_X141.7_X141.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX141.M1 X141.8 N_86_X141.M1_g N_VSS_X141.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX141.M2 N_X141.9_X141.M2_d N_12_X141.M2_g X141.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX141.M3 X141.10 N_76_X141.M3_g N_X141.9_X141.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX141.M4 N_VSS_X141.M4_d N_X141.7_X141.M4_g X141.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX141.M5 N_46_X141.M5_d N_X141.9_X141.M5_g N_VSS_X141.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX141.M6 N_VDD_X141.M6_d N_86_X141.M6_g N_X141.7_X141.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX141.M7 X141.11 N_86_X141.M7_g N_VDD_X141.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX141.M8 N_X141.9_X141.M8_d N_76_X141.M8_g X141.11 N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX141.M9 X141.12 N_12_X141.M9_g N_X141.9_X141.M8_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX141.M10 N_VDD_X141.M10_d N_X141.7_X141.M10_g X141.12 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX141.M11 N_46_X141.M11_d N_X141.9_X141.M11_g N_VDD_X141.M10_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX142.M0 N_VSS_X142.M0_d N_78_X142.M0_g N_X142.7_X142.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX142.M1 X142.8 N_78_X142.M1_g N_VSS_X142.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX142.M2 N_X142.9_X142.M2_d N_85_X142.M2_g X142.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX142.M3 X142.10 N_53_X142.M3_g N_X142.9_X142.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX142.M4 N_VSS_X142.M4_d N_X142.7_X142.M4_g X142.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX142.M5 N_95_X142.M5_d N_X142.9_X142.M5_g N_VSS_X142.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX142.M6 N_VDD_X142.M6_d N_78_X142.M6_g N_X142.7_X142.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX142.M7 X142.11 N_78_X142.M7_g N_VDD_X142.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX142.M8 N_X142.9_X142.M8_d N_53_X142.M8_g X142.11 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX142.M9 X142.12 N_85_X142.M9_g N_X142.9_X142.M8_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX142.M10 N_VDD_X142.M10_d N_X142.7_X142.M10_g X142.12 N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX142.M11 N_95_X142.M11_d N_X142.9_X142.M11_g N_VDD_X142.M10_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX143.M0 N_VSS_X143.M0_d N_87_X143.M0_g N_X143.7_X143.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX143.M1 X143.8 N_87_X143.M1_g N_VSS_X143.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX143.M2 N_X143.9_X143.M2_d N_82_X143.M2_g X143.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX143.M3 X143.10 N_98_X143.M3_g N_X143.9_X143.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX143.M4 N_VSS_X143.M4_d N_X143.7_X143.M4_g X143.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX143.M5 N_84_X143.M5_d N_X143.9_X143.M5_g N_VSS_X143.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX143.M6 N_VDD_X143.M6_d N_87_X143.M6_g N_X143.7_X143.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX143.M7 X143.11 N_87_X143.M7_g N_VDD_X143.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX143.M8 N_X143.9_X143.M8_d N_98_X143.M8_g X143.11 N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX143.M9 X143.12 N_82_X143.M9_g N_X143.9_X143.M8_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX143.M10 N_VDD_X143.M10_d N_X143.7_X143.M10_g X143.12 N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX143.M11 N_84_X143.M11_d N_X143.9_X143.M11_g N_VDD_X143.M10_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX144.M0 N_VSS_X144.M0_d N_92_X144.M0_g N_X144.7_X144.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX144.M1 X144.8 N_92_X144.M1_g N_VSS_X144.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX144.M2 N_X144.9_X144.M2_d N_57_X144.M2_g X144.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX144.M3 X144.10 N_99_X144.M3_g N_X144.9_X144.M2_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX144.M4 N_VSS_X144.M4_d N_X144.7_X144.M4_g X144.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX144.M5 N_101_X144.M5_d N_X144.9_X144.M5_g N_VSS_X144.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX144.M6 N_VDD_X144.M6_d N_92_X144.M6_g N_X144.7_X144.M6_s N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX144.M7 X144.11 N_92_X144.M7_g N_VDD_X144.M6_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX144.M8 N_X144.9_X144.M8_d N_99_X144.M8_g X144.11 N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX144.M9 X144.12 N_57_X144.M9_g N_X144.9_X144.M8_d N_VDD_X36.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX144.M10 N_VDD_X144.M10_d N_X144.7_X144.M10_g X144.12 N_VDD_X36.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX144.M11 N_101_X144.M11_d N_X144.9_X144.M11_g N_VDD_X144.M10_d N_VDD_X36.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX145.M0 N_VSS_X145.M0_d N_103_X145.M0_g N_X145.7_X145.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX145.M1 X145.8 N_103_X145.M1_g N_VSS_X145.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX145.M2 N_X145.9_X145.M2_d N_100_X145.M2_g X145.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX145.M3 X145.10 N_108_X145.M3_g N_X145.9_X145.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX145.M4 N_VSS_X145.M4_d N_X145.7_X145.M4_g X145.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX145.M5 N_85_X145.M5_d N_X145.9_X145.M5_g N_VSS_X145.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX145.M6 N_VDD_X145.M6_d N_103_X145.M6_g N_X145.7_X145.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX145.M7 X145.11 N_103_X145.M7_g N_VDD_X145.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX145.M8 N_X145.9_X145.M8_d N_108_X145.M8_g X145.11 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX145.M9 X145.12 N_100_X145.M9_g N_X145.9_X145.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX145.M10 N_VDD_X145.M10_d N_X145.7_X145.M10_g X145.12 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX145.M11 N_85_X145.M11_d N_X145.9_X145.M11_g N_VDD_X145.M10_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX146.M0 N_VSS_X146.M0_d N_109_X146.M0_g N_X146.7_X146.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX146.M1 X146.8 N_109_X146.M1_g N_VSS_X146.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX146.M2 N_X146.9_X146.M2_d N_101_X146.M2_g X146.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX146.M3 X146.10 N_102_X146.M3_g N_X146.9_X146.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX146.M4 N_VSS_X146.M4_d N_X146.7_X146.M4_g X146.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX146.M5 N_105_X146.M5_d N_X146.9_X146.M5_g N_VSS_X146.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX146.M6 N_VDD_X146.M6_d N_109_X146.M6_g N_X146.7_X146.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX146.M7 X146.11 N_109_X146.M7_g N_VDD_X146.M6_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX146.M8 N_X146.9_X146.M8_d N_102_X146.M8_g X146.11 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX146.M9 X146.12 N_101_X146.M9_g N_X146.9_X146.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX146.M10 N_VDD_X146.M10_d N_X146.7_X146.M10_g X146.12 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX146.M11 N_105_X146.M11_d N_X146.9_X146.M11_g N_VDD_X146.M10_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX147.M0 N_VSS_X147.M0_d N_112_X147.M0_g N_X147.7_X147.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX147.M1 X147.8 N_112_X147.M1_g N_VSS_X147.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX147.M2 N_X147.9_X147.M2_d N_91_X147.M2_g X147.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX147.M3 X147.10 N_113_X147.M3_g N_X147.9_X147.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX147.M4 N_VSS_X147.M4_d N_X147.7_X147.M4_g X147.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX147.M5 N_100_X147.M5_d N_X147.9_X147.M5_g N_VSS_X147.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX147.M6 N_VDD_X147.M6_d N_112_X147.M6_g N_X147.7_X147.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX147.M7 X147.11 N_112_X147.M7_g N_VDD_X147.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX147.M8 N_X147.9_X147.M8_d N_113_X147.M8_g X147.11 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX147.M9 X147.12 N_91_X147.M9_g N_X147.9_X147.M8_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX147.M10 N_VDD_X147.M10_d N_X147.7_X147.M10_g X147.12 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX147.M11 N_100_X147.M11_d N_X147.9_X147.M11_g N_VDD_X147.M10_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX148.M0 N_VSS_X148.M0_d N_142_X148.M0_g N_X148.7_X148.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX148.M1 X148.8 N_142_X148.M1_g N_VSS_X148.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX148.M2 N_X148.9_X148.M2_d N_139_X148.M2_g X148.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX148.M3 X148.10 N_144_X148.M3_g N_X148.9_X148.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX148.M4 N_VSS_X148.M4_d N_X148.7_X148.M4_g X148.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX148.M5 N_39_X148.M5_d N_X148.9_X148.M5_g N_VSS_X148.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX148.M6 N_VDD_X148.M6_d N_142_X148.M6_g N_X148.7_X148.M6_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX148.M7 X148.11 N_142_X148.M7_g N_VDD_X148.M6_d N_VDD_X34.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX148.M8 N_X148.9_X148.M8_d N_144_X148.M8_g X148.11 N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX148.M9 X148.12 N_139_X148.M9_g N_X148.9_X148.M8_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX148.M10 N_VDD_X148.M10_d N_X148.7_X148.M10_g X148.12 N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX148.M11 N_39_X148.M11_d N_X148.9_X148.M11_g N_VDD_X148.M10_d N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX149.M0 N_VSS_X149.M0_d N_153_X149.M0_g N_X149.7_X149.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX149.M1 X149.8 N_153_X149.M1_g N_VSS_X149.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX149.M2 N_X149.9_X149.M2_d N_105_X149.M2_g X149.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX149.M3 X149.10 N_146_X149.M3_g N_X149.9_X149.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX149.M4 N_VSS_X149.M4_d N_X149.7_X149.M4_g X149.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX149.M5 N_139_X149.M5_d N_X149.9_X149.M5_g N_VSS_X149.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX149.M6 N_VDD_X149.M6_d N_153_X149.M6_g N_X149.7_X149.M6_s N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX149.M7 X149.11 N_153_X149.M7_g N_VDD_X149.M6_d N_VDD_X37.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX149.M8 N_X149.9_X149.M8_d N_146_X149.M8_g X149.11 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX149.M9 X149.12 N_105_X149.M9_g N_X149.9_X149.M8_d N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX149.M10 N_VDD_X149.M10_d N_X149.7_X149.M10_g X149.12 N_VDD_X37.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX149.M11 N_139_X149.M11_d N_X149.9_X149.M11_g N_VDD_X149.M10_d N_VDD_X37.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX150.M0 N_VSS_X150.M0_d N_156_X150.M0_g N_X150.7_X150.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX150.M1 X150.8 N_156_X150.M1_g N_VSS_X150.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX150.M2 N_X150.9_X150.M2_d N_95_X150.M2_g X150.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX150.M3 X150.10 N_162_X150.M3_g N_X150.9_X150.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX150.M4 N_VSS_X150.M4_d N_X150.7_X150.M4_g X150.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX150.M5 N_170_X150.M5_d N_X150.9_X150.M5_g N_VSS_X150.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX150.M6 N_VDD_X150.M6_d N_156_X150.M6_g N_X150.7_X150.M6_s N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX150.M7 X150.11 N_156_X150.M7_g N_VDD_X150.M6_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX150.M8 N_X150.9_X150.M8_d N_162_X150.M8_g X150.11 N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX150.M9 X150.12 N_95_X150.M9_g N_X150.9_X150.M8_d N_VDD_X30.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX150.M10 N_VDD_X150.M10_d N_X150.7_X150.M10_g X150.12 N_VDD_X30.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX150.M11 N_170_X150.M11_d N_X150.9_X150.M11_g N_VDD_X150.M10_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX151.M0 N_VSS_X151.M0_d N_177_X151.M0_g N_X151.7_X151.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX151.M1 X151.8 N_177_X151.M1_g N_VSS_X151.M0_d N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX151.M2 N_X151.9_X151.M2_d N_170_X151.M2_g X151.8 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX151.M3 X151.10 N_173_X151.M3_g N_X151.9_X151.M2_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX151.M4 N_VSS_X151.M4_d N_X151.7_X151.M4_g X151.10 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX151.M5 N_148_X151.M5_d N_X151.9_X151.M5_g N_VSS_X151.M4_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX151.M6 N_VDD_X151.M6_d N_177_X151.M6_g N_X151.7_X151.M6_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX151.M7 X151.11 N_177_X151.M7_g N_VDD_X151.M6_d N_VDD_X44.M1_b PMOS L=1.4e-07
+ W=1.54e-06
mX151.M8 N_X151.9_X151.M8_d N_173_X151.M8_g X151.11 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX151.M9 X151.12 N_170_X151.M9_g N_X151.9_X151.M8_d N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX151.M10 N_VDD_X151.M10_d N_X151.7_X151.M10_g X151.12 N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX151.M11 N_148_X151.M11_d N_X151.9_X151.M11_g N_VDD_X151.M10_d N_VDD_X44.M1_b
+ PMOS L=1.4e-07 W=1.54e-06
mX152.M0 N_37_X152.M0_d N_5_X152.M0_g N_VSS_X152.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX152.M1 N_37_X152.M1_d N_5_X152.M1_g N_VDD_X152.M1_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX153.M0 N_154_X153.M0_d N_5_X153.M0_g N_VSS_X153.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX153.M1 N_154_X153.M1_d N_5_X153.M1_g N_VDD_X153.M1_s N_VDD_X44.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX154.M0 X154.6 N_CONTROL[1]_X154.M0_g N_VSS_X154.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX154.M1 N_117_X154.M1_d N_125_X154.M1_g X154.6 N_VSS_X30.M0_b NMOS L=1.4e-07
+ W=7.7e-07
mX154.M2 N_117_X154.M2_d N_CONTROL[1]_X154.M2_g N_VDD_X154.M2_s N_VDD_X34.M1_b
+ PMOS L=1.4e-07 W=1.05e-06
mX154.M3 N_VDD_X154.M3_d N_125_X154.M3_g N_117_X154.M2_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.05e-06
mX155.M0 X155.6 N_CONTROL[1]_X155.M0_g N_VSS_X155.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX155.M1 N_134_X155.M1_d N_CONTROL[0]_X155.M1_g X155.6 N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX155.M2 N_134_X155.M2_d N_CONTROL[1]_X155.M2_g N_VDD_X155.M2_s N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.05e-06
mX155.M3 N_VDD_X155.M3_d N_CONTROL[0]_X155.M3_g N_134_X155.M2_d N_VDD_X30.M1_b
+ PMOS L=1.4e-07 W=1.05e-06
mX156.M0 N_VSS_X156.M0_d N_117_X156.M0_g N_X156.5_X156.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX156.M1 N_28_X156.M1_d N_X156.5_X156.M1_g N_VSS_X156.M0_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX156.M2 N_VDD_X156.M2_d N_117_X156.M2_g N_X156.5_X156.M2_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX156.M3 N_28_X156.M3_d N_X156.5_X156.M3_g N_VDD_X156.M2_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
mX157.M0 N_VSS_X157.M0_d N_117_X157.M0_g N_X157.5_X157.M0_s N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=3.5e-07
mX157.M1 N_70_X157.M1_d N_X157.5_X157.M1_g N_VSS_X157.M0_d N_VSS_X30.M0_b NMOS
+ L=1.4e-07 W=7.7e-07
mX157.M2 N_VDD_X157.M2_d N_117_X157.M2_g N_X157.5_X157.M2_s N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=7.7e-07
mX157.M3 N_70_X157.M3_d N_X157.5_X157.M3_g N_VDD_X157.M2_d N_VDD_X34.M1_b PMOS
+ L=1.4e-07 W=1.54e-06
*
.include "miniALU16.pex.netlist.MINIALU16.pxi"
*
.ends
*
*
