--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/v/s/vsouyang/Documents/6.111/bobateam/basic_graphics/lab3ponggame.ise
-intstyle ise -v 3 -s 4 -xml lab3 lab3.ncd -o lab3.twr lab3.pcf -ucf labkit.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    2.530(R)|    0.799(R)|clock_65mhz       |   0.000|
button_enter|    2.011(R)|    0.772(R)|clock_65mhz       |   0.000|
button_up   |    3.519(R)|   -0.216(R)|clock_65mhz       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
led<2>          |   17.702(R)|clock_65mhz       |   0.000|
led<3>          |   15.211(R)|clock_65mhz       |   0.000|
led<4>          |   14.128(R)|clock_65mhz       |   0.000|
vga_out_blank_b |   13.690(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   14.798(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   15.128(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   16.244(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   16.542(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   16.474(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   16.771(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   17.037(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   17.336(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   16.754(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   14.789(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   17.270(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   17.106(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   16.144(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   14.496(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   16.445(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.498(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.756(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   14.782(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   16.527(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   15.093(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   14.478(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   16.735(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   15.389(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   16.423(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.751(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   13.369(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   18.365|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.446|
switch<0>      |led<0>             |    6.115|
switch<1>      |led<1>             |    6.833|
---------------+-------------------+---------+


Analysis completed Sat Dec  9 18:28:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



