0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.srcs/sources_1/new/Full_Adder.v,1586848025,verilog,,C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.srcs/sources_1/new/Half_Adder.v,,Full_Adder,,,,,,,,
C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.srcs/sources_1/new/Half_Adder.v,1586850016,verilog,,C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.srcs/sources_1/new/Testbench.v,,Half_Adder,,,,,,,,
C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.srcs/sources_1/new/Project_Top.v,1586848326,verilog,,,,Project_Top,,,,,,,,
C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.srcs/sources_1/new/Testbench.v,1586848070,verilog,,C:/Users/rlatj/OneDrive/Full_Adder_Project/Full_Adder_Project.srcs/sources_1/new/Project_Top.v,,Testbench,,,,,,,,
