git clone --depth 1 --no-tags https://github.com/ChinmaiVignyaKolli/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527751133
git clone --depth 1 --no-tags https://github.com/utn-ba-rf-lab/pf-2019-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531287294
git clone --depth 1 --no-tags https://github.com/meterglost/HCMUT-CO1025-LogicDesignHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528055623
git clone --depth 1 --no-tags https://github.com/dazhuang17/AXI4_Lite_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525347139
git clone --depth 1 --no-tags https://github.com/AbanoubSamir004/ALU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525666529
git clone --depth 1 --no-tags https://github.com/javed-alam01/Serial-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528121535
git clone --depth 1 --no-tags https://github.com/omarzalah/ALU-with-decoder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528118869
git clone --depth 1 --no-tags https://github.com/ericsmi/tinytapeout_popcnt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526424856
git clone --depth 1 --no-tags https://github.com/chandrapavansai/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526902360
git clone --depth 1 --no-tags https://github.com/213070088/Design-of-Logarithmic-Adder-using-Brent-Kung-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525118823
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/Pipelined-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525167669
git clone --depth 1 --no-tags https://github.com/yamchanz/ECE411-PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524703597
git clone --depth 1 --no-tags https://github.com/srinivasgazula/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525405513
git clone --depth 1 --no-tags https://github.com/hermitgunner/asynchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526626228
git clone --depth 1 --no-tags https://github.com/markuslyq/Megaman-vs-Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526672917
git clone --depth 1 --no-tags https://github.com/jaisanubhav/Dadda_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526599639
git clone --depth 1 --no-tags https://github.com/PriyanshKasyap/6-Stage-Pipelined-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526567021
git clone --depth 1 --no-tags https://github.com/luanvt1/boom_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527123363
git clone --depth 1 --no-tags https://github.com/ChinmaiVignyaKolli/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527751598
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/BasicBlocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528619665
git clone --depth 1 --no-tags https://github.com/nikaemami/MIPS_Processor_SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529216582
git clone --depth 1 --no-tags https://github.com/gustavozmprn/SD-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529333431
git clone --depth 1 --no-tags https://github.com/jasteve4/super-duper-garbanzo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529248833
git clone --depth 1 --no-tags https://github.com/Deutschkiller/module_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529278502
git clone --depth 1 --no-tags https://github.com/ThiiagoMoura/Projeto-lasd_fechadura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529035552
git clone --depth 1 --no-tags https://github.com/AlyElruby/SQBM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529857707
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529713683
git clone --depth 1 --no-tags https://github.com/derhexenmeister/tinytapeout_nco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529712920
git clone --depth 1 --no-tags https://github.com/antittelbaugh/ECE-369A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530372010
git clone --depth 1 --no-tags https://github.com/bessembhiri/Digital_Electronics_adder_4bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530631723
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/ipc_reference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530475699
git clone --depth 1 --no-tags https://github.com/risingstar213/SuperTinyRiscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530641824
git clone --depth 1 --no-tags https://github.com/Abhirajj23/5-stage-pipelined-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529699785
git clone --depth 1 --no-tags https://github.com/derhexenmeister/tinytapeout_updwnbcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529740525
git clone --depth 1 --no-tags https://github.com/Alexluwh/AD7683_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530234752
git clone --depth 1 --no-tags https://github.com/TomKeddie/tinytapeout-2022-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530294398
git clone --depth 1 --no-tags https://github.com/madlee08/IE0523_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527072638
git clone --depth 1 --no-tags https://github.com/alyssonkelvim/random-forest-gpu-maker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527764579
git clone --depth 1 --no-tags https://github.com/Yashwecan2/LUT-Optimization-for-Memory-Based-Computation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526092843
git clone --depth 1 --no-tags https://github.com/nimeshshedge/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526315368
git clone --depth 1 --no-tags https://github.com/CyanGuo/Bus-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524949268
git clone --depth 1 --no-tags https://github.com/Akansh-Agarwal/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525072065
git clone --depth 1 --no-tags https://github.com/Souhardya-Mondal/Implementation-of-8x8-Dadda-and-Wallace-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525257094
git clone --depth 1 --no-tags https://github.com/sg05060/SDS_HEIR_PROJECT_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525272276
git clone --depth 1 --no-tags https://github.com/Subhadip-Sen/Asynchronous_Fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526144155
git clone --depth 1 --no-tags https://github.com/duyquan27/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528509383
git clone --depth 1 --no-tags https://github.com/fluxfocus/jdtt-logic1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530227877
git clone --depth 1 --no-tags https://github.com/mrubin02/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530862627
git clone --depth 1 --no-tags https://github.com/burtyb/srld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530785717
git clone --depth 1 --no-tags https://github.com/DuaneSand/primefact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530851360
git clone --depth 1 --no-tags https://github.com/toybuilder/learn-tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531157924
git clone --depth 1 --no-tags https://github.com/mametarou967/nios2pio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524935802
git clone --depth 1 --no-tags https://github.com/b06611033/Pipelined-CPU-L1-Data-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525184316
git clone --depth 1 --no-tags https://github.com/Jagadeesh100100/Asynchronous-read-and-write-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524968606
git clone --depth 1 --no-tags https://github.com/Dhruv-Kumar-1/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524650886
git clone --depth 1 --no-tags https://github.com/manijith/DADDA_MULTILPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525113750
git clone --depth 1 --no-tags https://github.com/lifpnc/svb_vit74_drv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525307953
git clone --depth 1 --no-tags https://github.com/Mahi36/16-Bit-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525430782
git clone --depth 1 --no-tags https://github.com/flyingpig14/AD5761R.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526440573
git clone --depth 1 --no-tags https://github.com/tigerfan/pcm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526433204
git clone --depth 1 --no-tags https://github.com/Arch1610/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526354102
git clone --depth 1 --no-tags https://github.com/rahulgaud/6-stage-Pipelined-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526553447
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526671417
git clone --depth 1 --no-tags https://github.com/MariamFarouk26/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526702375
git clone --depth 1 --no-tags https://github.com/ammar89/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526661736
git clone --depth 1 --no-tags https://github.com/SakshamKamath/A-Simple-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528767103
git clone --depth 1 --no-tags https://github.com/javed-alam01/Real-time-digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529134702
git clone --depth 1 --no-tags https://github.com/AidanMedcalf/caravel_analog_synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528143102
git clone --depth 1 --no-tags https://github.com/pkuligowski/tinytapeout_tmr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529890357
git clone --depth 1 --no-tags https://github.com/coralmw/tinytapeout-css-feedback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529963034
git clone --depth 1 --no-tags https://github.com/OmarAshour8/Feedback-ADC-using-Veriloga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529901237
git clone --depth 1 --no-tags https://github.com/ArslanNust/Raptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530501842
git clone --depth 1 --no-tags https://github.com/gregdavill/tinytapeout-wokwi-74x1G00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529722845
git clone --depth 1 --no-tags https://github.com/r-a-hoggarth/tinytapeGaloisLFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530302408
git clone --depth 1 --no-tags https://github.com/gr33nka/pl-RISC-V-for-the-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528047272
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/caravel_walk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526582412
git clone --depth 1 --no-tags https://github.com/user-4314/operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528465987
git clone --depth 1 --no-tags https://github.com/nurirfansyah/caravel_analogits0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527086616
git clone --depth 1 --no-tags https://github.com/akrambonny/MIPS_Single_Cycle_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527459862
git clone --depth 1 --no-tags https://github.com/jonathanhurtado/proyec_prueba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527625663
git clone --depth 1 --no-tags https://github.com/udayhasan-buet/user_proj_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527398994
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/caravel_user_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527483814
git clone --depth 1 --no-tags https://github.com/OIhroDIL/miltyi_disp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527486697
git clone --depth 1 --no-tags https://github.com/nitinmukeshgithub/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527661383
git clone --depth 1 --no-tags https://github.com/Harshkadole/Bus-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528819290
git clone --depth 1 --no-tags https://github.com/DanielBarrios2190/mul32_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528182833
git clone --depth 1 --no-tags https://github.com/nikaemami/MIPS_Processor_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529218188
git clone --depth 1 --no-tags https://github.com/ringokin/sprint-10-LASD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529455103
git clone --depth 1 --no-tags https://github.com/ongzhihong/EE2026-Digital-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525227644
git clone --depth 1 --no-tags https://github.com/amanshaikh45/4-bit-Dadda_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528322672
git clone --depth 1 --no-tags https://github.com/ShuminR/project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527714896
git clone --depth 1 --no-tags https://github.com/PriyanshKasyap/Design-of-8-x-8-Dadda-Wallace-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525471178
git clone --depth 1 --no-tags https://github.com/be1ieve/accomdemy_rv32i_will.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524553217
git clone --depth 1 --no-tags https://github.com/luca-rassi/EEA-25.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529019046
git clone --depth 1 --no-tags https://github.com/grecuandrei/VLSI-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528912093
git clone --depth 1 --no-tags https://github.com/Kunzro/Reinforcement_Learning_for_Logic_Optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528375266
git clone --depth 1 --no-tags https://github.com/Harshkadole/Asynchronous_First-in-first-out-stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528830442
