<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 31st Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 31st Design Automation Conference" title="Proceedings of the 31st Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1994/DAC-1994.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Michael J. Lorenzetti<br/><em>Proceedings of the 31st Design Automation Conference</em><br/>DAC, 1994.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1994">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+31st+Design+Automation+Conference%22">Scholar</a><hr/><a href="http://dl.acm.org/citation.cfm?id=196244">ACM DL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1994,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=196244">196244</a>",
</span>	address       = "San Diego, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Michael_J_Lorenzetti.html">Michael J. Lorenzetti</a>",
<span id="isbn">	isbn          = "0-7803-1836-6",
</span>	publisher     = "{ACM Press}",
	title         = "{Proceedings of the 31st Design Automation Conference}",
	year          = 1994,
}</pre>
</div>
<hr/>
<h3>Contents (135 items)</h3><dl class="toc"><div class="rbox"><span class="tag">24 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">16 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">16 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">10 ×<a href="tag/fault.html">#fault</a></span><br/><span class="tag">10 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">9 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">9 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">9 ×<a href="tag/optimisation.html">#optimisation</a></span><br/><span class="tag">9 ×<a href="tag/testing.html">#testing</a></span><br/></div><dt><a href="DAC-1994-ChouB.html">DAC-1994-ChouB</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems (<abbr title="Pai H. Chou">PHC</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1994-HuangD.html">DAC-1994-HuangD</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Instruction Sets for Pipelined Microprocessors (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 5–11.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-MonteiroDL.html">DAC-1994-MonteiroDL</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits (<abbr title="José C. Monteiro">JCM</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 12–17.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-TsuiPD.html">DAC-1994-TsuiPD</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs (<abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 18–23.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-OchottaRC.html">DAC-1994-OchottaRC</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits (<abbr title="Emil S. Ochotta">ESO</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 24–30.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-CharbonMPS.html">DAC-1994-CharbonMPS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Simultaneous Placement and Module Optimization of Analog IC’s (<abbr title="Edoardo Charbon">EC</abbr>, <abbr title="Enrico Malavasi">EM</abbr>, <abbr title="Davide Pandini">DP</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 31–35.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-MehrotraFL.html">DAC-1994-MehrotraFL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Wentai Liu">WL</abbr>), pp. 36–40.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Prabhu.html">DAC-1994-Prabhu</a></dt><dd>Management Issues in Eda (<abbr title="Ajit M. Prabhu">AMP</abbr>), pp. 41–47.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-CostelloRGHFCC.html">DAC-1994-CostelloRGHFCC</a> <span class="tag"><a href="tag/future%20of.html" title="future of">#future of</a></span></dt><dd>Executive Perspective and Vision of the Future of EDA (Panel) (<abbr title="Joseph B. Costello">JBC</abbr>, <abbr title="Walden C. Rhines">WCR</abbr>, <abbr title="Aart J. de Geus">AJdG</abbr>, <abbr title="Alain Hanover">AH</abbr>, <abbr title="Doug Fairbairn">DF</abbr>, <abbr title="Rick Carlson">RC</abbr>, <abbr title="Ronald Collett">RC</abbr>), p. 48.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-JongL.html">DAC-1994-JongL</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span></dt><dd>A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules (<abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 49–55.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-KondratyevKLVY.html">DAC-1994-KondratyevKLVY</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>Basic Gate Implementation of Speed-Independent Circuits (<abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Peter Vanbekbergen">PV</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 56–62.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-PuriG.html">DAC-1994-PuriG</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Modular Partitioning Approach for Asynchronous Circuit Synthesis (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Jun Gu">JG</abbr>), pp. 63–69.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-NielsenK.html">DAC-1994-NielsenK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Performance Analysis Based on Timing Simulation (<abbr title="Christian D. Nielsen">CDN</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 70–76.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-AsharM.html">DAC-1994-AsharM</a> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Implicit Computation of Minimum-Cost Feedback-Vertex Sets for Partial Scan and Other Applications (<abbr title="Pranav Ashar">PA</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 77–80.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1994-ChakradharBA.html">DAC-1994-ChakradharBA</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An Exact Algorithm for Selecting Partial Scan Flip-Flops (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Arun Balakrishnan">AB</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-ChakradharD.html">DAC-1994-ChakradharD</a></dt><dd>Resynthesis and Retiming for Optimum Partial Scan (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 87–93.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-FangG.html">DAC-1994-FangG</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Clock Grouping: A Low Cost DFT Methodology for Delay Testing (<abbr title="Wen-Chang Fang">WCF</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-LamBS.html">DAC-1994-LamBS</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Exact Minimum Cycle Times for Finite State Machines (<abbr title="William K. C. Lam">WKCL</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 100–105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-WalkupB.html">DAC-1994-WalkupB</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Interface Timing Verification with Application to Synthesis (<abbr title="Elizabeth A. Walkup">EAW</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 106–112.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-GuptaS.html">DAC-1994-GuptaS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs (<abbr title="Anurag P. Gupta">APG</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 113–119.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-DagaB.html">DAC-1994-DagaB</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>The Minimization and Decomposition of Interface State Machines (<abbr title="Ajay J. Daga">AJD</abbr>, <abbr title="William P. Birmingham">WPB</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-JyuM.html">DAC-1994-JyuM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Statistical Delay Modeling in Logic Design and Synthesis (<abbr title="Horng-Fei Jyu">HFJ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 126–130.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Murphy.html">DAC-1994-Murphy</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Partnering with EDA Vendors: Tips, Techniques, and the Role of Standards (<abbr title="Sean Murphy">SM</abbr>), pp. 131–134.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1994-Maly.html">DAC-1994-Maly</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Cost of Silicon Viewed from VLSI Design Perspective (<abbr title="Wojciech Maly">WM</abbr>), pp. 135–142.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1994-VerbauwhedeSR.html">DAC-1994-VerbauwhedeSR</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Memory Estimation for High Level Synthesis (<abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Chris J. Scheers">CJS</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 143–148.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KolsonND.html">DAC-1994-KolsonND</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Minimization of Memory Traffic in High-Level Synthesis (<abbr title="David J. Kolson">DJK</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 149–154.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-AloqeelyC.html">DAC-1994-AloqeelyC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Sequencer-Based Data Path Synthesis of Regular Iterative Algorithms (<abbr title="Mohammed Aloqeely">MA</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 155–160.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-Fernandez.html">DAC-1994-Fernandez</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span></dt><dd>Intellectual Property Protection in the EDA Industry (<abbr title="Dennis S. Fernandez">DSF</abbr>), pp. 161–163.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1994-CleemputDBCHLF.html">DAC-1994-CleemputDBCHLF</a> <span class="tag"><a href="tag/community.html" title="community">#community</a></span></dt><dd>Software Patents and Their Potential Impact on the EDA Community (Panel) (<abbr title="William M. van Cleemput">WMvC</abbr>, <abbr title="Ewald Detjens">ED</abbr>, <abbr title="Herman Beke">HB</abbr>, <abbr title="George C. Chen">GCC</abbr>, <abbr title="Joseph Hustein">JH</abbr>, <abbr title="William Lattin">WL</abbr>, <abbr title="Dennis S. Fernandez">DSF</abbr>), p. 164.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-ZhuW.html">DAC-1994-ZhuW</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing of FPGAs (<abbr title="Kai Zhu">KZ</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-SunL.html">DAC-1994-SunL</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture (<abbr title="Yachyang Sun">YS</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 171–176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-HaradaK.html">DAC-1994-HaradaK</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI’s (<abbr title="Ikuo Harada">IH</abbr>, <abbr title="Hitoshi Kitazawa">HK</abbr>), pp. 177–181.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-MadhwapathySBP.html">DAC-1994-MadhwapathySBP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Unified Approach to Multilayer Over-the-Cell Routing (<abbr title="Sreekrishna Madhwapathy">SM</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Siddharth Bhingarde">SB</abbr>, <abbr title="Anand Panyam">AP</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-BunzaSJSMF.html">DAC-1994-BunzaSJSMF</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>PESDA and Design Abstraction: How High is Up? (Panel) (<abbr title="Geoffrey Bunza">GB</abbr>, <abbr title="Steve Schulz">SS</abbr>, <abbr title="Tommy Jansson">TJ</abbr>, <abbr title="Alex Silbey">AS</abbr>, <abbr title="Steve Ma">SM</abbr>, <abbr title="Edward H. Frank">EHF</abbr>), p. 188.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-PotkonjakSC.html">DAC-1994-PotkonjakSC</a> <span class="tag"><a href="tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching (<abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-BhattacharyaDB.html">DAC-1994-BhattacharyaDB</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Clock Period Optimization During Resource Sharing and Assignment (<abbr title="Subhrajit Bhattacharya">SB</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Franc Brglez">FB</abbr>), pp. 195–200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-PotkonjakD.html">DAC-1994-PotkonjakD</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimizing Resource Utilization and Testability Using Hot Potato Techniques (<abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 201–205.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-HarrisO.html">DAC-1994-HarrisO</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Microarchitectural Synthesis of VLSI Designs with High Test Concurrency (<abbr title="Ian G. Harris">IGH</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-TomitaYSH.html">DAC-1994-TomitaYSH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Rectification of Multiple Logic Design Errors in Multiple Output Circuits (<abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Tamotsu Yamamoto">TY</abbr>, <abbr title="Fuminori Sumikawa">FS</abbr>, <abbr title="Kotaro Hirano">KH</abbr>), pp. 212–217.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KuehlmannCSL.html">DAC-1994-KuehlmannCSL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Error Diagnosis for Transistor-Level Verification (<abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="David Ihsin Cheng">DIC</abbr>, <abbr title="Arvind Srinivasan">AS</abbr>, <abbr title="David P. LaPotin">DPL</abbr>), pp. 218–224.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-ShipleHSB.html">DAC-1994-ShipleHSB</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Heuristic Minimization of BDDs Using Don’t Cares (<abbr title="Thomas R. Shiple">TRS</abbr>, <abbr title="Ramin Hojati">RH</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 225–231.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-ZhuW94a.html">DAC-1994-ZhuW94a</a></dt><dd>Clock Skew Minimization During FPGA Placement (<abbr title="Kai Zhu">KZ</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KuznarBZ.html">DAC-1994-KuznarBZ</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect (<abbr title="Roman Kuznar">RK</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Baldomir Zajc">BZ</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-ChouLCDL.html">DAC-1994-ChouLCDL</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Circuit Partitioning for Huge Logic Emulation Systems (<abbr title="Nan-Chi Chou">NCC</abbr>, <abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Wei-Jin Dai">WJD</abbr>, <abbr title="Rodney Lindelof">RL</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-GuptaCDP.html">DAC-1994-GuptaCDP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Experience with Image Compression Chip Design using Unified System Construction Tools (<abbr title="Pravil Gupta">PG</abbr>, <abbr title="Chih-Tung Chen">CTC</abbr>, <abbr title="J. C. DeSouza-Batista">JCDB</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-KeeSGK.html">DAC-1994-KeeSGK</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>The Use of CAD Frameworks in a CIM Environment (<abbr title="Wang Tek Kee">WTK</abbr>, <abbr title="Dennis Sng">DS</abbr>, <abbr title="Jacob Gan">JG</abbr>, <abbr title="Low Kin Kiong">LKK</abbr>), pp. 257–261.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-TeraiGNSO.html">DAC-1994-TeraiGNSO</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1 (<abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Kazutoshi Gemma">KG</abbr>, <abbr title="Yohsuke Nagao">YN</abbr>, <abbr title="Yasuo Satoh">YS</abbr>, <abbr title="Yasuhiro Ohno">YO</abbr>), pp. 262–269.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1994-HachtelMPS.html">DAC-1994-HachtelMPS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Probabilistic Analysis of Large Finite State Machines (<abbr title="Gary D. Hachtel">GDH</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Abelardo Pardo">AP</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 270–275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-HuYD.html">DAC-1994-HuYD</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>New Techniques for Efficient Verification with Implicitly Conjoined BDDs (<abbr title="Alan J. Hu">AJH</abbr>, <abbr title="Gary York">GY</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 276–282.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-AzizTB.html">DAC-1994-AzizTB</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>BDD Variable Ordering for Interacting Finite State Machines (<abbr title="Adnan Aziz">AA</abbr>, <abbr title="Serdar Tasiran">ST</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 283–288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-CabodiCQ.html">DAC-1994-CabodiCQ</a> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 289–293.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-AbrahamKPdDLSW.html">DAC-1994-AbrahamKPdDLSW</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Microprocessor Testing: Which Technique is Best? (Panel) (<abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Sandip Kundu">SK</abbr>, <abbr title="Janak H. Patel">JHP</abbr>, <abbr title="Manuel A. d'Abreu">MAd</abbr>, <abbr title="Bulent I. Dervisoglu">BID</abbr>, <abbr title="Marc E. Levitt">MEL</abbr>, <abbr title="Hector R. Sucar">HRS</abbr>, <abbr title="Ron G. Walther">RGW</abbr>), p. 294.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-LanZG.html">DAC-1994-LanZG</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Placement and Routing for a Field Programmable Multi-Chip Module (<abbr title="Sanko Lan">SL</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Abbas El Gamal">AEG</abbr>), pp. 295–300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-NagR.html">DAC-1994-NagR</a></dt><dd>Performance-Driven Simultaneous Place and Route for Row-Based FPGAs (<abbr title="Sudip Nag">SN</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 301–307.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-ChangCWM.html">DAC-1994-ChangCWM</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout Driven Logic Synthesis for FPGAs (<abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Nam Sung Woo">NSW</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-McMillan.html">DAC-1994-McMillan</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Fitting Formal Methods into the Design Cycle (<abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 314–319.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-CollettGCBGMRSSZ.html">DAC-1994-CollettGCBGMRSSZ</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Panel: Complex System Verification: The Challenge Ahead (<abbr title="Ronald Collett">RC</abbr>, <abbr title="Mike Gianfagna">MG</abbr>, <abbr title="Michel Courtoy">MC</abbr>, <abbr title="Martin Baynes">MB</abbr>, <abbr title="Johan Van Ginderdeuren">JVG</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>, <abbr title="Stephen Ricca">SR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Steve Sapiro">SS</abbr>, <abbr title="Naeem Zafar">NZ</abbr>), p. 320.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-SarabiSCP.html">DAC-1994-SarabiSCP</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays (<abbr title="Andisheh Sarabi">AS</abbr>, <abbr title="Ning Song">NS</abbr>, <abbr title="Malgorzata Chrzanowska-Jeske">MCJ</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 321–326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KannanSF.html">DAC-1994-KannanSF</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Methodology and Algorithms for Post-Placement Delay Optimization (<abbr title="Lalgudi N. Kannan">LNK</abbr>, <abbr title="Peter Suaris">PS</abbr>, <abbr title="Hong-Gee Fang">HGF</abbr>), pp. 327–332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-ImanPC.html">DAC-1994-ImanPC</a> <span class="tag"><a href="tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Technology Mapping Using Fuzzy Logic (<abbr title="Sasan Iman">SI</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Kamal Chaudhary">KC</abbr>), pp. 333–338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-TsaiM.html">DAC-1994-TsaiM</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Boolean Matching Using Generalized Reed-Muller Forms (<abbr title="Chien-Chung Tsai">CCT</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 339–344.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-ParulkarBN.html">DAC-1994-ParulkarBN</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST (<abbr title="Ishwar Parulkar">IP</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>, <abbr title="Charles Njinda">CN</abbr>), pp. 345–356.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="DAC-1994-ChakrabartyH.html">DAC-1994-ChakrabartyH</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>DFBT: A Design-for-Testability Method Based on Balance Testing (<abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 351–357.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-PomeranzR.html">DAC-1994-PomeranzR</a> <span class="tag"><a href="tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-ChengC.html">DAC-1994-ChengC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Generation of High Quality Non-Robust Tests for Path Delay Faults (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Hsi-Chuan Chen">HCC</abbr>), pp. 365–369.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-ShyurCP.html">DAC-1994-ShyurCP</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On Testing Wave Pipelined Circuits (<abbr title="Jui-Ching Shyur">JCS</abbr>, <abbr title="Hung-Pin Chen">HPC</abbr>, <abbr title="Tai-Ming Parng">TMP</abbr>), pp. 370–374.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Edahiro.html">DAC-1994-Edahiro</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Zero-Skew Routing Algorithm (<abbr title="Masato Edahiro">ME</abbr>), pp. 375–380.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-BoeseKMR.html">DAC-1994-BoeseKMR</a></dt><dd>Rectilinear Steiner Trees with Minimum Elmore Delay (<abbr title="Kenneth D. Boese">KDB</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Bernard A. McCoy">BAM</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-Sapatnekar.html">DAC-1994-Sapatnekar</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>RC Interconnect Optimization Under the Elmore Delay Model (<abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 387–391.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-VittalM.html">DAC-1994-VittalM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Minimal Delay Interconnect Design Using Alphabetic Trees (<abbr title="Ashok Vittal">AV</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 392–396.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-YuBS.html">DAC-1994-YuBS</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span></dt><dd>Algorithmic Aspects of Three Dimensional MCM Routing (<abbr title="Qiong Yu">QY</abbr>, <abbr title="Sandeep Badida">SB</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>), pp. 397–401.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-XueHJ.html">DAC-1994-XueHJ</a></dt><dd>Routing for Manufacturability (<abbr title="Hua Xue">HX</abbr>, <abbr title="Ed P. Huijbregts">EPH</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 402–406.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-GrahamGCHMN.html">DAC-1994-GrahamGCHMN</a></dt><dd>Technology Summit — A View from the Top (Panel) (<abbr title="Andrew J. Graham">AJG</abbr>, <abbr title="Richard Goldman">RG</abbr>, <abbr title="Wen-Tsuen Chen">WTC</abbr>, <abbr title="Kerry Hanson">KH</abbr>, <abbr title="Nikolay G. Malishev">NGM</abbr>, <abbr title="Shin-ichi Nakayama">SiN</abbr>), p. 407.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-MurgaiBS.html">DAC-1994-MurgaiBS</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimum Functional Decomposition Using Encoding (<abbr title="Rajeev Murgai">RM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 408–414.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-DrechslerSTBP.html">DAC-1994-DrechslerSTBP</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams (<abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Andisheh Sarabi">AS</abbr>, <abbr title="Michael Theobald">MT</abbr>, <abbr title="Bernd Becker">BB</abbr>, <abbr title="Marek A. Perkowski">MAP</abbr>), pp. 415–419.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Minato.html">DAC-1994-Minato</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Calculation of Unate Cube Set Algebra Using Zero-Suppressed BDDs (<abbr title="Shin-ichi Minato">SiM</abbr>), pp. 420–424.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-SaldanhaHMBS.html">DAC-1994-SaldanhaHMBS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Performance Optimization Using Exact Sensitization (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Heather Harkness">HH</abbr>, <abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-IwamaH.html">DAC-1994-IwamaH</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Random Generation of Test Instances for Logic Optimizers (<abbr title="Kazuo Iwama">KI</abbr>, <abbr title="Kensuke Hino">KH</abbr>), pp. 430–434.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Keutzer.html">DAC-1994-Keutzer</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Hardware-Software Co-Design and ESDA (<abbr title="Kurt Keutzer">KK</abbr>), pp. 435–436.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1994-KalavadeeL.html">DAC-1994-KalavadeeL</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Manifestations of Heterogeneity in Hardware/Software Co-Design (<abbr title="Asawaree Kalavade">AK</abbr>, <abbr title="Edward A. Lee">EAL</abbr>), pp. 437–438.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1994-Rowson.html">DAC-1994-Rowson</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/Software Co-Simulation (<abbr title="James A. Rowson">JAR</abbr>), pp. 439–440.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1994-PrasadAB.html">DAC-1994-PrasadAB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes (<abbr title="S. C. Prasad">SCP</abbr>, <abbr title="P. Anirudhan">PA</abbr>, <abbr title="Patrick W. Bosshart">PWB</abbr>), pp. 441–446.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-LeviaMR.html">DAC-1994-LeviaMR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Lessons in Language Design: Cost/Benefit analysis of VHDL Features (<abbr title="Oz Levia">OL</abbr>, <abbr title="Serge Maginot">SM</abbr>, <abbr title="Jacques Rouillard">JR</abbr>), pp. 447–453.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-AzizBCHKKRSSTWBS.html">DAC-1994-AzizBCHKKRSSTWBS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>HSIS: A BDD-Based Environment for Formal Verification (<abbr title="Adnan Aziz">AA</abbr>, <abbr title="Felice Balarin">FB</abbr>, <abbr title="Szu-Tsung Cheng">STC</abbr>, <abbr title="Ramin Hojati">RH</abbr>, <abbr title="Timothy Kam">TK</abbr>, <abbr title="Sriram C. Krishnan">SCK</abbr>, <abbr title="Rajeev K. Ranjan">RKR</abbr>, <abbr title="Thomas R. Shiple">TRS</abbr>, <abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Serdar Tasiran">ST</abbr>, <abbr title="Huey-Yih Wang">HYW</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 454–459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KellyPC.html">DAC-1994-KellyPC</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Rapid Prototyping of ASIC Based Systems (<abbr title="P. H. Kelly">PHK</abbr>, <abbr title="Kevin J. Page">KJP</abbr>, <abbr title="Paul M. Chau">PMC</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KissionDJ.html">DAC-1994-KissionDJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Structured Design Methodology for High-Level Design (<abbr title="Polen Kission">PK</abbr>, <abbr title="Hong Ding">HD</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-BaldwinC.html">DAC-1994-BaldwinC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/graph%20grammar.html" title="graph grammar">#graph grammar</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design Methodology Management Using Graph Grammars (<abbr title="Reid A. Baldwin">RAB</abbr>, <abbr title="Moon-Jung Chung">MJC</abbr>), pp. 472–478.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-RadivojevicB.html">DAC-1994-RadivojevicB</a> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Incorporating Speculative Execution in Exact Control-Dependent Scheduling (<abbr title="Ivan P. Radivojevic">IPR</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-PassosSB.html">DAC-1994-PassosSB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation (<abbr title="Nelson L. Passos">NLP</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>, <abbr title="Steven C. Bass">SCB</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-BhattacharyaDB94a.html">DAC-1994-BhattacharyaDB94a</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications (<abbr title="Subhrajit Bhattacharya">SB</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Franc Brglez">FB</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-BenedettoLSY.html">DAC-1994-BenedettoLSY</a> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Chain Closure: A Problem in Molecular CAD (<abbr title="Maria Domenica Di Benedetto">MDDB</abbr>, <abbr title="Pasquale Lucibello">PL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="K. Yamaguchi">KY</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-McGeerTCHLS.html">DAC-1994-McGeerTCHLS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel) (<abbr title="Patrick C. McGeer">PCM</abbr>, <abbr title="Steven Trimberger">ST</abbr>, <abbr title="Erik Carlson">EC</abbr>, <abbr title="Dave Hightower">DH</abbr>, <abbr title="Ulrich Lauther">UL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), p. 503.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-PomeranzR94a.html">DAC-1994-PomeranzR94a</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Improving Fault Diagnosis for Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-NagumoNNMM.html">DAC-1994-NagumoNNMM</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults (<abbr title="Takaharu Nagumo">TN</abbr>, <abbr title="Masahiko Nagai">MN</abbr>, <abbr title="Takao Nishida">TN</abbr>, <abbr title="Masayuki Miyoshi">MM</abbr>, <abbr title="Shunsuke Miyamoto">SM</abbr>), pp. 510–515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-HeraguBA.html">DAC-1994-HeraguBA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Path Delay Fault Coverage Estimator (<abbr title="Keerthi Heragu">KH</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 516–521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-HenftlingWA.html">DAC-1994-HenftlingWA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Path Hashing to Accelerate Delay Fault Simulation (<abbr title="Manfred Henftling">MH</abbr>, <abbr title="Hannes C. Wittmann">HCW</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 522–526.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Radtke.html">DAC-1994-Radtke</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>The AT&amp;T 5ESS Hardware Design Environment: A Large System’s Hardware design Process (<abbr title="Kenneth A. Radtke">KAR</abbr>), pp. 527–531.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Casavant.html">DAC-1994-Casavant</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>MIST — A Design Aid for Programmable Pipelined Processors (<abbr title="Albert E. Casavant">AEC</abbr>), pp. 532–536.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-JunH.html">DAC-1994-JunH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals (<abbr title="Hong Shin Jun">HSJ</abbr>, <abbr title="Sun Young Hwang">SYH</abbr>), pp. 537–541.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-FannRJ.html">DAC-1994-FannRJ</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Global Scheduling for High-Level Synthesis Applications (<abbr title="Yaw Fann">YF</abbr>, <abbr title="Minjoong Rim">MR</abbr>, <abbr title="Rajiv Jain">RJ</abbr>), pp. 542–546.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-NarayanG.html">DAC-1994-NarayanG</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Protocol Generation for Communication Channels (<abbr title="Sanjiv Narayan">SN</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 547–551.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-KarriO.html">DAC-1994-KarriO</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Area-Efficient Fault Detection During Self-Recovering Microarchitecture Synthesis (<abbr title="Ramesh Karri">RK</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 552–556.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-ArnsteinT.html">DAC-1994-ArnsteinT</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>The Attributed-Behavior Abstraction and Synthesis Tools (<abbr title="Lawrence F. Arnstein">LFA</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 557–561.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-DuttACDWY.html">DAC-1994-DuttACDWY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Design Reuse: Fact or Fiction? (Panel) (<abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="David Agnew">DA</abbr>, <abbr title="Raul Camposano">RC</abbr>, <abbr title="Antun Domic">AD</abbr>, <abbr title="Manfred Wiesel">MW</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), p. 562.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-KahngM.html">DAC-1994-KahngM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>), pp. 563–569.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-KovalFSD.html">DAC-1994-KovalFSD</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MONSTR: A Complete Thermal Simulator of Electronic Systems (<abbr title="Vladimir Koval">VK</abbr>, <abbr title="Igor W. Farmaga">IWF</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 570–575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-DartuMQP.html">DAC-1994-DartuMQP</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Gate-Delay Model for high-Speed CMOS Circuits (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Jessica Qian">JQ</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-ChenF.html">DAC-1994-ChenF</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Eelaxation (<abbr title="Chung-Jung Chen">CJC</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>), pp. 581–585.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-Fox.html">DAC-1994-Fox</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The Design of High-Performance Microprocessors at Digital (<abbr title="Thomas F. Fox">TFF</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-Nishimukai.html">DAC-1994-Nishimukai</a></dt><dd>Hitachi-PA/50, SH Series Microcontroller (<abbr title="Tadahiko Nishimukai">TN</abbr>), pp. 592–593.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1994-SchobingerN.html">DAC-1994-SchobingerN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low Power CMOS Design Strategies (<abbr title="Matthias Schöbinger">MS</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 594–595.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1994-BeattyB.html">DAC-1994-BeattyB</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formally Verifying a Microprocessor Using a Simulation Methodology (<abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 596–602.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-BhagwatiD.html">DAC-1994-BhagwatiD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of Pipelined Microprocessors (<abbr title="Vishal Bhagwati">VB</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 603–608.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-VerlindKJLM.html">DAC-1994-VerlindKJLM</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Time Abstraction Method for Efficient Verification of Communicating Systems (<abbr title="Eric Verlind">EV</abbr>, <abbr title="Tilman Kolks">TK</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>, <abbr title="Bill Lin">BL</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 609–614.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KrishnakumarC.html">DAC-1994-KrishnakumarC</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>On the Computation of the Set of Reachable States of Hybrid Models (<abbr title="A. S. Krishnakumar">ASK</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 615–621.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-Nguyen.html">DAC-1994-Nguyen</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Simulation of Lossy and Dispersive Transmission Lines (<abbr title="Tuyen V. Nguyen">TVN</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-HaqueEC.html">DAC-1994-HaqueEC</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform Multiconductor Transmission-Line Interconnections (<abbr title="Monjurul Haque">MH</abbr>, <abbr title="Ali El-Zein">AEZ</abbr>, <abbr title="Salim Chowdhury">SC</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-SilveiraEWCK.html">DAC-1994-SilveiraEWCK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data (<abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="Jacob White">JW</abbr>, <abbr title="Moni Chilukuri">MC</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>), pp. 634–639.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-GuptaP.html">DAC-1994-GuptaP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/termination.html" title="termination">#termination</a></span></dt><dd>OTTER: Optimal Termination of Transmission Lines Excluding Radiation (<abbr title="Rohini Gupta">RG</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-RiessDJ.html">DAC-1994-RiessDJ</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Partitioning Very Large Circuits Using Analytical Placement Techniques (<abbr title="Bernhard M. Riess">BMR</abbr>, <abbr title="Konrad Doll">KD</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 646–651.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-AlpertK.html">DAC-1994-AlpertK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Multi-Way Partitioning Via Spacefilling curves and Dynamic Programming (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-LiuSC.html">DAC-1994-LiuSC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>Data Flow Partitioning for Clock Period and Latency Minimization (<abbr title="Lung-Tien Liu">LTL</abbr>, <abbr title="Minshine Shih">MS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-BuiM.html">DAC-1994-BuiM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs (<abbr title="Thang Nguyen Bui">TNB</abbr>, <abbr title="Byung Ro Moon">BRM</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-CongLB.html">DAC-1994-CongLB</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Acyclic Multi-Way Partitioning of Boolean Networks (<abbr title="Jason Cong">JC</abbr>, <abbr title="Zheng Li">ZL</abbr>, <abbr title="Rajive Bagrodia">RB</abbr>), pp. 670–675.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-KnackHJFRTS.html">DAC-1994-KnackHJFRTS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design Automation Tools for FPGA Design (Panel) (<abbr title="Kella Knack">KK</abbr>, <abbr title="Gordan Hyland">GH</abbr>, <abbr title="Jim Jasmin">JJ</abbr>, <abbr title="John Frediani">JF</abbr>, <abbr title="Tom Reiner">TR</abbr>, <abbr title="Steven Trimberger">ST</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), p. 676.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1994-WangB.html">DAC-1994-WangB</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Permissible Observability Relations in FSM Networks (<abbr title="Huey-Yih Wang">HYW</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 677–683.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-KamVBS.html">DAC-1994-KamVBS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A Fully Implicit Algorithm for Exact State Minimization (<abbr title="Timothy Kam">TK</abbr>, <abbr title="Tiziano Villa">TV</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 684–690.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-KrishnamoorthyM.html">DAC-1994-KrishnamoorthyM</a></dt><dd>Boolean Matching of Sequential Elements (<abbr title="Shankar Krishnamoorthy">SK</abbr>, <abbr title="Frederic Mailhot">FM</abbr>), pp. 691–697.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-RudnickPGN.html">DAC-1994-RudnickPGN</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Sequential Circuit Test Generation in a Genetic Algorithm Framework (<abbr title="Elizabeth M. Rudnick">EMR</abbr>, <abbr title="Janak H. Patel">JHP</abbr>, <abbr title="Gary S. Greenstein">GSG</abbr>, <abbr title="Thomas M. Niermann">TMN</abbr>), pp. 698–704.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-SilvaS.html">DAC-1994-SilvaS</a></dt><dd>Dynamic Search-Space Pruning Techniques in Path Sensitization (<abbr title="João P. Marques Silva">JPMS</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 705–711.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1994-VinnakotaA.html">DAC-1994-VinnakotaA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional Test Generation for FSMs by Fault Extraction (<abbr title="Bapiraju Vinnakota">BV</abbr>, <abbr title="Jason Andrews">JA</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1994-ParkesBP.html">DAC-1994-ParkesBP</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation (<abbr title="Steven Parkes">SP</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 717–721.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1994-DahlgrenL.html">DAC-1994-DahlgrenL</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Modeling of Intermediate Node States in switch-Level Networks (<abbr title="Peter Dahlgren">PD</abbr>, <abbr title="Peter Lidén">PL</abbr>), pp. 722–727.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-XakellisN.html">DAC-1994-XakellisN</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Estimation of the Switching Activity in Digital Circuits (<abbr title="Michael G. Xakellis">MGX</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1994-Kapoor.html">DAC-1994-Kapoor</a> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Improving the Accuracy of Circuit Activity Measurement (<abbr title="Bhanu Kapoor">BK</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>