{:input (genetic.crossover/dumb-crossover 1475526239 (genetic.mutation/change-names-remove-clause 2060313866 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_11 , \\wire1_:missing , wire2_18, wire3_22, \\wire:missing_edge , \\wire25_:missing_36 , \\wire26_:missing_38 , wire27_41, wire29_2, wire30_45);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  wire wire10_17;\n  wire wire12_13;\n  wire wire14_16_1;\n  wire wire15_16;\n  wire wire19;\n  wire wire1_10;\n  wire \\wire1_10_11_:missing ;\n  wire wire1_12;\n  wire wire1_13;\n  wire \\wire1_21_:missing ;\n  wire wire1_37;\n  wire wire1_43_47_49;\n  wire wire1_44;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  input \\wire25_:missing_36 ;\n  wire \\wire25_:missing_36 ;\n  input \\wire26_:missing_38 ;\n  wire \\wire26_:missing_38 ;\n  input wire27_41;\n  wire wire27_41;\n  output wire29_2;\n  wire wire29_2;\n  input wire2_18;\n  wire wire2_18;\n  output wire30_45;\n  wire wire30_45;\n  wire \\wire31_:missing ;\n  wire wire32_38;\n  wire \\wire32_:missing ;\n  wire wire33_2_52;\n  wire wire33_42;\n  wire wire34_39;\n  wire wire34_40;\n  wire wire35_40;\n  wire \\wire35_:missing ;\n  wire \\wire37_:missing ;\n  output wire3_22;\n  wire wire3_22;\n  wire \\wire40_:missing_44 ;\n  wire wire43;\n  wire wire46_51;\n  wire wire48_52;\n  wire \\wire4_20_:missing ;\n  wire wire50;\n  wire wire5_11;\n  wire wire5_12;\n  wire wire6_13_24;\n  wire wire6_19;\n  wire wire7_2;\n  wire wire8_14;\n  wire \\wire8_:missing ;\n  wire wire9_16_23;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_15_17 ;\n  wire \\wire:missing_15_18 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_2_51 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_39_35 ;\n  wire \\wire:missing_39_41 ;\n  wire \\wire:missing_48 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_12 = 2'h1 >> wire5_11;\n  assign wire8_14 = 4'h6 >> { \\wire:missing_edge , wire14_16_1 };\n  assign wire15_16 = 4'h8 >> { \\wire:missing_15_18 , \\wire:missing_15_17  };\n  assign wire9_16_23 = 4'h8 >> { wire14_16_1, wire15_16 };\n  assign wire6_19 = 2'h1 >> wire6_13_24;\n  assign \\wire32_:missing  = 2'h1 >> wire32_38;\n  assign wire33_42 = 2'h1 >> wire33_2_52;\n  assign wire34_40 = 2'h1 >> wire34_39;\n  assign \\wire35_:missing  = 2'h1 >> wire35_40;\n  assign \\wire:missing_36  = 4'h8 >> { \\wire:missing_edge , \\wire25_:missing_36  };\n  assign \\wire37_:missing  = 4'h8 >> { wire1_37, wire1_37 };\n  assign wire32_38 = 4'h8 >> { \\wire:missing_edge , \\wire26_:missing_38  };\n  assign wire34_39 = 4'h8 >> { \\wire:missing_39_41 , \\wire:missing_39_35  };\n  assign wire35_40 = 4'h6 >> { wire34_40, \\wire40_:missing_44  };\n  assign \\wire:missing_edge  = 2'h1 >> wire7_2;\n  assign \\wire8_:missing  = 2'h1 >> wire8_14;\n  assign \\wire9_:missing  = 2'h1 >> wire9_16_23;\n  assign wire10_17 = 4'h6 >> { \\wire1_10_11_:missing , wire1_10 };\n  assign wire5_11 = 4'h8 >> { \\wire1_10_11_:missing , \\wire0_:missing_11  };\n  assign wire12_13 = 4'h8 >> { wire5_12, wire1_12 };\n  assign wire6_13_24 = 4'h8 >> { wire1_13, wire12_13 };\n  assign \\wire4_20_:missing  = 1'h0;\n  assign \\wire31_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire48_52 = wire33_2_52;\n  assign wire46_51 = \\wire:missing_2_51 ;\n  assign wire50 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire1_43_47_49;\n  assign \\wire:missing_48  = wire48_52;\n  assign \\wire:missing_edge  = wire1_43_47_49;\n  assign \\wire:missing_edge  = wire46_51;\n  assign wire30_45 = \\wire:missing_edge ;\n  assign \\wire40_:missing_44  = wire1_44;\n  assign wire43 = wire1_43_47_49;\n  assign \\wire:missing_edge  = wire33_42;\n  assign \\wire:missing_39_41  = wire27_41;\n  assign \\wire:missing_24  = wire6_13_24;\n  assign \\wire:missing_23  = wire9_16_23;\n  assign wire3_22 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire1_21_:missing ;\n  assign \\wire:missing_edge  = \\wire4_20_:missing ;\n  assign wire19 = wire6_19;\n  assign \\wire:missing_15_18  = wire2_18;\n  assign \\wire:missing_15_17  = wire10_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:3.1-116.10\" *)\nmodule postsynth(\\wire0_:missing_11 , \\wire1_:missing , wire2_18, wire3_22, \\wire:missing_edge , \\wire25_:missing_36 , \\wire26_:missing_38 , wire27_41, wire29_2, wire30_45);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:5.9-5.27\" *)\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:16.8-16.26\" *)\n  wire \\wire1_21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:18.8-18.22\" *)\n  wire wire1_43_47_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:20.9-20.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:22.9-22.28\" *)\n  input \\wire25_:missing_36 ;\n  wire \\wire25_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:24.9-24.28\" *)\n  input \\wire26_:missing_38 ;\n  wire \\wire26_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:26.9-26.18\" *)\n  input wire27_41;\n  wire wire27_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:28.10-28.18\" *)\n  output wire29_2;\n  wire wire29_2;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:30.9-30.17\" *)\n  input wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:32.10-32.19\" *)\n  output wire30_45;\n  wire wire30_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:34.8-34.24\" *)\n  wire \\wire31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:38.8-38.17\" *)\n  wire wire33_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:44.10-44.18\" *)\n  output wire3_22;\n  wire wire3_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:47.8-47.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:48.8-48.17\" *)\n  wire wire46_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:50.8-50.26\" *)\n  wire \\wire4_20_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:51.8-51.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:62.8-62.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_15_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:65.8-65.26\" *)\n  wire \\wire:missing_2_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:68.8-68.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_39_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/71665A28.v:70.10-70.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire1_21_:missing  = 1'h0;\n  assign wire1_43_47_49 = 1'h0;\n  assign wire29_2 = 1'hx;\n  assign wire30_45 = 1'h0;\n  assign \\wire31_:missing  = 1'h1;\n  assign wire33_42 = 1'h0;\n  assign wire3_22 = 1'h0;\n  assign wire43 = 1'h0;\n  assign wire46_51 = 1'h0;\n  assign \\wire4_20_:missing  = 1'h0;\n  assign wire50 = 1'h0;\n  assign \\wire:missing_15_18  = wire2_18;\n  assign \\wire:missing_2_51  = 1'h0;\n  assign \\wire:missing_39_41  = wire27_41;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:44:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog/src/top.v'.\nSBY  3:44:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] Copy '/tmp/fuzzmount2DDF5D8C/71665A28.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog/src/71665A28.v'.\nSBY  3:44:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] Copy '/tmp/fuzzmount2DDF5D8C/71665A28.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog/src/71665A28.post.v'.\nSBY  3:44:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] engine_0: abc pdr\nSBY  3:44:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:44:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/71665A28.v:86$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/71665A28.v:86$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:44:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/71665A28.v:78$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/71665A28.v:78$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:44:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] base: Warning: Wire presynth.\\wire29_2 is used but has no driver.\nSBY  3:44:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] base: finished (returncode=0)\nSBY  3:44:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:44:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] aig: Warning: Wire presynth.\\wire29_2 is used but has no driver.\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] aig: finished (returncode=0)\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] engine_0: Warning: The network has no constraints.\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] engine_0: finished (returncode=0)\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] engine_0: Status returned by engine: FAIL\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog'.\nSBY  3:44:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpnrqtbcog] DONE (FAIL, rc=2)\n", :err ""}}}