// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_add_patch6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n_patches,
        n_patches_ap_vld,
        n_patches_read,
        patches_superpoints_address0,
        patches_superpoints_ce0,
        patches_superpoints_we0,
        patches_superpoints_d0,
        patches_superpoints_q0,
        wp_superpoints_address0,
        wp_superpoints_ce0,
        wp_superpoints_q0,
        wp_superpoints_address1,
        wp_superpoints_ce1,
        wp_superpoints_q1,
        wp_superpoints1_address0,
        wp_superpoints1_ce0,
        wp_superpoints1_q0,
        wp_superpoints1_address1,
        wp_superpoints1_ce1,
        wp_superpoints1_q1,
        wp_superpoints2_address0,
        wp_superpoints2_ce0,
        wp_superpoints2_q0,
        wp_superpoints2_address1,
        wp_superpoints2_ce1,
        wp_superpoints2_q1,
        wp_superpoints3_address0,
        wp_superpoints3_ce0,
        wp_superpoints3_q0,
        wp_superpoints3_address1,
        wp_superpoints3_ce1,
        wp_superpoints3_q1,
        wp_superpoints4_address0,
        wp_superpoints4_ce0,
        wp_superpoints4_q0,
        wp_superpoints4_address1,
        wp_superpoints4_ce1,
        wp_superpoints4_q1,
        wp_parameters_address0,
        wp_parameters_ce0,
        wp_parameters_q0,
        wp_parameters5_address0,
        wp_parameters5_ce0,
        wp_parameters5_q0,
        wp_parameters6_address0,
        wp_parameters6_ce0,
        wp_parameters6_q0,
        wp_parameters7_address0,
        wp_parameters7_ce0,
        wp_parameters7_q0,
        wp_parameters8_address0,
        wp_parameters8_ce0,
        wp_parameters8_q0,
        patches_parameters_address0,
        patches_parameters_ce0,
        patches_parameters_we0,
        patches_parameters_d0,
        patches_parameters_q0
);

parameter    ap_ST_fsm_state1 = 76'd1;
parameter    ap_ST_fsm_state2 = 76'd2;
parameter    ap_ST_fsm_state3 = 76'd4;
parameter    ap_ST_fsm_state4 = 76'd8;
parameter    ap_ST_fsm_state5 = 76'd16;
parameter    ap_ST_fsm_state6 = 76'd32;
parameter    ap_ST_fsm_state7 = 76'd64;
parameter    ap_ST_fsm_state8 = 76'd128;
parameter    ap_ST_fsm_state9 = 76'd256;
parameter    ap_ST_fsm_state10 = 76'd512;
parameter    ap_ST_fsm_state11 = 76'd1024;
parameter    ap_ST_fsm_state12 = 76'd2048;
parameter    ap_ST_fsm_state13 = 76'd4096;
parameter    ap_ST_fsm_state14 = 76'd8192;
parameter    ap_ST_fsm_state15 = 76'd16384;
parameter    ap_ST_fsm_state16 = 76'd32768;
parameter    ap_ST_fsm_state17 = 76'd65536;
parameter    ap_ST_fsm_state18 = 76'd131072;
parameter    ap_ST_fsm_state19 = 76'd262144;
parameter    ap_ST_fsm_state20 = 76'd524288;
parameter    ap_ST_fsm_state21 = 76'd1048576;
parameter    ap_ST_fsm_state22 = 76'd2097152;
parameter    ap_ST_fsm_state23 = 76'd4194304;
parameter    ap_ST_fsm_state24 = 76'd8388608;
parameter    ap_ST_fsm_state25 = 76'd16777216;
parameter    ap_ST_fsm_state26 = 76'd33554432;
parameter    ap_ST_fsm_state27 = 76'd67108864;
parameter    ap_ST_fsm_state28 = 76'd134217728;
parameter    ap_ST_fsm_state29 = 76'd268435456;
parameter    ap_ST_fsm_state30 = 76'd536870912;
parameter    ap_ST_fsm_state31 = 76'd1073741824;
parameter    ap_ST_fsm_state32 = 76'd2147483648;
parameter    ap_ST_fsm_state33 = 76'd4294967296;
parameter    ap_ST_fsm_state34 = 76'd8589934592;
parameter    ap_ST_fsm_state35 = 76'd17179869184;
parameter    ap_ST_fsm_state36 = 76'd34359738368;
parameter    ap_ST_fsm_state37 = 76'd68719476736;
parameter    ap_ST_fsm_state38 = 76'd137438953472;
parameter    ap_ST_fsm_state39 = 76'd274877906944;
parameter    ap_ST_fsm_state40 = 76'd549755813888;
parameter    ap_ST_fsm_state41 = 76'd1099511627776;
parameter    ap_ST_fsm_state42 = 76'd2199023255552;
parameter    ap_ST_fsm_state43 = 76'd4398046511104;
parameter    ap_ST_fsm_state44 = 76'd8796093022208;
parameter    ap_ST_fsm_state45 = 76'd17592186044416;
parameter    ap_ST_fsm_state46 = 76'd35184372088832;
parameter    ap_ST_fsm_state47 = 76'd70368744177664;
parameter    ap_ST_fsm_state48 = 76'd140737488355328;
parameter    ap_ST_fsm_state49 = 76'd281474976710656;
parameter    ap_ST_fsm_state50 = 76'd562949953421312;
parameter    ap_ST_fsm_state51 = 76'd1125899906842624;
parameter    ap_ST_fsm_state52 = 76'd2251799813685248;
parameter    ap_ST_fsm_state53 = 76'd4503599627370496;
parameter    ap_ST_fsm_state54 = 76'd9007199254740992;
parameter    ap_ST_fsm_state55 = 76'd18014398509481984;
parameter    ap_ST_fsm_state56 = 76'd36028797018963968;
parameter    ap_ST_fsm_state57 = 76'd72057594037927936;
parameter    ap_ST_fsm_state58 = 76'd144115188075855872;
parameter    ap_ST_fsm_state59 = 76'd288230376151711744;
parameter    ap_ST_fsm_state60 = 76'd576460752303423488;
parameter    ap_ST_fsm_state61 = 76'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 76'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 76'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 76'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 76'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 76'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 76'd73786976294838206464;
parameter    ap_ST_fsm_pp1_stage0 = 76'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 76'd295147905179352825856;
parameter    ap_ST_fsm_pp2_stage0 = 76'd590295810358705651712;
parameter    ap_ST_fsm_state73 = 76'd1180591620717411303424;
parameter    ap_ST_fsm_state74 = 76'd2361183241434822606848;
parameter    ap_ST_fsm_pp3_stage0 = 76'd4722366482869645213696;
parameter    ap_ST_fsm_state77 = 76'd9444732965739290427392;
parameter    ap_ST_fsm_pp4_stage0 = 76'd18889465931478580854784;
parameter    ap_ST_fsm_state80 = 76'd37778931862957161709568;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] n_patches;
output   n_patches_ap_vld;
input  [7:0] n_patches_read;
output  [11:0] patches_superpoints_address0;
output   patches_superpoints_ce0;
output   patches_superpoints_we0;
output  [63:0] patches_superpoints_d0;
input  [63:0] patches_superpoints_q0;
output  [4:0] wp_superpoints_address0;
output   wp_superpoints_ce0;
input  [31:0] wp_superpoints_q0;
output  [4:0] wp_superpoints_address1;
output   wp_superpoints_ce1;
input  [31:0] wp_superpoints_q1;
output  [4:0] wp_superpoints1_address0;
output   wp_superpoints1_ce0;
input  [31:0] wp_superpoints1_q0;
output  [4:0] wp_superpoints1_address1;
output   wp_superpoints1_ce1;
input  [31:0] wp_superpoints1_q1;
output  [4:0] wp_superpoints2_address0;
output   wp_superpoints2_ce0;
input  [31:0] wp_superpoints2_q0;
output  [4:0] wp_superpoints2_address1;
output   wp_superpoints2_ce1;
input  [31:0] wp_superpoints2_q1;
output  [4:0] wp_superpoints3_address0;
output   wp_superpoints3_ce0;
input  [31:0] wp_superpoints3_q0;
output  [4:0] wp_superpoints3_address1;
output   wp_superpoints3_ce1;
input  [31:0] wp_superpoints3_q1;
output  [4:0] wp_superpoints4_address0;
output   wp_superpoints4_ce0;
input  [31:0] wp_superpoints4_q0;
output  [4:0] wp_superpoints4_address1;
output   wp_superpoints4_ce1;
input  [31:0] wp_superpoints4_q1;
output  [4:0] wp_parameters_address0;
output   wp_parameters_ce0;
input  [31:0] wp_parameters_q0;
output  [4:0] wp_parameters5_address0;
output   wp_parameters5_ce0;
input  [0:0] wp_parameters5_q0;
output  [4:0] wp_parameters6_address0;
output   wp_parameters6_ce0;
input  [31:0] wp_parameters6_q0;
output  [4:0] wp_parameters7_address0;
output   wp_parameters7_ce0;
input  [0:0] wp_parameters7_q0;
output  [4:0] wp_parameters8_address0;
output   wp_parameters8_ce0;
input  [31:0] wp_parameters8_q0;
output  [11:0] patches_parameters_address0;
output   patches_parameters_ce0;
output   patches_parameters_we0;
output  [31:0] patches_parameters_d0;
input  [31:0] patches_parameters_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] n_patches;
reg n_patches_ap_vld;
reg[11:0] patches_superpoints_address0;
reg patches_superpoints_ce0;
reg patches_superpoints_we0;
reg[63:0] patches_superpoints_d0;
reg[4:0] wp_superpoints_address0;
reg wp_superpoints_ce0;
reg[4:0] wp_superpoints_address1;
reg wp_superpoints_ce1;
reg[4:0] wp_superpoints1_address0;
reg wp_superpoints1_ce0;
reg[4:0] wp_superpoints1_address1;
reg wp_superpoints1_ce1;
reg[4:0] wp_superpoints2_address0;
reg wp_superpoints2_ce0;
reg[4:0] wp_superpoints2_address1;
reg wp_superpoints2_ce1;
reg[4:0] wp_superpoints3_address0;
reg wp_superpoints3_ce0;
reg[4:0] wp_superpoints3_address1;
reg wp_superpoints3_ce1;
reg[4:0] wp_superpoints4_address0;
reg wp_superpoints4_ce0;
reg[4:0] wp_superpoints4_address1;
reg wp_superpoints4_ce1;
reg[4:0] wp_parameters_address0;
reg wp_parameters_ce0;
reg[4:0] wp_parameters5_address0;
reg wp_parameters5_ce0;
reg[4:0] wp_parameters6_address0;
reg wp_parameters6_ce0;
reg[4:0] wp_parameters7_address0;
reg wp_parameters7_ce0;
reg[4:0] wp_parameters8_address0;
reg wp_parameters8_ce0;
reg[11:0] patches_parameters_address0;
reg patches_parameters_ce0;
reg patches_parameters_we0;
reg[31:0] patches_parameters_d0;

(* fsm_encoding = "none" *) reg   [75:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten29_reg_687;
reg   [2:0] a_5_reg_698;
reg   [4:0] b_9_reg_709;
reg   [6:0] indvar_flatten51_reg_720;
reg   [2:0] a_6_reg_731;
reg   [5:0] indvar_flatten37_reg_742;
reg   [2:0] b_10_reg_753;
reg   [2:0] c_6_reg_764;
reg   [6:0] indvar_flatten_reg_775;
reg   [2:0] a_reg_786;
reg   [4:0] b_reg_797;
reg   [6:0] indvar_flatten21_reg_808;
reg   [2:0] a_4_reg_819;
reg   [5:0] indvar_flatten7_reg_830;
reg   [2:0] b_8_reg_841;
reg   [2:0] c_reg_852;
wire   [5:0] empty_fu_863_p1;
reg   [5:0] empty_reg_2093;
wire   [0:0] icmp_ln284_fu_871_p2;
reg   [0:0] icmp_ln284_reg_2098;
wire   [8:0] sub_fu_877_p2;
reg   [8:0] sub_reg_2102;
wire   [15:0] tmp_54_fu_920_p3;
reg   [15:0] tmp_54_reg_2113;
wire    ap_CS_fsm_state2;
reg   [31:0] patches_parameters_load_reg_2118;
wire   [0:0] icmp_ln316_fu_927_p2;
reg   [0:0] icmp_ln316_reg_2123;
wire  signed [18:0] sext_ln318_fu_940_p1;
reg  signed [18:0] sext_ln318_reg_2127;
wire    ap_CS_fsm_state3;
wire  signed [16:0] sext_ln316_fu_944_p1;
reg  signed [16:0] sext_ln316_reg_2132;
reg   [31:0] wp_superpoints_load_reg_2137;
reg   [31:0] wp_superpoints1_load_reg_2142;
reg   [31:0] wp_superpoints2_load_reg_2147;
reg   [31:0] wp_superpoints3_load_reg_2152;
reg   [31:0] wp_superpoints4_load_reg_2157;
reg   [31:0] wp_superpoints_load_2_reg_2162;
reg   [31:0] wp_superpoints1_load_4_reg_2167;
reg   [31:0] wp_superpoints2_load_4_reg_2172;
reg   [31:0] wp_superpoints3_load_4_reg_2177;
reg   [31:0] wp_superpoints4_load_4_reg_2182;
wire   [0:0] icmp_ln316_1_fu_951_p2;
reg   [0:0] icmp_ln316_1_reg_2187;
wire    ap_CS_fsm_state4;
wire   [7:0] i_fu_956_p2;
reg   [7:0] i_reg_2191;
wire  signed [18:0] add_ln318_fu_983_p2;
reg  signed [18:0] add_ln318_reg_2196;
reg   [54:0] tmp_93_reg_2201;
wire   [2:0] trunc_ln874_fu_1032_p1;
reg   [2:0] trunc_ln874_reg_2212;
wire   [31:0] tmp_fu_1036_p7;
reg   [31:0] tmp_reg_2217;
wire   [56:0] grp_fu_1026_p2;
reg   [56:0] urem_ln318_reg_2222;
wire    ap_CS_fsm_state64;
wire   [0:0] icmp_ln874_fu_1090_p2;
reg   [0:0] icmp_ln874_reg_2232;
wire    ap_CS_fsm_state65;
wire   [31:0] tmp_35_fu_1176_p7;
reg   [31:0] tmp_35_reg_2241;
wire   [0:0] icmp_ln329_fu_1204_p2;
reg   [0:0] icmp_ln329_reg_2249;
wire    ap_CS_fsm_state67;
wire   [10:0] add_ln335_fu_1224_p2;
reg   [10:0] add_ln335_reg_2253;
wire   [6:0] add_ln331_1_fu_1230_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state68_pp1_stage0_iter0;
wire    ap_block_state69_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln331_fu_1236_p2;
reg   [0:0] icmp_ln331_reg_2264;
wire   [4:0] select_ln331_fu_1254_p3;
reg   [4:0] select_ln331_reg_2268;
wire   [2:0] select_ln331_1_fu_1262_p3;
reg   [2:0] select_ln331_1_reg_2273;
wire   [4:0] add_ln333_fu_1306_p2;
wire   [6:0] add_ln339_1_fu_1385_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state71_pp2_stage0_iter0;
wire    ap_block_state72_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln339_fu_1391_p2;
reg   [0:0] icmp_ln339_reg_2341;
wire   [2:0] select_ln339_1_fu_1417_p3;
reg   [2:0] select_ln339_1_reg_2345;
wire   [2:0] select_ln341_fu_1455_p3;
reg   [2:0] select_ln341_reg_2352;
wire   [2:0] select_ln341_1_fu_1463_p3;
reg   [2:0] select_ln341_1_reg_2357;
wire   [2:0] add_ln343_fu_1520_p2;
wire   [5:0] select_ln341_2_fu_1532_p3;
wire   [6:0] add_ln287_1_fu_1647_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state75_pp3_stage0_iter0;
wire    ap_block_state76_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [0:0] icmp_ln287_fu_1653_p2;
reg   [0:0] icmp_ln287_reg_2403;
wire   [4:0] select_ln287_fu_1671_p3;
reg   [4:0] select_ln287_reg_2407;
wire   [2:0] select_ln287_1_fu_1679_p3;
reg   [2:0] select_ln287_1_reg_2412;
wire   [4:0] add_ln289_fu_1723_p2;
wire   [6:0] add_ln295_1_fu_1793_p2;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state78_pp4_stage0_iter0;
wire    ap_block_state79_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [0:0] icmp_ln295_fu_1799_p2;
reg   [0:0] icmp_ln295_reg_2480;
wire   [2:0] select_ln295_1_fu_1825_p3;
reg   [2:0] select_ln295_1_reg_2484;
wire   [2:0] select_ln297_fu_1863_p3;
reg   [2:0] select_ln297_reg_2491;
wire   [2:0] select_ln297_1_fu_1871_p3;
reg   [2:0] select_ln297_1_reg_2496;
wire   [2:0] add_ln299_fu_1928_p2;
wire   [5:0] select_ln297_2_fu_1940_p3;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state68;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state70;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state71;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state75;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state77;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state78;
reg    ap_enable_reg_pp4_iter1;
reg   [7:0] i_018_reg_676;
wire    ap_CS_fsm_state66;
wire   [0:0] icmp_ln874_4_fu_1190_p2;
reg   [2:0] ap_phi_mux_a_5_phi_fu_702_p4;
wire    ap_block_pp1_stage0;
reg   [2:0] ap_phi_mux_a_6_phi_fu_735_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_b_10_phi_fu_757_p4;
reg   [2:0] ap_phi_mux_a_phi_fu_790_p4;
wire    ap_block_pp3_stage0;
reg   [2:0] ap_phi_mux_a_4_phi_fu_823_p4;
wire    ap_block_pp4_stage0;
reg   [2:0] ap_phi_mux_b_8_phi_fu_845_p4;
wire   [63:0] p_cast_fu_915_p1;
wire   [63:0] tmp_59_fu_1077_p3;
wire   [63:0] zext_ln319_1_fu_1171_p1;
wire   [63:0] zext_ln335_1_fu_1278_p1;
wire   [63:0] tmp_63_fu_1293_p3;
wire   [63:0] zext_ln335_5_fu_1341_p1;
wire   [63:0] zext_ln345_7_fu_1511_p1;
wire   [63:0] zext_ln345_8_fu_1608_p1;
wire   [63:0] zext_ln291_1_fu_1695_p1;
wire   [63:0] tmp_58_fu_1710_p3;
wire   [63:0] zext_ln291_2_fu_1749_p1;
wire   [63:0] zext_ln301_8_fu_1919_p1;
wire   [63:0] zext_ln301_9_fu_2007_p1;
wire   [7:0] zext_ln353_fu_1642_p1;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state80;
wire   [31:0] tmp_36_fu_1621_p7;
wire   [31:0] tmp_s_fu_2020_p7;
wire   [63:0] ret_41_fu_1376_p3;
wire   [63:0] ret_fu_1784_p3;
wire   [8:0] zext_ln284_fu_867_p1;
wire   [4:0] empty_137_fu_883_p1;
wire   [11:0] tmp_174_cast_fu_887_p3;
wire   [11:0] tmp_55_fu_895_p3;
wire   [11:0] empty_138_fu_903_p2;
wire   [11:0] empty_139_fu_909_p2;
wire   [17:0] shl_ln318_1_fu_933_p3;
wire   [31:0] zext_ln316_fu_947_p1;
wire   [14:0] shl_ln_fu_962_p3;
wire   [16:0] zext_ln318_fu_970_p1;
wire   [16:0] add_ln318_1_fu_974_p2;
wire  signed [18:0] sext_ln318_1_fu_979_p1;
wire  signed [63:0] sext_ln318_2_fu_988_p1;
wire   [63:0] mul_ln318_fu_996_p0;
wire   [65:0] mul_ln318_fu_996_p1;
wire   [128:0] mul_ln318_fu_996_p2;
wire   [11:0] trunc_ln_fu_1012_p4;
wire  signed [56:0] grp_fu_1026_p0;
wire   [3:0] grp_fu_1026_p1;
wire   [2:0] tmp_fu_1036_p6;
wire   [56:0] tmp_94_fu_1050_p3;
wire   [59:0] zext_ln318_3_fu_1057_p1;
wire   [59:0] zext_ln318_2_fu_1047_p1;
wire   [59:0] add_ln318_2_fu_1061_p2;
wire   [59:0] zext_ln318_4_fu_1067_p1;
wire   [59:0] add_ln318_3_fu_1071_p2;
wire   [31:0] trunc_ln69_fu_1086_p1;
wire   [18:0] or_ln319_fu_1095_p2;
wire  signed [63:0] sext_ln319_fu_1100_p1;
wire   [63:0] mul_ln319_fu_1108_p0;
wire   [65:0] mul_ln319_fu_1108_p1;
wire   [128:0] mul_ln319_fu_1108_p2;
wire   [5:0] tmp_98_fu_1124_p4;
wire   [7:0] p_shl7_cast_fu_1134_p3;
wire   [7:0] udiv_ln3_cast_fu_1114_p4;
wire   [7:0] add_ln319_fu_1142_p2;
wire   [7:0] trunc_ln319_fu_1148_p1;
wire   [7:0] add_ln319_1_fu_1151_p2;
wire   [11:0] tmp_189_cast_fu_1157_p3;
wire   [11:0] or_ln319_1_fu_1165_p2;
wire   [31:0] trunc_ln69_4_fu_1186_p1;
wire   [2:0] tmp_99_fu_1195_p4;
wire   [9:0] tmp_61_fu_1213_p3;
wire   [10:0] zext_ln335_2_fu_1220_p1;
wire   [10:0] zext_ln335_fu_1210_p1;
wire   [0:0] icmp_ln333_fu_1248_p2;
wire   [2:0] add_ln331_fu_1242_p2;
wire   [5:0] tmp_62_fu_1270_p3;
wire   [5:0] or_ln335_fu_1287_p2;
wire   [7:0] trunc_ln335_fu_1312_p1;
wire   [7:0] zext_ln335_3_fu_1315_p1;
wire   [7:0] add_ln335_1_fu_1318_p2;
wire   [11:0] tmp_192_cast_fu_1324_p3;
wire   [11:0] zext_ln335_4_fu_1332_p1;
wire   [11:0] add_ln335_2_fu_1335_p2;
wire   [31:0] phi_V_1_fu_1346_p7;
wire   [31:0] z_V_1_fu_1361_p7;
wire   [0:0] icmp_ln341_fu_1403_p2;
wire   [2:0] add_ln339_fu_1397_p2;
wire   [0:0] icmp_ln343_fu_1431_p2;
wire   [0:0] xor_ln339_fu_1425_p2;
wire   [2:0] select_ln339_fu_1409_p3;
wire   [0:0] and_ln339_fu_1437_p2;
wire   [0:0] or_ln341_fu_1449_p2;
wire   [2:0] add_ln341_fu_1443_p2;
wire   [1:0] trunc_ln345_fu_1471_p1;
wire   [3:0] tmp_101_fu_1483_p3;
wire   [4:0] p_shl8_cast_fu_1475_p3;
wire   [4:0] zext_ln345_4_fu_1491_p1;
wire   [4:0] sub_ln345_fu_1495_p2;
wire   [4:0] zext_ln345_6_fu_1501_p1;
wire   [4:0] add_ln345_2_fu_1505_p2;
wire   [5:0] add_ln341_3_fu_1526_p2;
wire   [10:0] zext_ln345_2_fu_1540_p1;
wire   [10:0] add_ln345_fu_1543_p2;
wire   [12:0] tmp_100_fu_1548_p3;
wire   [62:0] zext_ln341_fu_1556_p1;
wire   [62:0] zext_ln345_3_fu_1560_p1;
wire   [62:0] add_ln345_1_fu_1563_p2;
wire   [8:0] trunc_ln345_1_fu_1569_p1;
wire   [10:0] trunc_ln345_2_fu_1581_p1;
wire   [11:0] p_shl10_cast_fu_1573_p3;
wire   [11:0] p_shl11_cast_fu_1585_p3;
wire   [11:0] sub_ln345_1_fu_1593_p2;
wire   [11:0] zext_ln345_5_fu_1599_p1;
wire   [11:0] add_ln345_3_fu_1602_p2;
wire   [31:0] tmp_36_fu_1621_p2;
wire   [31:0] tmp_36_fu_1621_p4;
wire   [5:0] add_ln353_fu_1637_p2;
wire   [0:0] icmp_ln289_fu_1665_p2;
wire   [2:0] add_ln287_fu_1659_p2;
wire   [5:0] tmp_57_fu_1687_p3;
wire   [5:0] or_ln291_fu_1704_p2;
wire   [6:0] tmp_56_fu_1729_p3;
wire   [7:0] tmp_176_cast_fu_1736_p1;
wire   [7:0] zext_ln291_fu_1740_p1;
wire   [7:0] add_ln291_fu_1743_p2;
wire   [31:0] phi_V_fu_1754_p7;
wire   [31:0] z_V_fu_1769_p7;
wire   [0:0] icmp_ln297_fu_1811_p2;
wire   [2:0] add_ln295_fu_1805_p2;
wire   [0:0] icmp_ln299_fu_1839_p2;
wire   [0:0] xor_ln295_fu_1833_p2;
wire   [2:0] select_ln295_fu_1817_p3;
wire   [0:0] and_ln295_fu_1845_p2;
wire   [0:0] or_ln297_fu_1857_p2;
wire   [2:0] add_ln297_fu_1851_p2;
wire   [1:0] trunc_ln301_fu_1879_p1;
wire   [3:0] tmp_95_fu_1891_p3;
wire   [4:0] p_shl2_cast_fu_1883_p3;
wire   [4:0] zext_ln301_3_fu_1899_p1;
wire   [4:0] sub_ln301_fu_1903_p2;
wire   [4:0] zext_ln301_7_fu_1909_p1;
wire   [4:0] add_ln301_1_fu_1913_p2;
wire   [5:0] add_ln297_1_fu_1934_p2;
wire   [4:0] tmp_60_fu_1948_p3;
wire   [5:0] zext_ln297_fu_1955_p1;
wire   [5:0] zext_ln301_2_fu_1959_p1;
wire   [5:0] add_ln301_fu_1962_p2;
wire   [8:0] tmp_96_fu_1968_p3;
wire   [6:0] tmp_97_fu_1980_p3;
wire   [11:0] zext_ln301_4_fu_1976_p1;
wire   [11:0] zext_ln301_5_fu_1988_p1;
wire   [11:0] sub_ln301_1_fu_1992_p2;
wire   [11:0] zext_ln301_6_fu_1998_p1;
wire   [11:0] add_ln301_2_fu_2001_p2;
wire   [31:0] tmp_s_fu_2020_p2;
wire   [31:0] tmp_s_fu_2020_p4;
reg   [75:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
wire   [128:0] mul_ln318_fu_996_p00;
wire   [128:0] mul_ln319_fu_1108_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 76'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U70(
    .din0(mul_ln318_fu_996_p0),
    .din1(mul_ln318_fu_996_p1),
    .dout(mul_ln318_fu_996_p2)
);

makePatches_ShadowQuilt_fromEdges_urem_57s_4ns_57_61_1 #(
    .ID( 1 ),
    .NUM_STAGE( 61 ),
    .din0_WIDTH( 57 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 57 ))
urem_57s_4ns_57_61_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1026_p0),
    .din1(grp_fu_1026_p1),
    .ce(1'b1),
    .dout(grp_fu_1026_p2)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U72(
    .din0(wp_superpoints_load_reg_2137),
    .din1(wp_superpoints1_load_reg_2142),
    .din2(wp_superpoints2_load_reg_2147),
    .din3(wp_superpoints3_load_reg_2152),
    .din4(wp_superpoints4_load_reg_2157),
    .din5(tmp_fu_1036_p6),
    .dout(tmp_fu_1036_p7)
);

makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U73(
    .din0(mul_ln319_fu_1108_p0),
    .din1(mul_ln319_fu_1108_p1),
    .dout(mul_ln319_fu_1108_p2)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U74(
    .din0(wp_superpoints_load_2_reg_2162),
    .din1(wp_superpoints1_load_4_reg_2167),
    .din2(wp_superpoints2_load_4_reg_2172),
    .din3(wp_superpoints3_load_4_reg_2177),
    .din4(wp_superpoints4_load_4_reg_2182),
    .din5(trunc_ln874_reg_2212),
    .dout(tmp_35_fu_1176_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U75(
    .din0(wp_superpoints_q1),
    .din1(wp_superpoints1_q1),
    .din2(wp_superpoints2_q1),
    .din3(wp_superpoints3_q1),
    .din4(wp_superpoints4_q1),
    .din5(select_ln331_1_reg_2273),
    .dout(phi_V_1_fu_1346_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U76(
    .din0(wp_superpoints_q0),
    .din1(wp_superpoints1_q0),
    .din2(wp_superpoints2_q0),
    .din3(wp_superpoints3_q0),
    .din4(wp_superpoints4_q0),
    .din5(select_ln331_1_reg_2273),
    .dout(z_V_1_fu_1361_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U77(
    .din0(wp_parameters_q0),
    .din1(tmp_36_fu_1621_p2),
    .din2(wp_parameters6_q0),
    .din3(tmp_36_fu_1621_p4),
    .din4(wp_parameters8_q0),
    .din5(select_ln339_1_reg_2345),
    .dout(tmp_36_fu_1621_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U78(
    .din0(wp_superpoints_q1),
    .din1(wp_superpoints1_q1),
    .din2(wp_superpoints2_q1),
    .din3(wp_superpoints3_q1),
    .din4(wp_superpoints4_q1),
    .din5(select_ln287_1_reg_2412),
    .dout(phi_V_fu_1754_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U79(
    .din0(wp_superpoints_q0),
    .din1(wp_superpoints1_q0),
    .din2(wp_superpoints2_q0),
    .din3(wp_superpoints3_q0),
    .din4(wp_superpoints4_q0),
    .din5(select_ln287_1_reg_2412),
    .dout(z_V_fu_1769_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U80(
    .din0(wp_parameters_q0),
    .din1(tmp_s_fu_2020_p2),
    .din2(wp_parameters6_q0),
    .din3(tmp_s_fu_2020_p4),
    .din4(wp_parameters8_q0),
    .din5(select_ln295_1_reg_2484),
    .dout(tmp_s_fu_2020_p7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state68) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln329_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state68))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state68);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln329_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state71) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state70)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state71))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state71);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state70)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state75) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (icmp_ln284_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state75))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state75);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((ap_start == 1'b1) & (icmp_ln284_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state78) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state77)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state78))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state78);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state77)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        a_4_reg_819 <= 3'd0;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln295_reg_2480 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        a_4_reg_819 <= select_ln295_1_reg_2484;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln331_reg_2264 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        a_5_reg_698 <= select_ln331_1_reg_2273;
    end else if (((icmp_ln329_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        a_5_reg_698 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        a_6_reg_731 <= 3'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln339_reg_2341 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        a_6_reg_731 <= select_ln339_1_reg_2345;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (icmp_ln284_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_reg_786 <= 3'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln287_reg_2403 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        a_reg_786 <= select_ln287_1_reg_2412;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        b_10_reg_753 <= 3'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln339_reg_2341 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        b_10_reg_753 <= select_ln341_1_reg_2357;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        b_8_reg_841 <= 3'd0;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln295_reg_2480 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        b_8_reg_841 <= select_ln297_1_reg_2496;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln331_fu_1236_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_9_reg_709 <= add_ln333_fu_1306_p2;
    end else if (((icmp_ln329_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        b_9_reg_709 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (icmp_ln284_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_reg_797 <= 5'd0;
    end else if (((icmp_ln287_fu_1653_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        b_reg_797 <= add_ln289_fu_1723_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        c_6_reg_764 <= 3'd0;
    end else if (((icmp_ln339_fu_1391_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        c_6_reg_764 <= add_ln343_fu_1520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        c_reg_852 <= 3'd0;
    end else if (((icmp_ln295_fu_1799_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        c_reg_852 <= add_ln299_fu_1928_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_018_reg_676 <= 8'd0;
    end else if (((icmp_ln874_4_fu_1190_p2 == 1'd1) & (icmp_ln874_reg_2232 == 1'd1) & (icmp_ln316_1_reg_2187 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        i_018_reg_676 <= i_reg_2191;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        indvar_flatten21_reg_808 <= 7'd0;
    end else if (((icmp_ln295_fu_1799_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten21_reg_808 <= add_ln295_1_fu_1793_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln331_fu_1236_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten29_reg_687 <= add_ln331_1_fu_1230_p2;
    end else if (((icmp_ln329_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        indvar_flatten29_reg_687 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        indvar_flatten37_reg_742 <= 6'd0;
    end else if (((icmp_ln339_fu_1391_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten37_reg_742 <= select_ln341_2_fu_1532_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        indvar_flatten51_reg_720 <= 7'd0;
    end else if (((icmp_ln339_fu_1391_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten51_reg_720 <= add_ln339_1_fu_1385_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        indvar_flatten7_reg_830 <= 6'd0;
    end else if (((icmp_ln295_fu_1799_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten7_reg_830 <= select_ln297_2_fu_1940_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (icmp_ln284_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_775 <= 7'd0;
    end else if (((icmp_ln287_fu_1653_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten_reg_775 <= add_ln287_1_fu_1647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_1_fu_951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln318_reg_2196[18 : 7] <= add_ln318_fu_983_p2[18 : 7];
        tmp_93_reg_2201 <= {{mul_ln318_fu_996_p2[128:74]}};
        tmp_reg_2217 <= tmp_fu_1036_p7;
        trunc_ln874_reg_2212 <= trunc_ln874_fu_1032_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln329_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        add_ln335_reg_2253 <= add_ln335_fu_1224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_2093 <= empty_fu_863_p1;
        icmp_ln284_reg_2098 <= icmp_ln284_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_2191 <= i_fu_956_p2;
        icmp_ln316_1_reg_2187 <= icmp_ln316_1_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln287_reg_2403 <= icmp_ln287_fu_1653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln295_reg_2480 <= icmp_ln295_fu_1799_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln316_reg_2123 <= icmp_ln316_fu_927_p2;
        patches_parameters_load_reg_2118 <= patches_parameters_q0;
        tmp_54_reg_2113[15 : 7] <= tmp_54_fu_920_p3[15 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        icmp_ln329_reg_2249 <= icmp_ln329_fu_1204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln331_reg_2264 <= icmp_ln331_fu_1236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln339_reg_2341 <= icmp_ln339_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_1_reg_2187 == 1'd1) & (1'b1 == ap_CS_fsm_state65))) begin
        icmp_ln874_reg_2232 <= icmp_ln874_fu_1090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln287_fu_1653_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        select_ln287_1_reg_2412 <= select_ln287_1_fu_1679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln287_fu_1653_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        select_ln287_reg_2407 <= select_ln287_fu_1671_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_1799_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        select_ln295_1_reg_2484 <= select_ln295_1_fu_1825_p3;
        select_ln297_1_reg_2496 <= select_ln297_1_fu_1871_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_1799_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        select_ln297_reg_2491 <= select_ln297_fu_1863_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln331_fu_1236_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln331_1_reg_2273 <= select_ln331_1_fu_1262_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln331_fu_1236_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln331_reg_2268 <= select_ln331_fu_1254_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln339_fu_1391_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln339_1_reg_2345 <= select_ln339_1_fu_1417_p3;
        select_ln341_1_reg_2357 <= select_ln341_1_fu_1463_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln339_fu_1391_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln341_reg_2352 <= select_ln341_fu_1455_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln316_reg_2132[16 : 7] <= sext_ln316_fu_944_p1[16 : 7];
        sext_ln318_reg_2127[18 : 9] <= sext_ln318_fu_940_p1[18 : 9];
        wp_superpoints1_load_4_reg_2167 <= wp_superpoints1_q0;
        wp_superpoints1_load_reg_2142 <= wp_superpoints1_q1;
        wp_superpoints2_load_4_reg_2172 <= wp_superpoints2_q0;
        wp_superpoints2_load_reg_2147 <= wp_superpoints2_q1;
        wp_superpoints3_load_4_reg_2177 <= wp_superpoints3_q0;
        wp_superpoints3_load_reg_2152 <= wp_superpoints3_q1;
        wp_superpoints4_load_4_reg_2182 <= wp_superpoints4_q0;
        wp_superpoints4_load_reg_2157 <= wp_superpoints4_q1;
        wp_superpoints_load_2_reg_2162 <= wp_superpoints_q0;
        wp_superpoints_load_reg_2137 <= wp_superpoints_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln284_fu_871_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        sub_reg_2102 <= sub_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln874_fu_1090_p2 == 1'd1) & (icmp_ln316_1_reg_2187 == 1'd1) & (1'b1 == ap_CS_fsm_state65))) begin
        tmp_35_reg_2241 <= tmp_35_fu_1176_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln316_1_reg_2187 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
        urem_ln318_reg_2222 <= grp_fu_1026_p2;
    end
end

always @ (*) begin
    if ((icmp_ln331_fu_1236_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state68 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state68 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln339_fu_1391_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state71 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state71 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln287_fu_1653_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state75 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state75 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln295_fu_1799_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state78 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state78 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln295_reg_2480 == 1'd0) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_a_4_phi_fu_823_p4 = select_ln295_1_reg_2484;
    end else begin
        ap_phi_mux_a_4_phi_fu_823_p4 = a_4_reg_819;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln331_reg_2264 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_a_5_phi_fu_702_p4 = select_ln331_1_reg_2273;
    end else begin
        ap_phi_mux_a_5_phi_fu_702_p4 = a_5_reg_698;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln339_reg_2341 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_a_6_phi_fu_735_p4 = select_ln339_1_reg_2345;
    end else begin
        ap_phi_mux_a_6_phi_fu_735_p4 = a_6_reg_731;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln287_reg_2403 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_a_phi_fu_790_p4 = select_ln287_1_reg_2412;
    end else begin
        ap_phi_mux_a_phi_fu_790_p4 = a_reg_786;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln339_reg_2341 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_b_10_phi_fu_757_p4 = select_ln341_1_reg_2357;
    end else begin
        ap_phi_mux_b_10_phi_fu_757_p4 = b_10_reg_753;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln295_reg_2480 == 1'd0) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_b_8_phi_fu_845_p4 = select_ln297_1_reg_2496;
    end else begin
        ap_phi_mux_b_8_phi_fu_845_p4 = b_8_reg_841;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        n_patches = 8'd1;
    end else if (((icmp_ln329_reg_2249 == 1'd1) & (icmp_ln316_1_reg_2187 == 1'd1) & (icmp_ln316_reg_2123 == 1'd1) & (icmp_ln284_reg_2098 == 1'd0) & (1'b1 == ap_CS_fsm_state73))) begin
        n_patches = zext_ln353_fu_1642_p1;
    end else begin
        n_patches = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | ((icmp_ln329_reg_2249 == 1'd1) & (icmp_ln316_1_reg_2187 == 1'd1) & (icmp_ln316_reg_2123 == 1'd1) & (icmp_ln284_reg_2098 == 1'd0) & (1'b1 == ap_CS_fsm_state73)))) begin
        n_patches_ap_vld = 1'b1;
    end else begin
        n_patches_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_address0 = zext_ln301_9_fu_2007_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_address0 = zext_ln345_8_fu_1608_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_address0 = p_cast_fu_915_p1;
    end else begin
        patches_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_ce0 = 1'b1;
    end else begin
        patches_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_d0 = tmp_s_fu_2020_p7;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_d0 = tmp_36_fu_1621_p7;
    end else begin
        patches_parameters_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln295_reg_2480 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln339_reg_2341 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_we0 = 1'b1;
    end else begin
        patches_parameters_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        patches_superpoints_address0 = zext_ln291_2_fu_1749_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_address0 = zext_ln335_5_fu_1341_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        patches_superpoints_address0 = zext_ln319_1_fu_1171_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        patches_superpoints_address0 = tmp_59_fu_1077_p3;
    end else begin
        patches_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_ce0 = 1'b1;
    end else begin
        patches_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        patches_superpoints_d0 = ret_fu_1784_p3;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_d0 = ret_41_fu_1376_p3;
    end else begin
        patches_superpoints_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln287_reg_2403 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln331_reg_2264 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_we0 = 1'b1;
    end else begin
        patches_superpoints_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters5_address0 = zext_ln301_8_fu_1919_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters5_address0 = zext_ln345_7_fu_1511_p1;
    end else begin
        wp_parameters5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters5_ce0 = 1'b1;
    end else begin
        wp_parameters5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters6_address0 = zext_ln301_8_fu_1919_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters6_address0 = zext_ln345_7_fu_1511_p1;
    end else begin
        wp_parameters6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters6_ce0 = 1'b1;
    end else begin
        wp_parameters6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters7_address0 = zext_ln301_8_fu_1919_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters7_address0 = zext_ln345_7_fu_1511_p1;
    end else begin
        wp_parameters7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters7_ce0 = 1'b1;
    end else begin
        wp_parameters7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters8_address0 = zext_ln301_8_fu_1919_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters8_address0 = zext_ln345_7_fu_1511_p1;
    end else begin
        wp_parameters8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters8_ce0 = 1'b1;
    end else begin
        wp_parameters8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters_address0 = zext_ln301_8_fu_1919_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters_address0 = zext_ln345_7_fu_1511_p1;
    end else begin
        wp_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters_ce0 = 1'b1;
    end else begin
        wp_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints1_address0 = tmp_58_fu_1710_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints1_address0 = tmp_63_fu_1293_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints1_address0 = 64'd31;
    end else begin
        wp_superpoints1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints1_address1 = zext_ln291_1_fu_1695_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints1_address1 = zext_ln335_1_fu_1278_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints1_address1 = 64'd1;
    end else begin
        wp_superpoints1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints1_ce0 = 1'b1;
    end else begin
        wp_superpoints1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints1_ce1 = 1'b1;
    end else begin
        wp_superpoints1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints2_address0 = tmp_58_fu_1710_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints2_address0 = tmp_63_fu_1293_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints2_address0 = 64'd31;
    end else begin
        wp_superpoints2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints2_address1 = zext_ln291_1_fu_1695_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints2_address1 = zext_ln335_1_fu_1278_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints2_address1 = 64'd1;
    end else begin
        wp_superpoints2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints2_ce0 = 1'b1;
    end else begin
        wp_superpoints2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints2_ce1 = 1'b1;
    end else begin
        wp_superpoints2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints3_address0 = tmp_58_fu_1710_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints3_address0 = tmp_63_fu_1293_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints3_address0 = 64'd31;
    end else begin
        wp_superpoints3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints3_address1 = zext_ln291_1_fu_1695_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints3_address1 = zext_ln335_1_fu_1278_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints3_address1 = 64'd1;
    end else begin
        wp_superpoints3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints3_ce0 = 1'b1;
    end else begin
        wp_superpoints3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints3_ce1 = 1'b1;
    end else begin
        wp_superpoints3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints4_address0 = tmp_58_fu_1710_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints4_address0 = tmp_63_fu_1293_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints4_address0 = 64'd31;
    end else begin
        wp_superpoints4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints4_address1 = zext_ln291_1_fu_1695_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints4_address1 = zext_ln335_1_fu_1278_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints4_address1 = 64'd1;
    end else begin
        wp_superpoints4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints4_ce0 = 1'b1;
    end else begin
        wp_superpoints4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints4_ce1 = 1'b1;
    end else begin
        wp_superpoints4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints_address0 = tmp_58_fu_1710_p3;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints_address0 = tmp_63_fu_1293_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints_address0 = 64'd31;
    end else begin
        wp_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints_address1 = zext_ln291_1_fu_1695_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints_address1 = zext_ln335_1_fu_1278_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints_address1 = 64'd1;
    end else begin
        wp_superpoints_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints_ce0 = 1'b1;
    end else begin
        wp_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints_ce1 = 1'b1;
    end else begin
        wp_superpoints_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (icmp_ln284_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_start == 1'b1) & (icmp_ln284_fu_871_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln316_fu_927_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((icmp_ln874_4_fu_1190_p2 == 1'd1) & (icmp_ln874_reg_2232 == 1'd1) & (icmp_ln316_1_reg_2187 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln316_1_reg_2187 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((icmp_ln329_fu_1204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln331_fu_1236_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln331_fu_1236_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln339_fu_1391_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln339_fu_1391_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((icmp_ln287_fu_1653_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln287_fu_1653_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((icmp_ln295_fu_1799_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((icmp_ln295_fu_1799_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln287_1_fu_1647_p2 = (indvar_flatten_reg_775 + 7'd1);

assign add_ln287_fu_1659_p2 = (ap_phi_mux_a_phi_fu_790_p4 + 3'd1);

assign add_ln289_fu_1723_p2 = (select_ln287_fu_1671_p3 + 5'd1);

assign add_ln291_fu_1743_p2 = (tmp_176_cast_fu_1736_p1 + zext_ln291_fu_1740_p1);

assign add_ln295_1_fu_1793_p2 = (indvar_flatten21_reg_808 + 7'd1);

assign add_ln295_fu_1805_p2 = (ap_phi_mux_a_4_phi_fu_823_p4 + 3'd1);

assign add_ln297_1_fu_1934_p2 = (indvar_flatten7_reg_830 + 6'd1);

assign add_ln297_fu_1851_p2 = (select_ln295_fu_1817_p3 + 3'd1);

assign add_ln299_fu_1928_p2 = (select_ln297_fu_1863_p3 + 3'd1);

assign add_ln301_1_fu_1913_p2 = (sub_ln301_fu_1903_p2 + zext_ln301_7_fu_1909_p1);

assign add_ln301_2_fu_2001_p2 = (sub_ln301_1_fu_1992_p2 + zext_ln301_6_fu_1998_p1);

assign add_ln301_fu_1962_p2 = (zext_ln297_fu_1955_p1 + zext_ln301_2_fu_1959_p1);

assign add_ln318_1_fu_974_p2 = ($signed(sext_ln316_reg_2132) + $signed(zext_ln318_fu_970_p1));

assign add_ln318_2_fu_1061_p2 = (zext_ln318_3_fu_1057_p1 + zext_ln318_2_fu_1047_p1);

assign add_ln318_3_fu_1071_p2 = (add_ln318_2_fu_1061_p2 + zext_ln318_4_fu_1067_p1);

assign add_ln318_fu_983_p2 = ($signed(sext_ln318_1_fu_979_p1) + $signed(sext_ln318_reg_2127));

assign add_ln319_1_fu_1151_p2 = (add_ln319_fu_1142_p2 + trunc_ln319_fu_1148_p1);

assign add_ln319_fu_1142_p2 = (p_shl7_cast_fu_1134_p3 + udiv_ln3_cast_fu_1114_p4);

assign add_ln331_1_fu_1230_p2 = (indvar_flatten29_reg_687 + 7'd1);

assign add_ln331_fu_1242_p2 = (ap_phi_mux_a_5_phi_fu_702_p4 + 3'd1);

assign add_ln333_fu_1306_p2 = (select_ln331_fu_1254_p3 + 5'd1);

assign add_ln335_1_fu_1318_p2 = (trunc_ln335_fu_1312_p1 + zext_ln335_3_fu_1315_p1);

assign add_ln335_2_fu_1335_p2 = (tmp_192_cast_fu_1324_p3 + zext_ln335_4_fu_1332_p1);

assign add_ln335_fu_1224_p2 = (zext_ln335_2_fu_1220_p1 + zext_ln335_fu_1210_p1);

assign add_ln339_1_fu_1385_p2 = (indvar_flatten51_reg_720 + 7'd1);

assign add_ln339_fu_1397_p2 = (ap_phi_mux_a_6_phi_fu_735_p4 + 3'd1);

assign add_ln341_3_fu_1526_p2 = (indvar_flatten37_reg_742 + 6'd1);

assign add_ln341_fu_1443_p2 = (select_ln339_fu_1409_p3 + 3'd1);

assign add_ln343_fu_1520_p2 = (select_ln341_fu_1455_p3 + 3'd1);

assign add_ln345_1_fu_1563_p2 = (zext_ln341_fu_1556_p1 + zext_ln345_3_fu_1560_p1);

assign add_ln345_2_fu_1505_p2 = (sub_ln345_fu_1495_p2 + zext_ln345_6_fu_1501_p1);

assign add_ln345_3_fu_1602_p2 = (sub_ln345_1_fu_1593_p2 + zext_ln345_5_fu_1599_p1);

assign add_ln345_fu_1543_p2 = (add_ln335_reg_2253 + zext_ln345_2_fu_1540_p1);

assign add_ln353_fu_1637_p2 = (empty_reg_2093 + 6'd1);

assign and_ln295_fu_1845_p2 = (xor_ln295_fu_1833_p2 & icmp_ln299_fu_1839_p2);

assign and_ln339_fu_1437_p2 = (xor_ln339_fu_1425_p2 & icmp_ln343_fu_1431_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd75];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state68_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign empty_137_fu_883_p1 = sub_fu_877_p2[4:0];

assign empty_138_fu_903_p2 = (tmp_174_cast_fu_887_p3 - tmp_55_fu_895_p3);

assign empty_139_fu_909_p2 = (empty_138_fu_903_p2 + 12'd102);

assign empty_fu_863_p1 = n_patches_read[5:0];

assign grp_fu_1026_p0 = $signed(trunc_ln_fu_1012_p4);

assign grp_fu_1026_p1 = 57'd5;

assign i_fu_956_p2 = (i_018_reg_676 + 8'd1);

assign icmp_ln284_fu_871_p2 = ((n_patches_read == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln287_fu_1653_p2 = ((indvar_flatten_reg_775 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1665_p2 = ((b_reg_797 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln295_fu_1799_p2 = ((indvar_flatten21_reg_808 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln297_fu_1811_p2 = ((indvar_flatten7_reg_830 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1839_p2 = ((c_reg_852 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln316_1_fu_951_p2 = (($signed(zext_ln316_fu_947_p1) < $signed(patches_parameters_load_reg_2118)) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_927_p2 = (($signed(patches_parameters_q0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln329_fu_1204_p2 = ((tmp_99_fu_1195_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln331_fu_1236_p2 = ((indvar_flatten29_reg_687 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln333_fu_1248_p2 = ((b_9_reg_709 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln339_fu_1391_p2 = ((indvar_flatten51_reg_720 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln341_fu_1403_p2 = ((indvar_flatten37_reg_742 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_1431_p2 = ((c_6_reg_764 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln874_4_fu_1190_p2 = ((trunc_ln69_4_fu_1186_p1 == tmp_35_reg_2241) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1090_p2 = ((trunc_ln69_fu_1086_p1 == tmp_reg_2217) ? 1'b1 : 1'b0);

assign mul_ln318_fu_996_p0 = mul_ln318_fu_996_p00;

assign mul_ln318_fu_996_p00 = $unsigned(sext_ln318_2_fu_988_p1);

assign mul_ln318_fu_996_p1 = 129'd29514790517935282586;

assign mul_ln319_fu_1108_p0 = mul_ln319_fu_1108_p00;

assign mul_ln319_fu_1108_p00 = $unsigned(sext_ln319_fu_1100_p1);

assign mul_ln319_fu_1108_p1 = 129'd29514790517935282586;

assign or_ln291_fu_1704_p2 = (tmp_57_fu_1687_p3 | 6'd1);

assign or_ln297_fu_1857_p2 = (icmp_ln297_fu_1811_p2 | and_ln295_fu_1845_p2);

assign or_ln319_1_fu_1165_p2 = (tmp_189_cast_fu_1157_p3 | 12'd15);

assign or_ln319_fu_1095_p2 = (19'd120 | add_ln318_reg_2196);

assign or_ln335_fu_1287_p2 = (tmp_62_fu_1270_p3 | 6'd1);

assign or_ln341_fu_1449_p2 = (icmp_ln341_fu_1403_p2 | and_ln339_fu_1437_p2);

assign p_cast_fu_915_p1 = empty_139_fu_909_p2;

assign p_shl10_cast_fu_1573_p3 = {{trunc_ln345_1_fu_1569_p1}, {3'd0}};

assign p_shl11_cast_fu_1585_p3 = {{trunc_ln345_2_fu_1581_p1}, {1'd0}};

assign p_shl2_cast_fu_1883_p3 = {{trunc_ln301_fu_1879_p1}, {3'd0}};

assign p_shl7_cast_fu_1134_p3 = {{tmp_98_fu_1124_p4}, {2'd0}};

assign p_shl8_cast_fu_1475_p3 = {{trunc_ln345_fu_1471_p1}, {3'd0}};

assign ret_41_fu_1376_p3 = {{phi_V_1_fu_1346_p7}, {z_V_1_fu_1361_p7}};

assign ret_fu_1784_p3 = {{phi_V_fu_1754_p7}, {z_V_fu_1769_p7}};

assign select_ln287_1_fu_1679_p3 = ((icmp_ln289_fu_1665_p2[0:0] == 1'b1) ? add_ln287_fu_1659_p2 : ap_phi_mux_a_phi_fu_790_p4);

assign select_ln287_fu_1671_p3 = ((icmp_ln289_fu_1665_p2[0:0] == 1'b1) ? 5'd0 : b_reg_797);

assign select_ln295_1_fu_1825_p3 = ((icmp_ln297_fu_1811_p2[0:0] == 1'b1) ? add_ln295_fu_1805_p2 : ap_phi_mux_a_4_phi_fu_823_p4);

assign select_ln295_fu_1817_p3 = ((icmp_ln297_fu_1811_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_8_phi_fu_845_p4);

assign select_ln297_1_fu_1871_p3 = ((and_ln295_fu_1845_p2[0:0] == 1'b1) ? add_ln297_fu_1851_p2 : select_ln295_fu_1817_p3);

assign select_ln297_2_fu_1940_p3 = ((icmp_ln297_fu_1811_p2[0:0] == 1'b1) ? 6'd1 : add_ln297_1_fu_1934_p2);

assign select_ln297_fu_1863_p3 = ((or_ln297_fu_1857_p2[0:0] == 1'b1) ? 3'd0 : c_reg_852);

assign select_ln331_1_fu_1262_p3 = ((icmp_ln333_fu_1248_p2[0:0] == 1'b1) ? add_ln331_fu_1242_p2 : ap_phi_mux_a_5_phi_fu_702_p4);

assign select_ln331_fu_1254_p3 = ((icmp_ln333_fu_1248_p2[0:0] == 1'b1) ? 5'd0 : b_9_reg_709);

assign select_ln339_1_fu_1417_p3 = ((icmp_ln341_fu_1403_p2[0:0] == 1'b1) ? add_ln339_fu_1397_p2 : ap_phi_mux_a_6_phi_fu_735_p4);

assign select_ln339_fu_1409_p3 = ((icmp_ln341_fu_1403_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_10_phi_fu_757_p4);

assign select_ln341_1_fu_1463_p3 = ((and_ln339_fu_1437_p2[0:0] == 1'b1) ? add_ln341_fu_1443_p2 : select_ln339_fu_1409_p3);

assign select_ln341_2_fu_1532_p3 = ((icmp_ln341_fu_1403_p2[0:0] == 1'b1) ? 6'd1 : add_ln341_3_fu_1526_p2);

assign select_ln341_fu_1455_p3 = ((or_ln341_fu_1449_p2[0:0] == 1'b1) ? 3'd0 : c_6_reg_764);

assign sext_ln316_fu_944_p1 = $signed(tmp_54_reg_2113);

assign sext_ln318_1_fu_979_p1 = $signed(add_ln318_1_fu_974_p2);

assign sext_ln318_2_fu_988_p1 = add_ln318_fu_983_p2;

assign sext_ln318_fu_940_p1 = $signed(shl_ln318_1_fu_933_p3);

assign sext_ln319_fu_1100_p1 = $signed(or_ln319_fu_1095_p2);

assign shl_ln318_1_fu_933_p3 = {{sub_reg_2102}, {9'd0}};

assign shl_ln_fu_962_p3 = {{i_018_reg_676}, {7'd0}};

assign sub_fu_877_p2 = ($signed(zext_ln284_fu_867_p1) + $signed(9'd511));

assign sub_ln301_1_fu_1992_p2 = (zext_ln301_4_fu_1976_p1 - zext_ln301_5_fu_1988_p1);

assign sub_ln301_fu_1903_p2 = (p_shl2_cast_fu_1883_p3 - zext_ln301_3_fu_1899_p1);

assign sub_ln345_1_fu_1593_p2 = (p_shl10_cast_fu_1573_p3 - p_shl11_cast_fu_1585_p3);

assign sub_ln345_fu_1495_p2 = (p_shl8_cast_fu_1475_p3 - zext_ln345_4_fu_1491_p1);

assign tmp_100_fu_1548_p3 = {{add_ln345_fu_1543_p2}, {2'd0}};

assign tmp_101_fu_1483_p3 = {{select_ln341_1_fu_1463_p3}, {1'd0}};

assign tmp_174_cast_fu_887_p3 = {{empty_137_fu_883_p1}, {7'd0}};

assign tmp_176_cast_fu_1736_p1 = tmp_56_fu_1729_p3;

assign tmp_189_cast_fu_1157_p3 = {{add_ln319_1_fu_1151_p2}, {4'd0}};

assign tmp_192_cast_fu_1324_p3 = {{add_ln335_1_fu_1318_p2}, {4'd0}};

assign tmp_36_fu_1621_p2 = wp_parameters5_q0;

assign tmp_36_fu_1621_p4 = wp_parameters7_q0;

assign tmp_54_fu_920_p3 = {{sub_reg_2102}, {7'd0}};

assign tmp_55_fu_895_p3 = {{sub_fu_877_p2}, {3'd0}};

assign tmp_56_fu_1729_p3 = {{select_ln287_1_reg_2412}, {4'd0}};

assign tmp_57_fu_1687_p3 = {{select_ln287_fu_1671_p3}, {1'd0}};

assign tmp_58_fu_1710_p3 = {{58'd0}, {or_ln291_fu_1704_p2}};

assign tmp_59_fu_1077_p3 = {{add_ln318_3_fu_1071_p2}, {4'd0}};

assign tmp_60_fu_1948_p3 = {{select_ln295_1_reg_2484}, {2'd0}};

assign tmp_61_fu_1213_p3 = {{n_patches_read}, {2'd0}};

assign tmp_62_fu_1270_p3 = {{select_ln331_fu_1254_p3}, {1'd0}};

assign tmp_63_fu_1293_p3 = {{58'd0}, {or_ln335_fu_1287_p2}};

assign tmp_94_fu_1050_p3 = {{tmp_93_reg_2201}, {2'd0}};

assign tmp_95_fu_1891_p3 = {{select_ln297_1_fu_1871_p3}, {1'd0}};

assign tmp_96_fu_1968_p3 = {{add_ln301_fu_1962_p2}, {3'd0}};

assign tmp_97_fu_1980_p3 = {{add_ln301_fu_1962_p2}, {1'd0}};

assign tmp_98_fu_1124_p4 = {{mul_ln319_fu_1108_p2[79:74]}};

assign tmp_99_fu_1195_p4 = {{n_patches_read[7:5]}};

assign tmp_fu_1036_p6 = i_018_reg_676[2:0];

assign tmp_s_fu_2020_p2 = wp_parameters5_q0;

assign tmp_s_fu_2020_p4 = wp_parameters7_q0;

assign trunc_ln301_fu_1879_p1 = select_ln297_1_fu_1871_p3[1:0];

assign trunc_ln319_fu_1148_p1 = urem_ln318_reg_2222[7:0];

assign trunc_ln335_fu_1312_p1 = add_ln335_reg_2253[7:0];

assign trunc_ln345_1_fu_1569_p1 = add_ln345_1_fu_1563_p2[8:0];

assign trunc_ln345_2_fu_1581_p1 = add_ln345_1_fu_1563_p2[10:0];

assign trunc_ln345_fu_1471_p1 = select_ln341_1_fu_1463_p3[1:0];

assign trunc_ln69_4_fu_1186_p1 = patches_superpoints_q0[31:0];

assign trunc_ln69_fu_1086_p1 = patches_superpoints_q0[31:0];

assign trunc_ln874_fu_1032_p1 = i_018_reg_676[2:0];

assign trunc_ln_fu_1012_p4 = {{add_ln318_fu_983_p2[18:7]}};

assign udiv_ln3_cast_fu_1114_p4 = {{mul_ln319_fu_1108_p2[81:74]}};

assign xor_ln295_fu_1833_p2 = (icmp_ln297_fu_1811_p2 ^ 1'd1);

assign xor_ln339_fu_1425_p2 = (icmp_ln341_fu_1403_p2 ^ 1'd1);

assign zext_ln284_fu_867_p1 = n_patches_read;

assign zext_ln291_1_fu_1695_p1 = tmp_57_fu_1687_p3;

assign zext_ln291_2_fu_1749_p1 = add_ln291_fu_1743_p2;

assign zext_ln291_fu_1740_p1 = select_ln287_reg_2407;

assign zext_ln297_fu_1955_p1 = tmp_60_fu_1948_p3;

assign zext_ln301_2_fu_1959_p1 = select_ln297_1_reg_2496;

assign zext_ln301_3_fu_1899_p1 = tmp_95_fu_1891_p3;

assign zext_ln301_4_fu_1976_p1 = tmp_96_fu_1968_p3;

assign zext_ln301_5_fu_1988_p1 = tmp_97_fu_1980_p3;

assign zext_ln301_6_fu_1998_p1 = select_ln297_reg_2491;

assign zext_ln301_7_fu_1909_p1 = select_ln297_fu_1863_p3;

assign zext_ln301_8_fu_1919_p1 = add_ln301_1_fu_1913_p2;

assign zext_ln301_9_fu_2007_p1 = add_ln301_2_fu_2001_p2;

assign zext_ln316_fu_947_p1 = i_018_reg_676;

assign zext_ln318_2_fu_1047_p1 = tmp_93_reg_2201;

assign zext_ln318_3_fu_1057_p1 = tmp_94_fu_1050_p3;

assign zext_ln318_4_fu_1067_p1 = grp_fu_1026_p2;

assign zext_ln318_fu_970_p1 = shl_ln_fu_962_p3;

assign zext_ln319_1_fu_1171_p1 = or_ln319_1_fu_1165_p2;

assign zext_ln335_1_fu_1278_p1 = tmp_62_fu_1270_p3;

assign zext_ln335_2_fu_1220_p1 = tmp_61_fu_1213_p3;

assign zext_ln335_3_fu_1315_p1 = select_ln331_1_reg_2273;

assign zext_ln335_4_fu_1332_p1 = select_ln331_reg_2268;

assign zext_ln335_5_fu_1341_p1 = add_ln335_2_fu_1335_p2;

assign zext_ln335_fu_1210_p1 = n_patches_read;

assign zext_ln341_fu_1556_p1 = tmp_100_fu_1548_p3;

assign zext_ln345_2_fu_1540_p1 = select_ln339_1_reg_2345;

assign zext_ln345_3_fu_1560_p1 = select_ln341_1_reg_2357;

assign zext_ln345_4_fu_1491_p1 = tmp_101_fu_1483_p3;

assign zext_ln345_5_fu_1599_p1 = select_ln341_reg_2352;

assign zext_ln345_6_fu_1501_p1 = select_ln341_fu_1455_p3;

assign zext_ln345_7_fu_1511_p1 = add_ln345_2_fu_1505_p2;

assign zext_ln345_8_fu_1608_p1 = add_ln345_3_fu_1602_p2;

assign zext_ln353_fu_1642_p1 = add_ln353_fu_1637_p2;

always @ (posedge ap_clk) begin
    tmp_54_reg_2113[6:0] <= 7'b0000000;
    sext_ln318_reg_2127[8:0] <= 9'b000000000;
    sext_ln316_reg_2132[6:0] <= 7'b0000000;
    add_ln318_reg_2196[6:0] <= 7'b0000000;
end

endmodule //makePatches_ShadowQuilt_fromEdges_add_patch6
