

================================================================
== Vivado HLS Report for 'datamover_controller'
================================================================
* Date:           Mon Oct  7 23:50:01 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        datamover_controller
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.118|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     203|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      27|    -|
|Register         |        -|      -|      220|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      220|     230|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_210_p2           |     +    |      0|  0|  71|          64|          23|
    |add_ln701_fu_198_p2           |     +    |      0|  0|  71|          64|          24|
    |ap_condition_52               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_60               |    and   |      0|  0|   2|           1|           1|
    |ret_V_fu_120_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln895_fu_146_p2          |   icmp   |      0|  0|  29|          64|          23|
    |byte_to_transfer_V_fu_156_p3  |  select  |      0|  0|  24|           1|          24|
    |lhs_V_fu_114_p2               |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 203|         197|          99|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |curr_addr_V         |   9|          2|   64|        128|
    |length_reg_V        |   9|          2|   64|        128|
    |m_axis_reg_tdata_V  |   9|          2|   88|        176|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|  216|        432|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   1|   0|    1|          0|
    |core_on_V            |   1|   0|    1|          0|
    |curr_addr_V          |  64|   0|   64|          0|
    |length_reg_V         |  64|   0|   64|          0|
    |m_axis_reg_tdata_V   |  88|   0|  104|         16|
    |m_axis_reg_tvalid_V  |   1|   0|    1|          0|
    |start_reg_V          |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 220|   0|  236|         16|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+-----------------+-----+-----+--------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none | datamover_controller | return value |
|ap_rst           |  in |    1| ap_ctrl_none | datamover_controller | return value |
|start_V          |  in |    1|    ap_none   |        start_V       |    scalar    |
|length_V         |  in |   64|    ap_none   |       length_V       |    scalar    |
|m_axis_tdata_V   | out |  104|    ap_none   |    m_axis_tdata_V    |    pointer   |
|m_axis_tvalid_V  | out |    1|    ap_none   |    m_axis_tvalid_V   |    pointer   |
|m_axis_tready_V  |  in |    1|    ap_none   |    m_axis_tready_V   |    scalar    |
+-----------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !90"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %length_V), !map !96"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i104* %m_axis_tdata_V), !map !100"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_tvalid_V), !map !104"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %m_axis_tready_V), !map !108"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @datamover_controller_1) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m_axis_tready_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %m_axis_tready_V)" [src/datamover_controller.cpp:9]   --->   Operation 8 'read' 'm_axis_tready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%length_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %length_V)" [src/datamover_controller.cpp:9]   --->   Operation 9 'read' 'length_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %start_V)" [src/datamover_controller.cpp:9]   --->   Operation 10 'read' 'start_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/datamover_controller.cpp:13]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %start_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/datamover_controller.cpp:14]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %length_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/datamover_controller.cpp:15]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i104* %m_axis_tdata_V, i1* %m_axis_tvalid_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [src/datamover_controller.cpp:16]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_axis_reg_tdata_V_l = load i104* @m_axis_reg_tdata_V, align 8" [include/datamover_controller.h:2->src/datamover_controller.cpp:23]   --->   Operation 15 'load' 'm_axis_reg_tdata_V_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i104P(i104* %m_axis_tdata_V, i104 %m_axis_reg_tdata_V_l)" [include/datamover_controller.h:2->src/datamover_controller.cpp:23]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_axis_reg_tvalid_V_s = load i1* @m_axis_reg_tvalid_V, align 8" [include/datamover_controller.h:2->src/datamover_controller.cpp:23]   --->   Operation 17 'load' 'm_axis_reg_tvalid_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %m_axis_tvalid_V, i1 %m_axis_reg_tvalid_V_s)" [include/datamover_controller.h:2->src/datamover_controller.cpp:23]   --->   Operation 18 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%start_reg_V_load = load i1* @start_reg_V, align 1" [src/datamover_controller.cpp:24]   --->   Operation 19 'load' 'start_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = xor i1 %start_reg_V_load, true" [src/datamover_controller.cpp:24]   --->   Operation 20 'xor' 'lhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.28ns) (out node of the LUT)   --->   "%ret_V = and i1 %start_V_read, %lhs_V" [src/datamover_controller.cpp:24]   --->   Operation 21 'and' 'ret_V' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %ret_V, label %0, label %1" [src/datamover_controller.cpp:24]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%core_on_V_load = load i1* @core_on_V, align 1" [src/datamover_controller.cpp:28]   --->   Operation 23 'load' 'core_on_V_load' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %core_on_V_load, label %3, label %2" [src/datamover_controller.cpp:28]   --->   Operation 24 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "store i104 0, i104* @m_axis_reg_tdata_V, align 8" [src/datamover_controller.cpp:29]   --->   Operation 25 'store' <Predicate = (!ret_V & !core_on_V_load)> <Delay = 0.65>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "store i1 false, i1* @m_axis_reg_tvalid_V, align 8" [src/datamover_controller.cpp:30]   --->   Operation 26 'store' <Predicate = (!ret_V & !core_on_V_load)> <Delay = 0.65>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br label %7" [src/datamover_controller.cpp:31]   --->   Operation 27 'br' <Predicate = (!ret_V & !core_on_V_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %m_axis_tready_V_read, label %_ifconv, label %._crit_edge223" [src/datamover_controller.cpp:31]   --->   Operation 28 'br' <Predicate = (!ret_V & core_on_V_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @length_reg_V, align 8" [src/datamover_controller.cpp:32]   --->   Operation 29 'load' 'p_Val2_s' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln895 = icmp ugt i64 %p_Val2_s, 4194304" [src/datamover_controller.cpp:32]   --->   Operation 30 'icmp' 'icmp_ln895' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i64 %p_Val2_s to i23" [src/datamover_controller.cpp:32]   --->   Operation 31 'trunc' 'trunc_ln681' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & !icmp_ln895)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.33ns)   --->   "%byte_to_transfer_V = select i1 %icmp_ln895, i23 -4194304, i23 %trunc_ln681" [src/datamover_controller.cpp:32]   --->   Operation 32 'select' 'byte_to_transfer_V' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v2_V = load i64* @curr_addr_V, align 8" [src/datamover_controller.cpp:33]   --->   Operation 33 'load' 'v2_V' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = call i104 @_ssdm_op_BitConcatenate.i104.i8.i64.i9.i23(i8 0, i64 %v2_V, i9 1, i23 %byte_to_transfer_V)" [src/datamover_controller.cpp:33]   --->   Operation 34 'bitconcatenate' 'p_Result_s' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "store i104 %p_Result_s, i104* @m_axis_reg_tdata_V, align 8" [src/datamover_controller.cpp:33]   --->   Operation 35 'store' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.65>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "store i1 true, i1* @m_axis_reg_tvalid_V, align 8" [src/datamover_controller.cpp:34]   --->   Operation 36 'store' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.65>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %4, label %5" [src/datamover_controller.cpp:35]   --->   Operation 37 'br' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.65ns)   --->   "store i1 false, i1* @core_on_V, align 1" [src/datamover_controller.cpp:39]   --->   Operation 38 'store' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & !icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 39 'br' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & !icmp_ln895)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln701 = add i64 %p_Val2_s, -4194304" [src/datamover_controller.cpp:36]   --->   Operation 40 'add' 'add_ln701' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & icmp_ln895)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.65ns)   --->   "store i64 %add_ln701, i64* @length_reg_V, align 8" [src/datamover_controller.cpp:36]   --->   Operation 41 'store' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln700 = add i64 %v2_V, 4194304" [src/datamover_controller.cpp:37]   --->   Operation 42 'add' 'add_ln700' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & icmp_ln895)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.65ns)   --->   "store i64 %add_ln700, i64* @curr_addr_V, align 8" [src/datamover_controller.cpp:37]   --->   Operation 43 'store' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & icmp_ln895)> <Delay = 0.65>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "br label %6" [src/datamover_controller.cpp:38]   --->   Operation 44 'br' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read & icmp_ln895)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge223" [src/datamover_controller.cpp:41]   --->   Operation 45 'br' <Predicate = (!ret_V & core_on_V_load & m_axis_tready_V_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 46 'br' <Predicate = (!ret_V & core_on_V_load)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 47 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "store i1 true, i1* @core_on_V, align 1" [src/datamover_controller.cpp:25]   --->   Operation 48 'store' <Predicate = (ret_V)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.65ns)   --->   "store i64 0, i64* @curr_addr_V, align 8" [src/datamover_controller.cpp:26]   --->   Operation 49 'store' <Predicate = (ret_V)> <Delay = 0.65>
ST_1 : Operation 50 [1/1] (0.65ns)   --->   "store i64 %length_V_read, i64* @length_reg_V, align 8" [src/datamover_controller.cpp:27]   --->   Operation 50 'store' <Predicate = (ret_V)> <Delay = 0.65>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br label %8" [src/datamover_controller.cpp:28]   --->   Operation 51 'br' <Predicate = (ret_V)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i1 %start_V_read, i1* @start_reg_V, align 1" [src/datamover_controller.cpp:42]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [src/datamover_controller.cpp:43]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_tdata_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_tvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_tready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_reg_tdata_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ m_axis_reg_tvalid_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ start_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ core_on_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ curr_addr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ length_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap   ) [ 00]
specbitsmap_ln0       (specbitsmap   ) [ 00]
specbitsmap_ln0       (specbitsmap   ) [ 00]
specbitsmap_ln0       (specbitsmap   ) [ 00]
specbitsmap_ln0       (specbitsmap   ) [ 00]
spectopmodule_ln0     (spectopmodule ) [ 00]
m_axis_tready_V_read  (read          ) [ 01]
length_V_read         (read          ) [ 00]
start_V_read          (read          ) [ 00]
specinterface_ln13    (specinterface ) [ 00]
specinterface_ln14    (specinterface ) [ 00]
specinterface_ln15    (specinterface ) [ 00]
specinterface_ln16    (specinterface ) [ 00]
m_axis_reg_tdata_V_l  (load          ) [ 00]
write_ln2             (write         ) [ 00]
m_axis_reg_tvalid_V_s (load          ) [ 00]
write_ln2             (write         ) [ 00]
start_reg_V_load      (load          ) [ 00]
lhs_V                 (xor           ) [ 00]
ret_V                 (and           ) [ 01]
br_ln24               (br            ) [ 00]
core_on_V_load        (load          ) [ 01]
br_ln28               (br            ) [ 00]
store_ln29            (store         ) [ 00]
store_ln30            (store         ) [ 00]
br_ln31               (br            ) [ 00]
br_ln31               (br            ) [ 00]
p_Val2_s              (load          ) [ 00]
icmp_ln895            (icmp          ) [ 01]
trunc_ln681           (trunc         ) [ 00]
byte_to_transfer_V    (select        ) [ 00]
v2_V                  (load          ) [ 00]
p_Result_s            (bitconcatenate) [ 00]
store_ln33            (store         ) [ 00]
store_ln34            (store         ) [ 00]
br_ln35               (br            ) [ 00]
store_ln39            (store         ) [ 00]
br_ln0                (br            ) [ 00]
add_ln701             (add           ) [ 00]
store_ln36            (store         ) [ 00]
add_ln700             (add           ) [ 00]
store_ln37            (store         ) [ 00]
br_ln38               (br            ) [ 00]
br_ln41               (br            ) [ 00]
br_ln0                (br            ) [ 00]
br_ln0                (br            ) [ 00]
store_ln25            (store         ) [ 00]
store_ln26            (store         ) [ 00]
store_ln27            (store         ) [ 00]
br_ln28               (br            ) [ 00]
store_ln42            (store         ) [ 00]
ret_ln43              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="length_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_tdata_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tdata_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_tvalid_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tvalid_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_tready_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tready_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_reg_tdata_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_reg_tdata_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_reg_tvalid_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_reg_tvalid_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="start_reg_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_reg_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="core_on_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="core_on_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="curr_addr_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_addr_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="length_reg_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_reg_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="datamover_controller_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i104P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i104.i8.i64.i9.i23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="m_axis_tready_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_axis_tready_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="length_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="start_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln2_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="104" slack="0"/>
<pin id="89" dir="0" index="2" bw="104" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln2_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="m_axis_reg_tdata_V_l_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="104" slack="0"/>
<pin id="102" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_axis_reg_tdata_V_l/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="m_axis_reg_tvalid_V_s_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_axis_reg_tvalid_V_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="start_reg_V_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_reg_V_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="lhs_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ret_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="core_on_V_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="core_on_V_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln29_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="104" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln30_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Val2_s_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln895_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln681_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="byte_to_transfer_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="23" slack="0"/>
<pin id="159" dir="0" index="2" bw="23" slack="0"/>
<pin id="160" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="byte_to_transfer_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v2_V_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Result_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="104" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="0" index="3" bw="1" slack="0"/>
<pin id="173" dir="0" index="4" bw="23" slack="0"/>
<pin id="174" dir="1" index="5" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln33_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="104" slack="0"/>
<pin id="182" dir="0" index="1" bw="104" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln34_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln39_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln701_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="23" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln36_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln700_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln37_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln25_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln26_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln27_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln42_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="80" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="146" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="179"><net_src comp="156" pin="3"/><net_sink comp="168" pin=4"/></net>

<net id="184"><net_src comp="168" pin="5"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="142" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="64" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="164" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="74" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="80" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tdata_V | {1 }
	Port: m_axis_tvalid_V | {1 }
	Port: m_axis_reg_tdata_V | {1 }
	Port: m_axis_reg_tvalid_V | {1 }
	Port: start_reg_V | {1 }
	Port: core_on_V | {1 }
	Port: curr_addr_V | {1 }
	Port: length_reg_V | {1 }
 - Input state : 
	Port: datamover_controller : start_V | {1 }
	Port: datamover_controller : length_V | {1 }
	Port: datamover_controller : m_axis_tready_V | {1 }
	Port: datamover_controller : m_axis_reg_tdata_V | {1 }
	Port: datamover_controller : m_axis_reg_tvalid_V | {1 }
	Port: datamover_controller : start_reg_V | {1 }
	Port: datamover_controller : core_on_V | {1 }
	Port: datamover_controller : curr_addr_V | {1 }
	Port: datamover_controller : length_reg_V | {1 }
  - Chain level:
	State 1
		write_ln2 : 1
		write_ln2 : 1
		lhs_V : 1
		ret_V : 1
		br_ln24 : 1
		br_ln28 : 1
		icmp_ln895 : 1
		trunc_ln681 : 1
		byte_to_transfer_V : 2
		p_Result_s : 3
		store_ln33 : 4
		br_ln35 : 2
		add_ln701 : 1
		store_ln36 : 2
		add_ln700 : 1
		store_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln701_fu_198        |    0    |    71   |
|          |         add_ln700_fu_210        |    0    |    71   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln895_fu_146        |    0    |    29   |
|----------|---------------------------------|---------|---------|
|  select  |    byte_to_transfer_V_fu_156    |    0    |    23   |
|----------|---------------------------------|---------|---------|
|    xor   |           lhs_V_fu_114          |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    and   |           ret_V_fu_120          |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          | m_axis_tready_V_read_read_fu_68 |    0    |    0    |
|   read   |     length_V_read_read_fu_74    |    0    |    0    |
|          |     start_V_read_read_fu_80     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |      write_ln2_write_fu_86      |    0    |    0    |
|          |      write_ln2_write_fu_93      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln681_fu_152       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|        p_Result_s_fu_168        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   198   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   198  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   198  |
+-----------+--------+--------+
