$date
	Sat Aug 21 21:09:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_shifter $end
$var wire 32 ! o00 [31:0] $end
$var reg 1 " clk $end
$var reg 32 # p00 [31:0] $end
$var reg 2 $ row [1:0] $end
$var integer 32 % index [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 32 & inp [31:0] $end
$var wire 2 ' row [1:0] $end
$var reg 32 ( outp [31:0] $end
$upscope $end
$scope task test_shifter_row0 $end
$upscope $end
$scope task test_shifter_row1 $end
$upscope $end
$scope task test_shifter_row2 $end
$upscope $end
$scope task test_shifter_row3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000000100000000100000000 (
b0 '
b11000000100000000100000000 &
b100 %
b0 $
b11000000100000000100000000 #
0"
b11000000100000000100000000 !
$end
#2000
b110000001000000001 !
b110000001000000001 (
b1 $
b1 '
#4000
b1000000000000001100000010 !
b1000000000000001100000010 (
b10 $
b10 '
#6000
b10000000010000000000000011 !
b10000000010000000000000011 (
b11 $
b11 '
#8000
