# Gubmi configuration file for the TSOP MX29LV320 parallel flash chip.
#
# Craig Heffner
# 09-April-2012

# Set mode to parallel
MODE=pflash

# Number of pins on the chip
PINS=48

# No latching delay period
TOE=0

# Define address, data, Vcc and GND pins
ADDRESS=25,24,23,22,21,20,19,18,8,7,6,5,4,3,2,1,48
# Since 16 data pins are defined, reads will be done in word mode (BE high)
DATA=29,31,33,35,38,40,42,44,30,32,34,36,39,41,43,45
VCC=37
GND=46,27

# Control pins, active low
CE=26,0
WE=11,0
OE=28,0
BE=47,0
BY=15,0
WP=14,0
RST=12,0
