{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526833889546 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDC_4CHANNELS_SIM 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"DDC_4CHANNELS_SIM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526833890468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526833890561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526833890561 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526833893624 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526833895811 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 87 " "No exact pin location assignment(s) for 87 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isConfigACK " "Pin isConfigACK not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { isConfigACK } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 50 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isConfigACK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isConfigDone " "Pin isConfigDone not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { isConfigDone } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 51 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isConfigDone } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[0\] " "Pin Data_Out\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[0] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[1\] " "Pin Data_Out\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[1] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[2\] " "Pin Data_Out\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[2] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[3\] " "Pin Data_Out\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[3] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[4\] " "Pin Data_Out\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[4] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[5\] " "Pin Data_Out\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[5] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[6\] " "Pin Data_Out\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[6] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[7\] " "Pin Data_Out\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[7] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[8\] " "Pin Data_Out\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[8] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[9\] " "Pin Data_Out\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[9] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[10\] " "Pin Data_Out\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[10] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[11\] " "Pin Data_Out\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[11] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[12\] " "Pin Data_Out\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[12] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[13\] " "Pin Data_Out\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[13] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[14\] " "Pin Data_Out\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[14] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[15\] " "Pin Data_Out\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[15] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[16\] " "Pin Data_Out\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[16] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[17\] " "Pin Data_Out\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[17] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[18\] " "Pin Data_Out\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[18] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[19\] " "Pin Data_Out\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[19] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[20\] " "Pin Data_Out\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[20] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[21\] " "Pin Data_Out\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[21] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[22\] " "Pin Data_Out\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[22] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out\[23\] " "Pin Data_Out\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out[23] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 60 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out_Valid " "Pin Data_Out_Valid not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out_Valid } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 54 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out_Valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out_ChIdx\[0\] " "Pin Data_Out_ChIdx\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out_ChIdx[0] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 57 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out_ChIdx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out_ChIdx\[1\] " "Pin Data_Out_ChIdx\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out_ChIdx[1] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 57 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out_ChIdx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out_ChIdx\[2\] " "Pin Data_Out_ChIdx\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out_ChIdx[2] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 57 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out_ChIdx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Out_ChIdx\[3\] " "Pin Data_Out_ChIdx\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Out_ChIdx[3] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 57 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Out_ChIdx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "isConfig " "Pin isConfig not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { isConfig } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 48 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { isConfig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 45 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRST " "Pin nRST not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { nRST } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 46 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In_Valid " "Pin Data_In_Valid not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In_Valid } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 53 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In_Valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In_ChIdx\[0\] " "Pin Data_In_ChIdx\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In_ChIdx[0] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 56 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In_ChIdx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In_ChIdx\[3\] " "Pin Data_In_ChIdx\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In_ChIdx[3] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 56 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In_ChIdx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In_ChIdx\[2\] " "Pin Data_In_ChIdx\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In_ChIdx[2] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 56 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In_ChIdx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In_ChIdx\[1\] " "Pin Data_In_ChIdx\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In_ChIdx[1] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 56 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In_ChIdx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[0\] " "Pin Data_Config_In\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[0] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[1\] " "Pin Data_Config_In\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[1] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[2\] " "Pin Data_Config_In\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[2] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[3\] " "Pin Data_Config_In\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[3] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[4\] " "Pin Data_Config_In\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[4] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[5\] " "Pin Data_Config_In\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[5] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[6\] " "Pin Data_Config_In\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[6] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[7\] " "Pin Data_Config_In\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[7] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[8\] " "Pin Data_Config_In\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[8] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[9\] " "Pin Data_Config_In\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[9] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[10\] " "Pin Data_Config_In\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[10] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[11\] " "Pin Data_Config_In\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[11] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[12\] " "Pin Data_Config_In\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[12] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[13\] " "Pin Data_Config_In\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[13] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[14\] " "Pin Data_Config_In\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[14] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[15\] " "Pin Data_Config_In\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[15] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[16\] " "Pin Data_Config_In\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[16] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[17\] " "Pin Data_Config_In\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[17] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[18\] " "Pin Data_Config_In\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[18] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[19\] " "Pin Data_Config_In\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[19] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[20\] " "Pin Data_Config_In\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[20] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[21\] " "Pin Data_Config_In\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[21] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[22\] " "Pin Data_Config_In\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[22] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Config_In\[23\] " "Pin Data_Config_In\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_Config_In[23] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Config_In[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[0\] " "Pin Data_In\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[0] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[1\] " "Pin Data_In\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[1] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[2\] " "Pin Data_In\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[2] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[3\] " "Pin Data_In\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[3] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[4\] " "Pin Data_In\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[4] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[5\] " "Pin Data_In\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[5] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[6\] " "Pin Data_In\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[6] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[7\] " "Pin Data_In\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[7] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[8\] " "Pin Data_In\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[8] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[9\] " "Pin Data_In\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[9] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[10\] " "Pin Data_In\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[10] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[11\] " "Pin Data_In\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[11] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[12\] " "Pin Data_In\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[12] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[13\] " "Pin Data_In\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[13] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[14\] " "Pin Data_In\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[14] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[15\] " "Pin Data_In\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[15] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[16\] " "Pin Data_In\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[16] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[17\] " "Pin Data_In\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[17] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[18\] " "Pin Data_In\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[18] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[19\] " "Pin Data_In\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[19] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[20\] " "Pin Data_In\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[20] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[21\] " "Pin Data_In\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[21] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[22\] " "Pin Data_In\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[22] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_In\[23\] " "Pin Data_In\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { Data_In[23] } } } { "SRC/MODULE_FIR/SRC/FIR_FUN.v" "" { Text "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v" 59 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_In[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526833898045 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1526833898045 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1526833916513 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 5559 global CLKCTRL_G8 " "CLK~inputCLKENA0 with 5559 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1526833919700 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Data_In_Valid~inputCLKENA0 9475 global CLKCTRL_G9 " "Data_In_Valid~inputCLKENA0 with 9475 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1526833919700 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nRST~inputCLKENA0 14266 global CLKCTRL_G10 " "nRST~inputCLKENA0 with 14266 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1526833919700 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1526833919700 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526833920528 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDC_4CHANNELS_SIM.sdc " "Synopsys Design Constraints File file not found: 'DDC_4CHANNELS_SIM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526833925763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526833925763 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_D