###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:15 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  4.516
= Slack Time                   -6.961
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -6.961 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.961 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.961 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.961 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.961 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -6.794 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -6.657 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -6.566 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -6.508 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -6.426 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -6.268 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -6.080 | 
     | \tx_core/axi_master /U840                          | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   0.995 |   -5.967 | 
     | \tx_core/axi_master /FE_OFCC851_n914               | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.089 |   -5.872 | 
     | \tx_core/axi_master /U122                          | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.176 |   -5.785 | 
     | \tx_core/axi_master /U562                          | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.245 |   -5.717 | 
     | \tx_core/axi_master /U182                          | B v -> Y v   | OR2X2   | 0.026 | 0.068 |   1.313 |   -5.649 | 
     | \tx_core/axi_master /U74                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   1.325 |   -5.636 | 
     | \tx_core/axi_master /U75                           | A ^ -> Y ^   | AND2X2  | 0.418 | 0.218 |   1.544 |   -5.418 | 
     | \tx_core/axi_master /U36                           | A ^ -> Y v   | INVX1   | 0.518 | 0.482 |   2.025 |   -4.936 | 
     | \tx_core/axi_master /U752                          | B v -> Y v   | AND2X2  | 0.188 | 0.136 |   2.161 |   -4.800 | 
     | \tx_core/axi_master /U207                          | B v -> Y ^   | NAND2X1 | 0.038 | 0.082 |   2.243 |   -4.719 | 
     | \tx_core/axi_master /U206                          | B ^ -> Y v   | NAND2X1 | 0.037 | 0.033 |   2.276 |   -4.685 | 
     | \tx_core/axi_master /U213                          | A v -> Y ^   | INVX1   | 0.393 | 0.263 |   2.539 |   -4.422 | 
     | \tx_core/axi_master /U373                          | A ^ -> Y v   | INVX1   | 0.071 | 0.138 |   2.678 |   -4.283 | 
     | \tx_core/axi_master /U501                          | A v -> Y ^   | NOR3X1  | 0.188 | 0.156 |   2.834 |   -4.127 | 
     | \tx_core/axi_master /U94                           | B ^ -> Y v   | NAND2X1 | 0.143 | 0.148 |   2.982 |   -3.979 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A v -> Y ^   | INVX1   | 0.018 | 0.067 |   3.049 |   -3.913 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B ^ -> Y v   | NAND3X1 | 0.188 | 0.076 |   3.125 |   -3.837 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A v -> Y ^   | INVX1   | 0.069 | 0.110 |   3.235 |   -3.727 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A ^ -> Y v   | INVX1   | 0.016 | 0.038 |   3.272 |   -3.689 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A v -> Y v   | BUFX2   | 0.232 | 0.129 |   3.401 |   -3.560 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A v -> Y v   | OR2X2   | 0.128 | 0.138 |   3.539 |   -3.422 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A v -> Y ^   | INVX1   | 0.487 | 0.356 |   3.895 |   -3.066 | 
     | \tx_core/tx_crc/crcpkt0 /U241                      | A ^ -> Y ^   | AND2X1  | 0.024 | 0.295 |   4.190 |   -2.771 | 
     | \tx_core/tx_crc/crcpkt0 /U1917                     | A ^ -> Y v   | INVX1   | 0.060 | 0.053 |   4.244 |   -2.718 | 
     | \tx_core/tx_crc/crcpkt0 /U5077                     | C v -> Y ^   | NOR3X1  | 0.248 | 0.080 |   4.324 |   -2.638 | 
     | \tx_core/tx_crc/crcpkt0 /U237                      | A ^ -> Y ^   | AND2X1  | 0.046 | 0.037 |   4.360 |   -2.601 | 
     | \tx_core/tx_crc/crcpkt0 /U758                      | A ^ -> Y v   | INVX1   | 0.079 | 0.073 |   4.433 |   -2.528 | 
     | \tx_core/tx_crc/crcpkt0 /U467                      | B v -> Y v   | OR2X1   | 0.033 | 0.072 |   4.506 |   -2.455 | 
     | \tx_core/tx_crc/crcpkt0 /U468                      | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   4.516 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   4.516 |   -2.445 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    8.686 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.686 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.686 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.686 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.686 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.686 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    8.686 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.989
= Slack Time                   -6.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -6.435 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.435 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.435 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.435 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.435 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -6.267 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -6.130 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -6.039 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -5.981 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -5.899 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -5.741 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -5.553 | 
     | \tx_core/axi_master /U1437                         | A ^ -> Y v   | INVX1   | 0.013 | 0.095 |   0.976 |   -5.458 | 
     | \tx_core/axi_master /U142                          | A v -> Y ^   | NAND2X1 | 0.041 | 0.033 |   1.010 |   -5.425 | 
     | \tx_core/axi_master /U141                          | B ^ -> Y v   | NOR2X1  | 0.015 | 0.025 |   1.035 |   -5.400 | 
     | \tx_core/axi_master /U721                          | C v -> Y ^   | AOI21X1 | 0.039 | 0.024 |   1.059 |   -5.375 | 
     | \tx_core/axi_master /U205                          | B ^ -> Y v   | NAND2X1 | 0.041 | 0.037 |   1.096 |   -5.338 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^   | AOI21X1 | 0.087 | 0.077 |   1.173 |   -5.261 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^   | AND2X2  | 0.415 | 0.253 |   1.426 |   -5.008 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v   | INVX8   | 0.197 | 0.146 |   1.572 |   -4.862 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^   | INVX4   | 0.132 | 0.132 |   1.705 |   -4.730 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v   | MUX2X1  | 0.066 | 0.095 |   1.800 |   -4.635 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^   | INVX1   | 0.311 | 0.228 |   2.028 |   -4.406 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v   | INVX1   | 0.031 | 0.100 |   2.128 |   -4.306 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^   | NAND2X1 | 0.200 | 0.142 |   2.270 |   -4.165 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v   | NOR3X1  | 0.168 | 0.125 |   2.394 |   -4.040 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v   | AND2X2  | 0.533 | 0.229 |   2.623 |   -3.811 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^   | INVX2   | 1.108 | 0.702 |   3.325 |   -3.110 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^   | AND2X1  | 0.053 | 0.284 |   3.609 |   -2.826 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v   | INVX1   | 0.115 | 0.100 |   3.709 |   -2.725 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v   | OR2X1   | 0.022 | 0.056 |   3.765 |   -2.669 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^   | INVX1   | 0.008 | 0.024 |   3.789 |   -2.645 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^   | AND2X1  | 0.092 | 0.070 |   3.859 |   -2.575 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v   | INVX1   | 0.033 | 0.057 |   3.916 |   -2.518 | 
     | \tx_core/tx_crc/crcpkt2 /U515                      | B v -> Y v   | OR2X1   | 0.025 | 0.061 |   3.977 |   -2.457 | 
     | \tx_core/tx_crc/crcpkt2 /U516                      | A v -> Y ^   | INVX1   | 0.478 | 0.012 |   3.989 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.989 |   -2.445 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    8.159 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    8.159 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.989
= Slack Time                   -6.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -6.434 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.434 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.434 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.434 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.434 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -6.267 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -6.129 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -6.038 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -5.981 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -5.899 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -5.741 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -5.552 | 
     | \tx_core/axi_master /U1437                         | A ^ -> Y v   | INVX1   | 0.013 | 0.095 |   0.976 |   -5.458 | 
     | \tx_core/axi_master /U142                          | A v -> Y ^   | NAND2X1 | 0.041 | 0.033 |   1.010 |   -5.424 | 
     | \tx_core/axi_master /U141                          | B ^ -> Y v   | NOR2X1  | 0.015 | 0.025 |   1.035 |   -5.399 | 
     | \tx_core/axi_master /U721                          | C v -> Y ^   | AOI21X1 | 0.039 | 0.024 |   1.059 |   -5.375 | 
     | \tx_core/axi_master /U205                          | B ^ -> Y v   | NAND2X1 | 0.041 | 0.037 |   1.096 |   -5.338 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^   | AOI21X1 | 0.087 | 0.077 |   1.173 |   -5.261 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^   | AND2X2  | 0.415 | 0.253 |   1.426 |   -5.008 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v   | INVX8   | 0.197 | 0.146 |   1.572 |   -4.862 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^   | INVX4   | 0.132 | 0.132 |   1.705 |   -4.730 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v   | MUX2X1  | 0.066 | 0.095 |   1.800 |   -4.634 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^   | INVX1   | 0.311 | 0.228 |   2.028 |   -4.406 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v   | INVX1   | 0.031 | 0.100 |   2.128 |   -4.306 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^   | NAND2X1 | 0.200 | 0.142 |   2.270 |   -4.164 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v   | NOR3X1  | 0.168 | 0.125 |   2.394 |   -4.040 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v   | AND2X2  | 0.533 | 0.229 |   2.623 |   -3.811 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^   | INVX2   | 1.108 | 0.702 |   3.325 |   -3.109 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^   | AND2X1  | 0.053 | 0.284 |   3.609 |   -2.825 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v   | INVX1   | 0.115 | 0.100 |   3.709 |   -2.725 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v   | OR2X1   | 0.022 | 0.056 |   3.765 |   -2.669 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^   | INVX1   | 0.008 | 0.024 |   3.789 |   -2.645 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^   | AND2X1  | 0.092 | 0.070 |   3.859 |   -2.575 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v   | INVX1   | 0.033 | 0.057 |   3.916 |   -2.518 | 
     | \tx_core/tx_crc/crcpkt2 /U513                      | B v -> Y v   | OR2X1   | 0.022 | 0.059 |   3.975 |   -2.459 | 
     | \tx_core/tx_crc/crcpkt2 /U514                      | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   3.989 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.989 |   -2.445 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    8.159 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.159 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    8.159 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[4] /Q    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.789
= Slack Time                   -6.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -6.234 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.234 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.234 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.234 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -6.234 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[4]  | CLK ^ -> Q v | DFFSR   | 0.014 | 0.129 |   0.129 |   -6.105 | 
     | \tx_core/axi_master /U1934                         | A v -> Y ^   | INVX1   | 0.320 | 0.214 |   0.343 |   -5.891 | 
     | \tx_core/axi_master /U1935                         | A ^ -> Y v   | INVX1   | 0.037 | 0.115 |   0.459 |   -5.776 | 
     | \tx_core/axi_master /U1017                         | A v -> Y v   | OR2X1   | 0.018 | 0.047 |   0.505 |   -5.729 | 
     | \tx_core/axi_master /U604                          | A v -> Y v   | OR2X1   | 0.051 | 0.069 |   0.574 |   -5.660 | 
     | \tx_core/axi_master /U574                          | B v -> Y v   | OR2X1   | 0.105 | 0.122 |   0.697 |   -5.538 | 
     | \tx_core/axi_master /U566                          | B v -> Y v   | OR2X2   | 0.131 | 0.147 |   0.844 |   -5.390 | 
     | \tx_core/axi_master /U1437                         | A v -> Y ^   | INVX1   | 0.020 | 0.074 |   0.918 |   -5.317 | 
     | \tx_core/axi_master /U142                          | A ^ -> Y v   | NAND2X1 | 0.250 | 0.018 |   0.936 |   -5.299 | 
     | \tx_core/axi_master /U141                          | B v -> Y ^   | NOR2X1  | 0.030 | 0.087 |   1.023 |   -5.212 | 
     | \tx_core/axi_master /U721                          | C ^ -> Y v   | AOI21X1 | 0.021 | 0.021 |   1.044 |   -5.191 | 
     | \tx_core/axi_master /U205                          | B v -> Y ^   | NAND2X1 | 0.076 | 0.044 |   1.088 |   -5.147 | 
     | \tx_core/axi_master /U204                          | B ^ -> Y v   | AOI21X1 | 0.152 | 0.061 |   1.148 |   -5.086 | 
     | \tx_core/axi_master /U86                           | A v -> Y v   | AND2X2  | 0.367 | 0.193 |   1.341 |   -4.893 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^   | INVX8   | 0.241 | 0.246 |   1.588 |   -4.647 | 
     | \tx_core/axi_master /U109                          | B ^ -> Y v   | NAND2X1 | 0.023 | 0.084 |   1.672 |   -4.563 | 
     | \tx_core/axi_master /U108                          | C v -> Y ^   | OAI21X1 | 0.379 | 0.246 |   1.918 |   -4.317 | 
     | \tx_core/tx_crc/crcpkt2 /U17                       | A ^ -> Y v   | INVX1   | 0.096 | 0.143 |   2.061 |   -4.174 | 
     | \tx_core/tx_crc/crcpkt2 /U48                       | A v -> Y v   | AND2X2  | 0.045 | 0.075 |   2.136 |   -4.098 | 
     | \tx_core/tx_crc/crcpkt2 /U102                      | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   2.154 |   -4.081 | 
     | \tx_core/tx_crc/crcpkt2 /U470                      | A ^ -> Y v   | INVX1   | 0.122 | 0.154 |   2.308 |   -3.926 | 
     | \tx_core/tx_crc/crcpkt2 /U499                      | B v -> Y v   | AND2X1  | 0.029 | 0.071 |   2.379 |   -3.856 | 
     | \tx_core/tx_crc/crcpkt2 /U835                      | B v -> Y v   | AND2X2  | 0.401 | 0.170 |   2.549 |   -3.686 | 
     | \tx_core/tx_crc/crcpkt2 /U5009                     | A v -> Y ^   | INVX2   | 0.990 | 0.680 |   3.229 |   -3.006 | 
     | \tx_core/tx_crc/crcpkt2 /U303                      | A ^ -> Y ^   | OR2X1   | 0.117 | 0.129 |   3.357 |   -2.877 | 
     | \tx_core/tx_crc/crcpkt2 /U640                      | A ^ -> Y v   | INVX1   | 0.060 | 0.083 |   3.440 |   -2.794 | 
     | \tx_core/tx_crc/crcpkt2 /U2184                     | A v -> Y ^   | INVX1   | 0.027 | 0.046 |   3.487 |   -2.748 | 
     | \tx_core/tx_crc/crcpkt2 /U119                      | B ^ -> Y ^   | AND2X1  | 0.039 | 0.046 |   3.533 |   -2.701 | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A ^ -> Y v   | INVX1   | 0.061 | 0.059 |   3.592 |   -2.643 | 
     | \tx_core/tx_crc/crcpkt2 /U5211                     | C v -> Y ^   | NOR3X1  | 0.085 | 0.063 |   3.655 |   -2.579 | 
     | \tx_core/tx_crc/crcpkt2 /U5212                     | C ^ -> Y v   | OAI21X1 | 0.023 | 0.044 |   3.699 |   -2.536 | 
     | \tx_core/tx_crc/crcpkt2 /U519                      | B v -> Y v   | OR2X1   | 0.044 | 0.073 |   3.772 |   -2.463 | 
     | \tx_core/tx_crc/crcpkt2 /U520                      | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   3.789 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D ^          | LATCH   | 0.478 | 0.000 |   3.789 |   -2.445 | 
     | tch                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.959 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.959 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.959 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.959 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.959 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.959 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.959 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  2.922
= Slack Time                   -5.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.367 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.367 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.367 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.367 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.367 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |   -5.229 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.283 |   -5.084 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   0.363 |   -5.005 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   0.404 |   -4.963 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   0.458 |   -4.909 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   0.581 |   -4.786 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   0.806 |   -4.561 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.347 |   -4.020 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   1.491 |   -3.876 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   1.568 |   -3.799 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   1.605 |   -3.763 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.052 |   1.656 |   -3.711 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   1.692 |   -3.675 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   1.729 |   -3.638 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.069 |   -3.298 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.276 |   -3.091 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.360 |   -3.007 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   2.487 |   -2.880 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   2.694 |   -2.674 | 
     | \tx_core/dma_reg_tx /U1054                         | A ^ -> Y v   | INVX1   | 0.060 | 0.128 |   2.822 |   -2.545 | 
     | \tx_core/dma_reg_tx /U150                          | B v -> Y v   | OR2X1   | 0.044 | 0.079 |   2.901 |   -2.466 | 
     | \tx_core/dma_reg_tx /U151                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   2.922 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.922 |   -2.445 | 
     | ][2][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.092 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.092 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.092 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.092 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.092 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.092 | 
     | ][2][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.092 | 
     | ][2][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  2.890
= Slack Time                   -5.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.336 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.336 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.336 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.336 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.336 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |   -5.197 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.283 |   -5.053 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   0.363 |   -4.973 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   0.404 |   -4.932 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   0.458 |   -4.878 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   0.581 |   -4.754 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   0.806 |   -4.529 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.347 |   -3.989 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   1.491 |   -3.845 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   1.568 |   -3.767 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   1.605 |   -3.731 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.052 |   1.656 |   -3.679 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   1.692 |   -3.643 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   1.729 |   -3.607 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.069 |   -3.267 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.276 |   -3.060 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.360 |   -2.976 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   2.487 |   -2.849 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   2.694 |   -2.642 | 
     | \tx_core/dma_reg_tx /U7                            | A ^ -> Y v   | INVX1   | 0.061 | 0.128 |   2.822 |   -2.513 | 
     | \tx_core/dma_reg_tx /U152                          | B v -> Y v   | OR2X1   | 0.014 | 0.058 |   2.880 |   -2.455 | 
     | \tx_core/dma_reg_tx /U153                          | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   2.890 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.890 |   -2.445 | 
     | ][1][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.061 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.061 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.061 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.061 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.061 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.061 | 
     | ][1][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.061 | 
     | ][1][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  2.847
= Slack Time                   -5.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.292 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.292 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.292 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.292 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.292 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |   -5.154 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.283 |   -5.009 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   0.363 |   -4.929 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   0.404 |   -4.888 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   0.458 |   -4.834 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   0.581 |   -4.711 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   0.806 |   -4.486 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.347 |   -3.945 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   1.491 |   -3.801 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   1.568 |   -3.724 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   1.605 |   -3.687 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.052 |   1.656 |   -3.636 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   1.692 |   -3.600 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   1.729 |   -3.563 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.069 |   -3.223 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.276 |   -3.016 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.360 |   -2.932 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   2.487 |   -2.805 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   2.608 |   -2.684 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   2.736 |   -2.556 | 
     | \tx_core/dma_reg_tx /U148                          | B v -> Y v   | OR2X1   | 0.047 | 0.090 |   2.826 |   -2.466 | 
     | \tx_core/dma_reg_tx /U149                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   2.847 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.847 |   -2.445 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.017 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.017 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.017 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.017 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.017 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.017 | 
     | ][3][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.017 | 
     | ][3][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  2.838
= Slack Time                   -5.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.283 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.283 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.283 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.283 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.283 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |   -5.145 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.283 |   -5.000 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   0.363 |   -4.920 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   0.404 |   -4.879 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   0.458 |   -4.825 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   0.581 |   -4.702 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   0.806 |   -4.477 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.347 |   -3.936 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   1.491 |   -3.792 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   1.568 |   -3.715 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   1.605 |   -3.678 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.052 |   1.656 |   -3.627 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   1.692 |   -3.591 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   1.729 |   -3.554 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.069 |   -3.214 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.276 |   -3.007 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.360 |   -2.923 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   2.487 |   -2.796 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   2.609 |   -2.675 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   2.736 |   -2.547 | 
     | \tx_core/dma_reg_tx /U144                          | B v -> Y v   | OR2X1   | 0.038 | 0.085 |   2.821 |   -2.463 | 
     | \tx_core/dma_reg_tx /U145                          | A v -> Y ^   | INVX1   | 0.478 | 0.017 |   2.838 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.838 |   -2.445 | 
     | ][5][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.008 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.008 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.008 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.008 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.008 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.008 | 
     | ][5][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.008 | 
     | ][5][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_slave/w_dch_cur_state_reg[0] /Q                        
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  2.835
= Slack Time                   -5.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.280 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.280 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.280 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.280 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -5.280 | 
     | \tx_core/axi_slave/w_dch_cur_state_reg[0]          | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.138 |   0.138 |   -5.142 | 
     | U3542                                              | A ^ -> Y ^   | BUFX2   | 0.189 | 0.145 |   0.283 |   -4.997 | 
     | U3622                                              | A ^ -> Y v   | INVX1   | 0.003 | 0.080 |   0.363 |   -4.918 | 
     | U1441                                              | A v -> Y v   | AND2X1  | 0.026 | 0.041 |   0.404 |   -4.876 | 
     | U1453                                              | A v -> Y ^   | INVX1   | 0.053 | 0.054 |   0.458 |   -4.822 | 
     | U1617                                              | B ^ -> Y ^   | OR2X1   | 0.125 | 0.123 |   0.581 |   -4.699 | 
     | U1452                                              | A ^ -> Y v   | INVX2   | 0.652 | 0.225 |   0.806 |   -4.474 | 
     | U3731                                              | A v -> Y ^   | AOI22X1 | 0.384 | 0.541 |   1.347 |   -3.933 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   1.491 |   -3.789 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   1.568 |   -3.712 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   1.605 |   -3.676 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.052 |   1.656 |   -3.624 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   1.692 |   -3.588 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   1.729 |   -3.551 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.069 |   -3.211 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   2.276 |   -3.004 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   2.360 |   -2.920 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   2.487 |   -2.793 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   2.609 |   -2.672 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   2.736 |   -2.544 | 
     | \tx_core/dma_reg_tx /U142                          | B v -> Y v   | OR2X1   | 0.039 | 0.084 |   2.820 |   -2.460 | 
     | \tx_core/dma_reg_tx /U143                          | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   2.835 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   2.835 |   -2.445 | 
     | ][6][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.005 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.005 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.005 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.005 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.005 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.005 | 
     | ][6][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.005 | 
     | ][6][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         2.048
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.152
- Arrival Time                  6.386
= Slack Time                   -5.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -5.067 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.929 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.838 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.780 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.698 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.541 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.352 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.239 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -4.144 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -4.058 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.989 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.921 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.909 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.690 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.564 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.442 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -3.027 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.891 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.355 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.174 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -2.077 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.767 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.533 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.468 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.175 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |   -0.034 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.073 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.230 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.447 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.796 | 
     | \tx_core/tx_crc/crcpkt0 /U4172                    | C ^ -> Y v   | AOI22X1  | 0.172 | 0.293 |   6.323 |    1.089 | 
     | \tx_core/tx_crc/crcpkt0 /U4173                    | A v -> Y ^   | INVX1    | 0.008 | 0.062 |   6.386 |    1.152 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]        | D ^          | DFFPOSX1 | 0.008 | 0.000 |   6.386 |    1.152 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.234 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.234 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.234 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[21] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.970
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.230
- Arrival Time                  6.463
= Slack Time                   -5.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.234 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -5.066 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.929 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.838 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.780 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.698 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.540 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.352 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.239 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -4.144 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -4.058 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.989 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.921 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.908 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.690 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.564 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.441 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -3.027 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.890 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.355 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.173 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -2.076 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.766 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.278 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.467 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.175 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |   -0.034 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.073 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.231 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.448 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.796 | 
     | \tx_core/tx_crc/crcpkt0 /U4283                    | C ^ -> Y v   | AOI22X1  | 0.258 | 0.315 |   6.345 |    1.111 | 
     | \tx_core/tx_crc/crcpkt0 /U1744                    | A v -> Y v   | BUFX2    | 0.093 | 0.085 |   6.430 |    1.196 | 
     | \tx_core/tx_crc/crcpkt0 /U4284                    | A v -> Y ^   | INVX1    | 0.018 | 0.034 |   6.463 |    1.230 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[21]        | D ^          | DFFPOSX1 | 0.018 | 0.000 |   6.463 |    1.230 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.234 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.234 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.234 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.234 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.997
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.203
- Arrival Time                  6.402
= Slack Time                   -5.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.199 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.199 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.199 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.199 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.199 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -5.032 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.894 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.803 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.745 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.663 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.505 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.317 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.204 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -4.109 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -4.023 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.954 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.886 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.873 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.655 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.529 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.407 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.992 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.855 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.138 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -2.041 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.732 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.498 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.244 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.432 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.140 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.001 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.108 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.265 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.482 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.831 | 
     | \tx_core/tx_crc/crcpkt0 /U3440                    | C ^ -> Y v   | AOI22X1  | 0.167 | 0.307 |   6.337 |    1.138 | 
     | \tx_core/tx_crc/crcpkt0 /U3441                    | A v -> Y ^   | INVX1    | 0.014 | 0.065 |   6.402 |    1.203 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]         | D ^          | DFFPOSX1 | 0.014 | 0.000 |   6.402 |    1.203 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.199 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.199 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.199 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.199 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.199 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.199 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.199 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.199 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.199 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.986
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.214
- Arrival Time                  6.399
= Slack Time                   -5.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.185 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.185 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.185 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.185 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.185 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -5.018 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.880 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.789 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.731 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.649 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.491 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.303 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.190 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -4.095 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -4.009 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.940 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.872 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.859 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.641 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.515 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.393 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.978 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.841 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.306 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.124 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -2.027 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.718 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.484 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.230 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.126 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.015 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.122 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.279 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.496 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.845 | 
     | \tx_core/tx_crc/crcpkt0 /U2591                    | C ^ -> Y v   | AOI22X1  | 0.169 | 0.302 |   6.332 |    1.147 | 
     | \tx_core/tx_crc/crcpkt0 /U2592                    | A v -> Y ^   | INVX1    | 0.016 | 0.067 |   6.399 |    1.214 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]         | D ^          | DFFPOSX1 | 0.016 | 0.000 |   6.399 |    1.214 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.185 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.185 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.185 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.185 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.185 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.185 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.185 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.185 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.185 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.997
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.203
- Arrival Time                  6.373
= Slack Time                   -5.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.170 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.170 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.170 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.170 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.170 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -5.003 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.866 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.775 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.717 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.635 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.477 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.289 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.176 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -4.081 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.994 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.925 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.858 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.845 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.627 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.501 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.378 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.964 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.827 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.292 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.110 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -2.013 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.703 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.469 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.215 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.404 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.111 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.030 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.137 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.294 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.511 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.860 | 
     | \tx_core/tx_crc/crcpkt0 /U3270                    | C ^ -> Y v   | AOI22X1  | 0.202 | 0.267 |   6.297 |    1.127 | 
     | \tx_core/tx_crc/crcpkt0 /U3271                    | A v -> Y ^   | INVX1    | 0.014 | 0.075 |   6.373 |    1.202 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6]         | D ^          | DFFPOSX1 | 0.014 | 0.000 |   6.373 |    1.203 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.170 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.170 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.170 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.170 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.170 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.170 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.170 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.170 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.170 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         2.045
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.155
- Arrival Time                  6.304
= Slack Time                   -5.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.150 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.150 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.150 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.150 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.150 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.983 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.845 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.754 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.696 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.614 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.457 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.268 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.155 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -4.060 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.974 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.905 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.837 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.824 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.606 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.480 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.358 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.943 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.806 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.271 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.090 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.993 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.683 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.449 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.195 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.384 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.091 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.050 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.157 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.314 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.531 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.880 | 
     | \tx_core/tx_crc/crcpkt0 /U4000                    | C ^ -> Y v   | AOI22X1  | 0.160 | 0.214 |   6.245 |    1.095 | 
     | \tx_core/tx_crc/crcpkt0 /U4001                    | A v -> Y ^   | INVX1    | 0.009 | 0.060 |   6.304 |    1.155 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]        | D ^          | DFFPOSX1 | 0.009 | 0.000 |   6.304 |    1.155 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.150 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.150 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.150 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.150 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.150 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.150 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.150 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.150 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.150 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.966
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.234
- Arrival Time                  6.363
= Slack Time                   -5.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.129 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.129 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.129 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.129 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.129 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.962 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.825 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.734 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.676 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.594 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.436 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.247 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.135 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -4.040 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.953 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.884 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.817 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.804 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.586 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.460 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.337 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.923 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.786 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.251 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.069 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.972 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.662 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.428 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.174 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.363 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.070 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.071 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.178 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.335 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.552 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.901 | 
     | \tx_core/tx_crc/crcpkt0 /U2370                    | C ^ -> Y v   | AOI22X1  | 0.246 | 0.247 |   6.277 |    1.148 | 
     | \tx_core/tx_crc/crcpkt0 /U2371                    | A v -> Y ^   | INVX1    | 0.018 | 0.086 |   6.363 |    1.234 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]         | D ^          | DFFPOSX1 | 0.018 | 0.000 |   6.363 |    1.234 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.129 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.129 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.129 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.129 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.129 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.129 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.129 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.129 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.129 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.853
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.347
- Arrival Time                  6.446
= Slack Time                   -5.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.099 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.099 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.099 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.099 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.099 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.931 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.794 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.703 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.645 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.563 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.405 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.217 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.104 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -4.009 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.923 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.854 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.786 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.773 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.555 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.429 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.307 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.892 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.755 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.220 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -2.038 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.941 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.632 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.397 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.143 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.332 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.101 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.208 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.365 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.582 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    0.931 | 
     | \tx_core/tx_crc/crcpkt0 /U4378                    | C ^ -> Y v   | AOI22X1  | 0.260 | 0.319 |   6.349 |    1.250 | 
     | \tx_core/tx_crc/crcpkt0 /U4379                    | A v -> Y ^   | INVX1    | 0.032 | 0.097 |   6.445 |    1.347 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]        | D ^          | DFFPOSX1 | 0.032 | 0.000 |   6.446 |    1.347 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.099 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.099 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.099 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.099 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.099 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.099 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.099 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.099 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.099 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.833
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.367
- Arrival Time                  6.379
= Slack Time                   -5.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -5.012 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.012 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.012 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.012 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -5.012 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.845 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.707 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.616 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.559 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.477 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.319 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.130 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.018 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.923 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.836 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.767 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.700 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.687 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.469 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.343 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.220 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.806 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.669 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.134 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.952 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.855 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.545 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.311 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.057 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.246 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.047 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.188 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.295 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.452 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.669 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.018 | 
     | \tx_core/tx_crc/crcpkt0 /U4067                    | C ^ -> Y v   | AOI22X1  | 0.294 | 0.249 |   6.279 |    1.267 | 
     | \tx_core/tx_crc/crcpkt0 /U4068                    | A v -> Y ^   | INVX1    | 0.034 | 0.100 |   6.379 |    1.367 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17]        | D ^          | DFFPOSX1 | 0.034 | 0.000 |   6.379 |    1.367 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.012 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.012 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.012 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.012 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.012 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.012 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.012 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.012 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.012 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.884
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.316
- Arrival Time                  6.311
= Slack Time                   -4.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.996 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.996 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.996 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.996 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.996 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.828 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.691 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.600 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.542 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.460 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.302 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.114 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -4.001 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.906 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.820 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.751 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.683 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.670 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.452 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.326 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.204 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.789 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.652 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.117 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.935 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.838 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.529 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.294 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -1.040 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.229 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.063 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.204 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.311 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.468 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.685 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.034 | 
     | \tx_core/tx_crc/crcpkt0 /U3659                    | C ^ -> Y v   | AOI22X1  | 0.158 | 0.209 |   6.239 |    1.243 | 
     | \tx_core/tx_crc/crcpkt0 /U3660                    | A v -> Y ^   | INVX1    | 0.028 | 0.072 |   6.311 |    1.315 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]        | D ^          | DFFPOSX1 | 0.028 | 0.000 |   6.311 |    1.316 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.996 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.996 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.996 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.996 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.996 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.996 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.996 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.996 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.996 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.584
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.616
- Arrival Time                  6.534
= Slack Time                   -4.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.918 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.918 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.918 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.918 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.918 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.751 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.613 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.522 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.464 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.383 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.225 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.036 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.923 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.829 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.742 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.673 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.605 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.593 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.374 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.249 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.126 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.711 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.575 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.039 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.858 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.761 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.451 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.217 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.963 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.152 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.141 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.282 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.389 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.546 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.763 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.112 | 
     | \tx_core/tx_crc/crcpkt0 /U231                     | A ^ -> Y ^   | AND2X1   | 0.035 | 0.453 |   6.483 |    1.565 | 
     | \tx_core/tx_crc/crcpkt0 /U570                     | A ^ -> Y v   | INVX1    | 0.014 | 0.026 |   6.508 |    1.590 | 
     | \tx_core/tx_crc/crcpkt0 /U3937                    | C v -> Y ^   | OAI21X1  | 0.064 | 0.026 |   6.534 |    1.616 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15]        | D ^          | DFFPOSX1 | 0.064 | 0.000 |   6.534 |    1.616 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.918 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.918 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.918 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.918 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.918 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.918 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.918 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.918 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.918 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.678
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.522
- Arrival Time                  6.408
= Slack Time                   -4.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.886 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.886 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.886 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.886 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.886 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.719 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.581 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.490 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.432 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.351 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.193 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -4.004 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.891 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.797 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.710 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.641 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.573 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.561 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.342 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.217 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.094 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.679 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.543 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -2.007 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.826 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.729 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.419 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.185 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.931 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.120 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.173 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.314 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.421 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.578 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.795 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.144 | 
     | \tx_core/tx_crc/crcpkt0 /U3031                    | C ^ -> Y v   | AOI22X1  | 0.319 | 0.264 |   6.294 |    1.408 | 
     | \tx_core/tx_crc/crcpkt0 /U3032                    | A v -> Y ^   | INVX1    | 0.053 | 0.114 |   6.408 |    1.522 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]         | D ^          | DFFPOSX1 | 0.053 | 0.000 |   6.408 |    1.522 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.886 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.886 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.886 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.886 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.886 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.886 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.886 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.886 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.886 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\dch_cur_state_reg[0] /Q                       
(^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  2.434
= Slack Time                   -4.879
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.879 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.879 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.879 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.879 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.879 | 
     | \tx_core/axi_master /\dch_cur_state_reg[0]         | CLK ^ -> Q ^ | DFFSR   | 0.028 | 0.141 |   0.141 |   -4.737 | 
     | \tx_core/axi_master /U2413                         | A ^ -> Y v   | INVX1   | 0.132 | 0.104 |   0.245 |   -4.634 | 
     | \tx_core/axi_master /U719                          | A v -> Y ^   | NOR3X1  | 0.045 | 0.072 |   0.317 |   -4.562 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A ^ -> Y ^   | BUFX2   | 0.337 | 0.208 |   0.526 |   -4.353 | 
     | \tx_core/axi_master /U91                           | C ^ -> Y v   | NAND3X1 | 0.161 | 0.154 |   0.679 |   -4.199 | 
     | \tx_core/axi_master /U356                          | A v -> Y v   | OR2X2   | 0.095 | 0.128 |   0.807 |   -4.072 | 
     | \tx_core/axi_master /U357                          | A v -> Y ^   | INVX1   | 0.677 | 0.449 |   1.255 |   -3.623 | 
     | \tx_core/axi_master /U258                          | A ^ -> Y v   | INVX2   | 0.304 | 0.111 |   1.366 |   -3.512 | 
     | \tx_core/axi_master /U510                          | A v -> Y ^   | INVX8   | 0.475 | 0.186 |   1.552 |   -3.326 | 
     | \tx_core/axi_master /U16                           | A ^ -> Y v   | INVX1   | 0.285 | 0.334 |   1.887 |   -2.992 | 
     | \tx_core/axi_master /U551                          | A v -> Y v   | OR2X1   | 0.010 | 0.054 |   1.941 |   -2.938 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^   | INVX1   | 0.046 | 0.046 |   1.987 |   -2.892 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v   | NAND3X1 | 0.017 | 0.021 |   2.008 |   -2.871 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v   | BUFX2   | 0.020 | 0.047 |   2.055 |   -2.824 | 
     | \tx_core/axi_master /U536                          | B v -> Y v   | AND2X1  | 0.027 | 0.053 |   2.108 |   -2.771 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^   | INVX1   | 0.034 | 0.042 |   2.150 |   -2.729 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^   | AND2X1  | 0.053 | 0.056 |   2.205 |   -2.673 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v   | INVX1   | 0.180 | 0.139 |   2.344 |   -2.535 | 
     | \tx_core/axi_master /U1164                         | B v -> Y v   | OR2X1   | 0.011 | 0.078 |   2.422 |   -2.457 | 
     | \tx_core/axi_master /U1165                         | A v -> Y ^   | INVX1   | 0.478 | 0.011 |   2.433 |   -2.445 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^          | LATCH   | 0.478 | 0.000 |   2.434 |   -2.445 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    6.604 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.604 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.604 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.604 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.604 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.604 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    6.604 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.552
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.648
- Arrival Time                  6.503
= Slack Time                   -4.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.855 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.855 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.855 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.855 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.855 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.688 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.550 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.459 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.401 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.319 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.162 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.973 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.860 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.765 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.679 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.610 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.542 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.530 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.311 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.185 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.063 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.648 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.512 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.976 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.795 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.698 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.388 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.154 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.900 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.089 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.204 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.345 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.452 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.826 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.175 | 
     | \tx_core/tx_crc/crcpkt0 /U221                     | A ^ -> Y ^   | AND2X1   | 0.036 | 0.418 |   6.448 |    1.593 | 
     | \tx_core/tx_crc/crcpkt0 /U767                     | A ^ -> Y v   | INVX1    | 0.014 | 0.025 |   6.474 |    1.619 | 
     | \tx_core/tx_crc/crcpkt0 /U3721                    | C v -> Y ^   | OAI21X1  | 0.068 | 0.030 |   6.503 |    1.648 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]        | D ^          | DFFPOSX1 | 0.068 | 0.000 |   6.503 |    1.648 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.855 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.855 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.855 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.855 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.855 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.855 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.855 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.855 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.855 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.510
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.690
- Arrival Time                  6.511
= Slack Time                   -4.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.820 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.820 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.820 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.820 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.820 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.653 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.516 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.425 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.367 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.285 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.127 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.939 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.826 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.731 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.644 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.576 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.508 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.495 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.277 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.151 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -3.028 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.614 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.477 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.942 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.760 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.663 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.353 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.119 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.865 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |   -0.054 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.238 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.379 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.486 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.644 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.861 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.210 | 
     | \tx_core/tx_crc/crcpkt0 /U232                     | A ^ -> Y ^   | AND2X1   | 0.039 | 0.417 |   6.447 |    1.627 | 
     | \tx_core/tx_crc/crcpkt0 /U566                     | A ^ -> Y v   | INVX1    | 0.018 | 0.029 |   6.477 |    1.656 | 
     | \tx_core/tx_crc/crcpkt0 /U2925                    | C v -> Y ^   | OAI21X1  | 0.073 | 0.034 |   6.511 |    1.690 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]         | D ^          | DFFPOSX1 | 0.073 | 0.000 |   6.511 |    1.690 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.820 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.820 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.820 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.820 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.820 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.820 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.820 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.820 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.414
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.786
- Arrival Time                  6.530
= Slack Time                   -4.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.744 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.744 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.744 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.744 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.744 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.577 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.439 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.348 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.290 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.208 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.051 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.862 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.749 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.654 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.568 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.499 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.431 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.418 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.200 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.074 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.952 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.537 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.401 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.865 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.684 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.587 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.277 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.043 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.789 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.022 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.315 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.456 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.563 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.720 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.937 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.286 | 
     | \tx_core/tx_crc/crcpkt0 /U233                     | A ^ -> Y ^   | AND2X1   | 0.033 | 0.449 |   6.479 |    1.735 | 
     | \tx_core/tx_crc/crcpkt0 /U841                     | A ^ -> Y v   | INVX1    | 0.019 | 0.028 |   6.507 |    1.763 | 
     | \tx_core/tx_crc/crcpkt0 /U3172                    | C v -> Y ^   | OAI21X1  | 0.085 | 0.023 |   6.530 |    1.786 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5]         | D ^          | DFFPOSX1 | 0.085 | 0.000 |   6.530 |    1.786 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.744 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.744 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.744 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.744 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.744 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.744 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.744 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.744 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.744 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.411
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.789
- Arrival Time                  6.497
= Slack Time                   -4.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.707 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.707 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.707 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.707 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.707 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.540 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.402 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.311 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.253 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.172 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -4.014 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.825 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.712 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.618 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.531 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.462 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.395 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.382 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.164 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.038 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.915 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.500 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.364 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.828 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.647 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.550 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.240 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -1.006 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.752 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.059 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.352 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.493 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.600 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.757 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.974 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.323 | 
     | \tx_core/tx_crc/crcpkt0 /U223                     | A ^ -> Y ^   | AND2X1   | 0.041 | 0.417 |   6.447 |    1.739 | 
     | \tx_core/tx_crc/crcpkt0 /U765                     | A ^ -> Y v   | INVX1    | 0.014 | 0.027 |   6.474 |    1.766 | 
     | \tx_core/tx_crc/crcpkt0 /U2777                    | C v -> Y ^   | OAI21X1  | 0.085 | 0.023 |   6.496 |    1.789 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]         | D ^          | DFFPOSX1 | 0.085 | 0.000 |   6.497 |    1.789 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.707 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.707 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.707 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.707 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.707 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.707 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.707 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.707 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.707 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.383
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.817
- Arrival Time                  6.502
= Slack Time                   -4.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.686 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.686 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.686 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.686 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.686 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.518 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.381 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.290 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.232 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.150 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.992 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.804 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.691 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.596 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.510 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.441 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.373 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.360 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.142 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -3.016 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.893 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.479 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.342 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.807 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.625 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.528 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.218 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.984 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.730 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.081 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.373 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.514 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.621 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.779 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    0.996 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.344 | 
     | \tx_core/tx_crc/crcpkt0 /U222                     | A ^ -> Y ^   | AND2X1   | 0.040 | 0.418 |   6.448 |    1.762 | 
     | \tx_core/tx_crc/crcpkt0 /U574                     | A ^ -> Y v   | INVX1    | 0.014 | 0.027 |   6.475 |    1.789 | 
     | \tx_core/tx_crc/crcpkt0 /U4566                    | C v -> Y ^   | OAI21X1  | 0.089 | 0.028 |   6.502 |    1.817 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]        | D ^          | DFFPOSX1 | 0.089 | 0.000 |   6.502 |    1.817 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.686 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.686 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.686 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.686 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.686 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.686 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.686 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.686 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.686 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.273
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.927
- Arrival Time                  6.522
= Slack Time                   -4.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.595 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.595 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.595 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.595 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.595 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.428 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.291 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.200 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.142 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.060 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.902 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.714 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.601 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.506 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.419 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.350 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.283 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.270 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.052 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.926 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.803 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.389 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.252 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.717 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.535 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.438 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.128 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.894 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.640 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.171 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.463 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.604 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.712 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.869 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    1.086 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.435 | 
     | \tx_core/tx_crc/crcpkt0 /U224                     | A ^ -> Y ^   | AND2X1   | 0.032 | 0.433 |   6.463 |    1.868 | 
     | \tx_core/tx_crc/crcpkt0 /U766                     | A ^ -> Y v   | INVX1    | 0.015 | 0.025 |   6.488 |    1.893 | 
     | \tx_core/tx_crc/crcpkt0 /U3597                    | C v -> Y ^   | OAI21X1  | 0.102 | 0.033 |   6.522 |    1.926 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10]        | D ^          | DFFPOSX1 | 0.102 | 0.000 |   6.522 |    1.927 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.595 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.595 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.595 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.595 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.595 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.595 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.595 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.595 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.243
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.957
- Arrival Time                  6.550
= Slack Time                   -4.593
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.593 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.593 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.593 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.593 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.593 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.426 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.289 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.198 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.140 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.058 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.900 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.712 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.599 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.504 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.417 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.349 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.281 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.268 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.050 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.924 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.801 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.387 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.250 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.715 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.533 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.436 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.126 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.892 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.638 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.173 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.465 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.606 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.714 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.871 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    1.088 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.437 | 
     | \tx_core/tx_crc/crcpkt0 /U229                     | A ^ -> Y ^   | AND2X1   | 0.037 | 0.461 |   6.491 |    1.897 | 
     | \tx_core/tx_crc/crcpkt0 /U768                     | A ^ -> Y v   | INVX1    | 0.023 | 0.032 |   6.523 |    1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U3792                    | C v -> Y ^   | OAI21X1  | 0.106 | 0.028 |   6.550 |    1.957 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]        | D ^          | DFFPOSX1 | 0.106 | 0.000 |   6.550 |    1.957 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.593 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.593 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.593 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.593 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.593 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.593 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.593 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.593 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[25] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.861
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.339
- Arrival Time                  5.889
= Slack Time                   -4.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.550 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.550 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.550 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.550 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.550 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.383 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.245 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.154 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.096 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.015 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.857 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.668 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.555 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.460 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.374 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.305 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.237 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.225 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -3.006 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.881 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.758 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.343 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.207 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.671 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.490 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.393 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.083 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.849 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.595 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.509 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.650 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.757 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.914 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    1.131 | 
     | \tx_core/tx_crc/crcpkt0 /U4471                    | C ^ -> Y v   | AOI22X1  | 0.262 | 0.112 |   5.793 |    1.243 | 
     | \tx_core/tx_crc/crcpkt0 /U4472                    | A v -> Y ^   | INVX1    | 0.031 | 0.096 |   5.889 |    1.339 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[25]        | D ^          | DFFPOSX1 | 0.031 | 0.000 |   5.889 |    1.339 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.550 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.550 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.550 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.550 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.550 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.550 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.550 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.550 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[25]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[21] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         2.068
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.132
- Arrival Time                  5.682
= Slack Time                   -4.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.549 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.549 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.549 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.549 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.549 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.382 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.245 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.154 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.096 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -4.014 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.856 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.668 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.555 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.460 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.373 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.305 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -3.232 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.952 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.718 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.528 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.130 |   -2.419 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -2.166 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -2.034 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.963 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.899 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.734 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.362 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -1.223 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -1.080 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.805 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.006 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.232 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.379 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.498 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.650 | 
     | \tx_core/tx_crc/crcpkt1 /U4266                    | C ^ -> Y v   | AOI22X1  | 0.287 | 0.346 |   5.545 |    0.996 | 
     | \tx_core/tx_crc/crcpkt1 /U1707                    | A v -> Y v   | BUFX2    | 0.112 | 0.090 |   5.636 |    1.086 | 
     | \tx_core/tx_crc/crcpkt1 /U4267                    | A v -> Y ^   | INVX1    | 0.006 | 0.046 |   5.682 |    1.132 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[21]        | D ^          | DFFPOSX1 | 0.006 | 0.000 |   5.682 |    1.132 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.549 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.549 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.549 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.549 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.549 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.549 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.549 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.549 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.549 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_0_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr0_d_reg[7] /Q                            
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  2.076
= Slack Time                   -4.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.521 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.521 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.521 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.521 | 
     | FECTS_clks_clk___L4_I20                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.521 | 
     | \tx_core/axi_master /clk_gate_haddr0_d_reg/main_ga | B ^ -> Y ^   | AND2X2  | 0.000 | 0.000 |   0.000 |   -4.521 | 
     | te                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /net7703__L1_I0                | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.521 | 
     | \tx_core/axi_master /net7703__L2_I1                | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.521 | 
     | \tx_core/axi_master /\haddr0_d_reg[7]              | CLK ^ -> Q v | DFFSR   | 0.021 | 0.134 |   0.134 |   -4.387 | 
     | \tx_core/axi_master /U1655                         | A v -> Y v   | BUFX2   | 0.021 | 0.048 |   0.182 |   -4.339 | 
     | \tx_core/axi_master /U188                          | B v -> Y v   | OR2X2   | 0.035 | 0.053 |   0.236 |   -4.286 | 
     | \tx_core/axi_master /U468                          | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   0.251 |   -4.271 | 
     | \tx_core/axi_master /U843                          | C ^ -> Y v   | AOI21X1 | 0.280 | 0.259 |   0.509 |   -4.012 | 
     | \tx_core/axi_master /U348                          | B v -> Y v   | AND2X2  | 0.060 | 0.118 |   0.627 |   -3.894 | 
     | \tx_core/axi_master /U349                          | A v -> Y ^   | INVX1   | 0.020 | 0.023 |   0.651 |   -3.871 | 
     | \tx_core/axi_master /U821                          | C ^ -> Y v   | AOI21X1 | 0.078 | 0.029 |   0.680 |   -3.842 | 
     | \tx_core/axi_master /U775                          | B v -> Y v   | AND2X2  | 0.052 | 0.087 |   0.767 |   -3.754 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^   | INVX1   | 0.180 | 0.145 |   0.912 |   -3.610 | 
     | \tx_core/axi_master /U507                          | A ^ -> Y ^   | OR2X1   | 0.033 | 0.060 |   0.972 |   -3.550 | 
     | \tx_core/axi_master /U1051                         | A ^ -> Y v   | INVX1   | 0.023 | 0.031 |   1.003 |   -3.519 | 
     | \tx_core/axi_master /U550                          | A v -> Y v   | AND2X1  | 0.020 | 0.037 |   1.039 |   -3.482 | 
     | \tx_core/axi_master /U1080                         | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   1.053 |   -3.469 | 
     | \tx_core/axi_master /U1136                         | C ^ -> Y v   | NOR3X1  | 0.205 | 0.215 |   1.268 |   -3.253 | 
     | \tx_core/axi_master /U260                          | B v -> Y v   | OR2X2   | 0.157 | 0.160 |   1.428 |   -3.093 | 
     | \tx_core/axi_master /U2240                         | A v -> Y ^   | INVX1   | 0.027 | 0.090 |   1.518 |   -3.003 | 
     | \tx_core/axi_master /U525                          | B ^ -> Y ^   | AND2X1  | 0.087 | 0.078 |   1.596 |   -2.926 | 
     | \tx_core/axi_master /U3296                         | C ^ -> Y v   | OAI21X1 | 0.038 | 0.049 |   1.645 |   -2.876 | 
     | \tx_core/axi_master /U521                          | B v -> Y v   | AND2X2  | 0.235 | 0.137 |   1.782 |   -2.740 | 
     | \tx_core/axi_master /U1734                         | A v -> Y ^   | INVX1   | 0.055 | 0.147 |   1.929 |   -2.592 | 
     | \tx_core/axi_master /U518                          | B ^ -> Y ^   | AND2X1  | 0.043 | 0.049 |   1.978 |   -2.543 | 
     | \tx_core/axi_master /U1180                         | A ^ -> Y v   | INVX1   | 0.016 | 0.030 |   2.008 |   -2.514 | 
     | \tx_core/axi_master /U1166                         | B v -> Y v   | OR2X1   | 0.022 | 0.055 |   2.062 |   -2.459 | 
     | \tx_core/axi_master /U1167                         | A v -> Y ^   | INVX1   | 0.478 | 0.014 |   2.076 |   -2.445 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | D ^          | LATCH   | 0.478 | 0.000 |   2.076 |   -2.445 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    6.246 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.246 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.246 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.246 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.246 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.246 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    6.246 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.809
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.391
- Arrival Time                  5.872
= Slack Time                   -4.480
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.480 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.480 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.480 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.480 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.480 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.313 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.176 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.085 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.027 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.945 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.787 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.599 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.486 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.391 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.304 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.236 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.168 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.155 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -2.937 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.811 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.688 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.274 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.137 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.602 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.420 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.323 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -1.013 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.779 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.286 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.578 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.719 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.826 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.984 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    1.201 | 
     | \tx_core/tx_crc/crcpkt0 /U4660                    | C ^ -> Y v   | AOI22X1  | 0.111 | 0.124 |   5.805 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /U4661                    | A v -> Y ^   | INVX1    | 0.037 | 0.066 |   5.872 |    1.391 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29]        | D ^          | DFFPOSX1 | 0.037 | 0.000 |   5.872 |    1.391 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.480 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.480 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.480 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.480 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.480 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.480 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.480 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.480 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.480 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         2.068
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.132
- Arrival Time                  5.609
= Slack Time                   -4.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.477 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.477 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.477 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.477 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.477 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.310 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.172 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.081 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.024 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.942 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.784 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.595 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.483 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.388 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.301 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.232 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -3.160 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.880 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.646 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.455 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.130 |   -2.347 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -2.094 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -1.962 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.891 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.827 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.662 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.290 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -1.151 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -1.008 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.733 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.079 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.304 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.451 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.571 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.723 | 
     | \tx_core/tx_crc/crcpkt1 /U4644                    | C ^ -> Y v   | AOI22X1  | 0.166 | 0.350 |   5.550 |    1.073 | 
     | \tx_core/tx_crc/crcpkt1 /U4645                    | A v -> Y ^   | INVX1    | 0.006 | 0.059 |   5.609 |    1.132 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]        | D ^          | DFFPOSX1 | 0.006 | 0.000 |   5.609 |    1.132 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.477 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.477 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.477 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.477 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.477 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.477 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.477 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.477 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.477 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         2.064
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.136
- Arrival Time                  5.610
= Slack Time                   -4.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.473 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.473 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.473 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.473 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.473 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.306 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.169 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.078 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.020 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.938 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.780 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.592 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.479 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.384 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.297 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.228 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -3.156 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.876 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.642 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.451 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.131 |   -2.343 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -2.090 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -1.958 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.887 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.823 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.658 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.286 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -1.004 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.729 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.083 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.308 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.455 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.575 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.726 | 
     | \tx_core/tx_crc/crcpkt1 /U3421                    | C ^ -> Y v   | AOI22X1  | 0.164 | 0.351 |   5.550 |    1.077 | 
     | \tx_core/tx_crc/crcpkt1 /U3422                    | A v -> Y ^   | INVX1    | 0.006 | 0.059 |   5.610 |    1.136 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]         | D ^          | DFFPOSX1 | 0.006 | 0.000 |   5.610 |    1.136 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.473 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.473 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.473 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.473 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.473 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.473 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.473 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I4            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.473 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.473 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.796
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.404
- Arrival Time                  5.869
= Slack Time                   -4.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.465 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.465 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.465 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.465 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.465 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.298 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.160 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.069 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -4.011 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.929 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.772 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.583 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.470 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.375 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.289 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.220 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.152 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.140 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -2.921 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.795 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.673 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.258 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.122 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.586 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.405 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.308 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -0.998 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.764 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.510 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.301 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.594 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.735 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.842 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    0.999 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    1.216 | 
     | \tx_core/tx_crc/crcpkt0 /U4125                    | C ^ -> Y v   | AOI22X1  | 0.113 | 0.120 |   5.801 |    1.336 | 
     | \tx_core/tx_crc/crcpkt0 /U4126                    | A v -> Y ^   | INVX1    | 0.039 | 0.068 |   5.868 |    1.403 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]        | D ^          | DFFPOSX1 | 0.039 | 0.000 |   5.869 |    1.404 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.465 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.465 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.465 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.465 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.465 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.465 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.465 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.465 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.465 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[31] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.645
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.555
- Arrival Time                  5.995
= Slack Time                   -4.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.440 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.440 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.440 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.440 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.440 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.273 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.135 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.044 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.986 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.904 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.746 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.558 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.445 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.350 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.264 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.195 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.127 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.114 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -2.896 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.770 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.648 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.233 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.096 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.561 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.379 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.282 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -0.973 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.739 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.485 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.327 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.619 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.760 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.867 | 
     | \tx_core/tx_crc/crcpkt0 /U64                      | A v -> Y ^   | INVX4    | 1.071 | 0.342 |   5.649 |    1.210 | 
     | \tx_core/tx_crc/crcpkt0 /U139                     | A ^ -> Y ^   | AND2X1   | 0.125 | 0.272 |   5.921 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U845                     | A ^ -> Y v   | INVX1    | 0.012 | 0.052 |   5.973 |    1.534 | 
     | \tx_core/tx_crc/crcpkt0 /U4760                    | C v -> Y ^   | OAI21X1  | 0.057 | 0.021 |   5.995 |    1.555 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[31]        | D ^          | DFFPOSX1 | 0.057 | 0.000 |   5.995 |    1.555 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.440 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.440 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.440 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.440 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.440 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.440 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.440 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.440 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[31]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.440 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.586
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.614
- Arrival Time                  6.012
= Slack Time                   -4.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.399 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.399 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.399 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.399 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.399 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.232 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.094 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -4.003 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.945 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.863 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.706 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.517 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.404 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.309 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.223 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.154 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.086 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.073 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -2.855 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.729 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.607 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.192 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -2.055 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.520 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.339 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.241 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -0.932 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.698 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.444 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.368 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.660 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.801 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.908 | 
     | \tx_core/tx_crc/crcpkt0 /U64                      | A v -> Y ^   | INVX4    | 1.071 | 0.342 |   5.649 |    1.251 | 
     | \tx_core/tx_crc/crcpkt0 /U137                     | A ^ -> Y ^   | AND2X1   | 0.124 | 0.286 |   5.936 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U842                     | A ^ -> Y v   | INVX1    | 0.010 | 0.051 |   5.987 |    1.588 | 
     | \tx_core/tx_crc/crcpkt0 /U4618                    | C v -> Y ^   | OAI21X1  | 0.064 | 0.025 |   6.012 |    1.613 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28]        | D ^          | DFFPOSX1 | 0.064 | 0.000 |   6.012 |    1.614 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.399 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.399 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.399 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.399 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.399 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.399 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.399 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.399 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.984
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.216
- Arrival Time                  5.550
= Slack Time                   -4.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.167 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.030 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -3.939 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.881 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.799 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.641 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.453 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.340 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.245 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.158 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.090 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -3.017 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.737 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.503 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.313 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.131 |   -2.204 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -1.951 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -1.819 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.748 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.684 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.520 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -1.009 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -0.865 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.591 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.221 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.447 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.594 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.713 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.865 | 
     | \tx_core/tx_crc/crcpkt1 /U4108                    | C ^ -> Y v   | AOI22X1  | 0.176 | 0.282 |   5.481 |    1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U4109                    | A v -> Y ^   | INVX1    | 0.016 | 0.069 |   5.550 |    1.216 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]        | D ^          | DFFPOSX1 | 0.016 | 0.000 |   5.550 |    1.216 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.334 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.334 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I5            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.334 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.945
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.255
- Arrival Time                  5.589
= Slack Time                   -4.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.334 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.166 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.029 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -3.938 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.880 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.798 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.640 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.452 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.339 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.244 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.158 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.089 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -3.017 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.736 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.502 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.312 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.131 |   -2.203 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -1.950 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -1.818 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.747 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.684 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.519 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -1.008 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -0.864 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.590 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.222 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.448 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.595 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.714 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.866 | 
     | \tx_core/tx_crc/crcpkt1 /U3642                    | C ^ -> Y v   | AOI22X1  | 0.161 | 0.321 |   5.521 |    1.187 | 
     | \tx_core/tx_crc/crcpkt1 /U3643                    | A v -> Y ^   | INVX1    | 0.021 | 0.068 |   5.589 |    1.255 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11]        | D ^          | DFFPOSX1 | 0.021 | 0.000 |   5.589 |    1.255 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.334 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.334 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.334 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.334 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[26] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.780
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.420
- Arrival Time                  5.750
= Slack Time                   -4.330
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.330 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.330 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.330 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.330 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.330 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.163 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.025 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -3.934 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.876 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.795 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.637 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.448 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.335 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.240 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.154 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.085 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.017 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.005 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -2.786 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.661 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.538 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.123 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -1.987 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.451 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.270 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.173 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -0.863 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.629 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.375 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.436 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.729 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.870 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.977 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    1.134 | 
     | \tx_core/tx_crc/crcpkt0 /U4520                    | C ^ -> Y v   | AOI22X1  | 0.290 | 0.180 |   5.644 |    1.314 | 
     | \tx_core/tx_crc/crcpkt0 /U4521                    | A v -> Y ^   | INVX1    | 0.041 | 0.106 |   5.750 |    1.420 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[26]        | D ^          | DFFPOSX1 | 0.041 | 0.000 |   5.750 |    1.420 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.330 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.330 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.330 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.330 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.330 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.330 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.330 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.330 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[26]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.330 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.980
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.220
- Arrival Time                  6.548
= Slack Time                   -4.329
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.329 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.329 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.329 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.329 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.329 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.162 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -4.024 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -3.933 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.875 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.793 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.636 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.447 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.334 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.239 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.153 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.084 | 
     | \tx_core/axi_master /U182                         | B v -> Y v   | OR2X2    | 0.026 | 0.068 |   1.313 |   -3.016 | 
     | \tx_core/axi_master /U74                          | A v -> Y ^   | INVX1    | 0.478 | 0.013 |   1.325 |   -3.004 | 
     | \tx_core/axi_master /U75                          | A ^ -> Y ^   | AND2X2   | 0.418 | 0.218 |   1.544 |   -2.785 | 
     | \tx_core/axi_master /U385                         | A ^ -> Y v   | INVX4    | 0.182 | 0.126 |   1.669 |   -2.660 | 
     | \tx_core/axi_master /U900                         | A v -> Y ^   | INVX8    | 0.250 | 0.123 |   1.792 |   -2.537 | 
     | \tx_core/axi_master /U876                         | S ^ -> Y v   | MUX2X1   | 0.109 | 0.415 |   2.207 |   -2.122 | 
     | \tx_core/axi_master /FE_OFC42_n2680               | A v -> Y v   | BUFX2    | 0.187 | 0.137 |   2.343 |   -1.986 | 
     | \tx_core/axi_master /U2938                        | A v -> Y ^   | INVX1    | 0.746 | 0.535 |   2.879 |   -1.450 | 
     | \tx_core/tx_crc/crcpkt0 /U58                      | A ^ -> Y ^   | OR2X2    | 0.252 | 0.182 |   3.060 |   -1.269 | 
     | \tx_core/tx_crc/crcpkt0 /U59                      | A ^ -> Y v   | INVX1    | 0.019 | 0.097 |   3.157 |   -1.172 | 
     | \tx_core/tx_crc/crcpkt0 /U406                     | A v -> Y ^   | NAND3X1  | 0.465 | 0.310 |   3.467 |   -0.862 | 
     | \tx_core/tx_crc/crcpkt0 /U11                      | A ^ -> Y v   | INVX1    | 0.204 | 0.234 |   3.701 |   -0.628 | 
     | \tx_core/tx_crc/crcpkt0 /U480                     | B v -> Y v   | AND2X2   | 0.721 | 0.254 |   3.955 |   -0.374 | 
     | \tx_core/tx_crc/crcpkt0 /U71                      | A v -> Y ^   | INVX2    | 0.932 | 0.811 |   4.766 |    0.437 | 
     | \tx_core/tx_crc/crcpkt0 /U2038                    | B ^ -> Y v   | NAND3X1  | 0.239 | 0.293 |   5.059 |    0.730 | 
     | \tx_core/tx_crc/crcpkt0 /U1838                    | A v -> Y v   | BUFX2    | 0.137 | 0.141 |   5.200 |    0.871 | 
     | \tx_core/tx_crc/crcpkt0 /U788                     | B v -> Y v   | OR2X2    | 0.128 | 0.107 |   5.307 |    0.978 | 
     | \tx_core/tx_crc/crcpkt0 /U844                     | A v -> Y ^   | INVX4    | 0.283 | 0.157 |   5.464 |    1.135 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970            | A ^ -> Y ^   | BUFX2    | 0.324 | 0.217 |   5.681 |    1.352 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970           | A ^ -> Y ^   | BUFX4    | 0.746 | 0.349 |   6.030 |    1.701 | 
     | \tx_core/tx_crc/crcpkt0 /U234                     | A ^ -> Y ^   | AND2X1   | 0.040 | 0.462 |   6.492 |    2.163 | 
     | \tx_core/tx_crc/crcpkt0 /U571                     | A ^ -> Y v   | INVX1    | 0.013 | 0.026 |   6.518 |    2.189 | 
     | \tx_core/tx_crc/crcpkt0 /U4231                    | C v -> Y ^   | OAI21X1  | 0.138 | 0.030 |   6.548 |    2.219 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20]        | D ^          | DFFPOSX1 | 0.138 | 0.000 |   6.548 |    2.220 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.329 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.329 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.329 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.329 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.329 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.329 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.329 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.329 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.329 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.875
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.325
- Arrival Time                  5.629
= Slack Time                   -4.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.304 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.304 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.304 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.304 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.304 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.137 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -3.999 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -3.908 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.851 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.769 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.611 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.422 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.310 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.215 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.128 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -3.059 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -2.987 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.707 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.473 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.282 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.131 |   -2.174 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -1.921 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -1.789 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.718 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.654 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.489 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.117 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -0.978 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -0.835 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.560 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.252 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.477 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.624 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.744 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.896 | 
     | \tx_core/tx_crc/crcpkt1 /U4455                    | C ^ -> Y v   | AOI22X1  | 0.215 | 0.342 |   5.541 |    1.237 | 
     | \tx_core/tx_crc/crcpkt1 /U4456                    | A v -> Y ^   | INVX1    | 0.029 | 0.087 |   5.629 |    1.325 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25]        | D ^          | DFFPOSX1 | 0.029 | 0.000 |   5.629 |    1.325 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.304 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.304 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.304 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.304 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.304 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.304 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.304 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.304 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q   (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.725
+ Time Given                   -0.717
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 0.758
- Arrival Time                  4.997
= Slack Time                   -4.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.239 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.239 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.239 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.239 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.239 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -4.072 | 
     | \tx_core/axi_master /U1961                         | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -3.934 | 
     | \tx_core/axi_master /U1962                         | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -3.843 | 
     | \tx_core/axi_master /U1017                         | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -3.785 | 
     | \tx_core/axi_master /U604                          | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -3.703 | 
     | \tx_core/axi_master /U574                          | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -3.546 | 
     | \tx_core/axi_master /U566                          | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -3.357 | 
     | \tx_core/axi_master /U840                          | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   0.995 |   -3.244 | 
     | \tx_core/axi_master /FE_OFCC851_n914               | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.089 |   -3.149 | 
     | \tx_core/axi_master /U122                          | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.176 |   -3.063 | 
     | \tx_core/axi_master /U562                          | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.245 |   -2.994 | 
     | \tx_core/axi_master /U182                          | B v -> Y v   | OR2X2   | 0.026 | 0.068 |   1.313 |   -2.926 | 
     | \tx_core/axi_master /U74                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   1.325 |   -2.914 | 
     | \tx_core/axi_master /U75                           | A ^ -> Y ^   | AND2X2  | 0.418 | 0.218 |   1.544 |   -2.695 | 
     | \tx_core/axi_master /U385                          | A ^ -> Y v   | INVX4   | 0.182 | 0.126 |   1.669 |   -2.569 | 
     | \tx_core/axi_master /U384                          | A v -> Y ^   | INVX4   | 0.551 | 0.241 |   1.911 |   -2.328 | 
     | \tx_core/axi_master /U2941                         | S ^ -> Y ^   | MUX2X1  | 0.210 | 0.359 |   2.269 |   -1.969 | 
     | \tx_core/axi_master /U527                          | A ^ -> Y v   | INVX2   | 0.768 | 0.230 |   2.499 |   -1.740 | 
     | \tx_core/tx_crc/crcpkt0 /U2030                     | B v -> Y ^   | NAND3X1 | 0.510 | 0.654 |   3.153 |   -1.085 | 
     | \tx_core/tx_crc/crcpkt0 /U2033                     | A ^ -> Y v   | INVX1   | 0.132 | 0.165 |   3.319 |   -0.920 | 
     | \tx_core/tx_crc/crcpkt0 /U778                      | A v -> Y ^   | INVX1   | 0.069 | 0.092 |   3.411 |   -0.828 | 
     | \tx_core/tx_crc/crcpkt0 /U249                      | A ^ -> Y ^   | OR2X1   | 0.043 | 0.057 |   3.468 |   -0.771 | 
     | \tx_core/tx_crc/crcpkt0 /U246                      | B ^ -> Y ^   | OR2X1   | 0.128 | 0.123 |   3.591 |   -0.648 | 
     | \tx_core/tx_crc/crcpkt0 /U2036                     | B ^ -> Y ^   | OR2X2   | 0.956 | 0.414 |   4.005 |   -0.234 | 
     | \tx_core/tx_crc/crcpkt0 /U3                        | A ^ -> Y v   | INVX2   | 0.843 | 0.823 |   4.828 |    0.589 | 
     | \tx_core/tx_crc/crcpkt0 /U5083                     | A v -> Y v   | AND2X1  | 0.191 | 0.168 |   4.996 |    0.758 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v          | LATCH   | 0.191 | 0.000 |   4.997 |    0.758 | 
     | ch                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    5.964 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    5.964 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    5.964 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    5.964 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    5.964 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    5.964 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    5.964 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[0] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.833
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.367
- Arrival Time                  5.596
= Slack Time                   -4.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.229 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.229 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.229 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.229 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.229 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.062 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -3.925 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -3.834 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.776 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.694 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.536 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.348 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.235 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.090 |   -3.140 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.053 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -2.985 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -2.912 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.632 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.398 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.208 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.131 |   -2.099 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -1.846 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -1.714 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.643 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.579 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.414 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.042 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -0.903 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -0.760 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.485 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.326 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.552 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.699 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.818 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.970 | 
     | \tx_core/tx_crc/crcpkt1 /U2338                    | C ^ -> Y v   | AOI22X1  | 0.293 | 0.296 |   5.496 |    1.267 | 
     | \tx_core/tx_crc/crcpkt1 /U2339                    | A v -> Y ^   | INVX1    | 0.034 | 0.100 |   5.596 |    1.367 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[0]         | D ^          | DFFPOSX1 | 0.034 | 0.000 |   5.596 |    1.367 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.229 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.229 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.229 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.229 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.229 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.229 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.229 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I5            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.229 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.229 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.062
- Arrival Time                  7.277
= Slack Time                   -4.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.215 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.215 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.215 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.215 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.215 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -4.048 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -3.910 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -3.819 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -3.761 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -3.680 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -3.522 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -3.333 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   0.995 |   -3.220 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.090 |   -3.126 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.176 |   -3.039 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.245 |   -2.970 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.317 |   -2.898 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   1.598 |   -2.618 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   1.831 |   -2.384 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.022 |   -2.193 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.154 |   -2.061 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.343 |   -1.872 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   2.448 |   -1.767 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   2.479 |   -1.736 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   2.578 |   -1.637 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   2.804 |   -1.412 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.108 |   -1.107 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.236 |   -0.979 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.176 |   3.411 |   -0.804 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   3.776 |   -0.439 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.395 |    0.179 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   4.717 |    0.502 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   4.863 |    0.648 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   4.991 |    0.776 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.297 |    1.082 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   5.651 |    1.436 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.228 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.078 |    2.862 | 
     | \tx_core/tx_crc/crcpkt1 /U5128                    | B ^ -> Y v   | OAI21X1 | 0.257 | 0.198 |   7.276 |    3.060 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29]       | D v          | DFFSR   | 0.257 | 0.001 |   7.277 |    3.062 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    4.215 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.215 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.215 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.215 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.215 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |    4.215 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.000 | 0.000 |   0.000 |    4.215 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.215 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    4.215 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /D         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.869
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.331
- Arrival Time                  5.544
= Slack Time                   -4.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -4.212 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.212 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.212 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.212 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |   -4.212 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR    | 0.067 | 0.167 |   0.167 |   -4.045 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1    | 0.171 | 0.137 |   0.305 |   -3.908 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1    | 0.040 | 0.091 |   0.396 |   -3.817 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1    | 0.032 | 0.058 |   0.454 |   -3.759 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1    | 0.085 | 0.082 |   0.535 |   -3.677 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1    | 0.178 | 0.158 |   0.693 |   -3.519 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2    | 0.214 | 0.188 |   0.882 |   -3.331 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1   | 0.108 | 0.113 |   0.995 |   -3.218 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4    | 0.088 | 0.095 |   1.089 |   -3.123 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1  | 0.065 | 0.087 |   1.176 |   -3.036 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1    | 0.063 | 0.069 |   1.245 |   -2.968 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1   | 0.070 | 0.072 |   1.317 |   -2.895 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2   | 0.475 | 0.280 |   1.598 |   -2.615 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8    | 0.360 | 0.234 |   1.831 |   -2.381 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8    | 0.228 | 0.191 |   2.022 |   -2.191 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y v   | MUX2X1   | 0.058 | 0.109 |   2.130 |   -2.082 | 
     | \tx_core/axi_master /U2909                        | A v -> Y ^   | INVX1    | 0.357 | 0.253 |   2.383 |   -1.829 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A ^ -> Y v   | NOR2X1   | 0.092 | 0.132 |   2.515 |   -1.697 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A v -> Y ^   | NAND2X1  | 0.064 | 0.071 |   2.586 |   -1.626 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A ^ -> Y v   | INVX1    | 0.057 | 0.064 |   2.650 |   -1.562 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B v -> Y v   | AND2X2   | 0.287 | 0.165 |   2.815 |   -1.397 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A v -> Y ^   | INVX1    | 0.370 | 0.372 |   3.187 |   -1.025 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A ^ -> Y v   | INVX1    | 0.073 | 0.139 |   3.326 |   -0.886 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B v -> Y v   | AND2X2   | 0.252 | 0.143 |   3.469 |   -0.743 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A v -> Y v   | BUFX2    | 0.640 | 0.275 |   3.744 |   -0.468 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A v -> Y ^   | INVX2    | 0.826 | 0.812 |   4.556 |    0.343 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C ^ -> Y v   | NAND3X1  | 0.281 | 0.226 |   4.781 |    0.569 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A v -> Y v   | BUFX2    | 0.163 | 0.147 |   4.928 |    0.716 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B v -> Y v   | OR2X2    | 0.165 | 0.120 |   5.048 |    0.835 | 
     | \tx_core/tx_crc/crcpkt1 /U411                     | A v -> Y ^   | INVX8    | 0.413 | 0.152 |   5.200 |    0.987 | 
     | \tx_core/tx_crc/crcpkt1 /U3010                    | C ^ -> Y v   | AOI22X1  | 0.253 | 0.249 |   5.449 |    1.236 | 
     | \tx_core/tx_crc/crcpkt1 /U3011                    | A v -> Y ^   | INVX1    | 0.030 | 0.095 |   5.544 |    1.331 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]         | D ^          | DFFPOSX1 | 0.030 | 0.000 |   5.544 |    1.331 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.212 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.212 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.212 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.212 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.212 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.212 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.212 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.212 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.212 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.135
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.065
- Arrival Time                  7.270
= Slack Time                   -4.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.205 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.205 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.205 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.205 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.205 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -4.038 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -3.900 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -3.809 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -3.751 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -3.669 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -3.512 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -3.323 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   0.995 |   -3.210 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.090 |   -3.115 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.176 |   -3.029 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.245 |   -2.960 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.317 |   -2.888 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   1.598 |   -2.607 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   1.831 |   -2.374 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.022 |   -2.183 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.154 |   -2.051 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.343 |   -1.861 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   2.448 |   -1.757 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   2.479 |   -1.726 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   2.578 |   -1.627 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   2.804 |   -1.401 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.108 |   -1.097 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.236 |   -0.969 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.176 |   3.411 |   -0.794 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   3.776 |   -0.429 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.395 |    0.190 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   4.717 |    0.512 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   4.863 |    0.658 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   4.991 |    0.786 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.297 |    1.092 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   5.651 |    1.447 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.228 |    2.023 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.078 |    2.873 | 
     | \tx_core/tx_crc/crcpkt1 /U5122                    | B ^ -> Y v   | OAI21X1 | 0.243 | 0.192 |   7.269 |    3.065 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26]       | D v          | DFFSR   | 0.243 | 0.001 |   7.270 |    3.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    4.205 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.205 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.205 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.205 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.205 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |    4.205 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.000 | 0.000 |   0.000 |    4.205 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.205 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    4.205 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.135
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.065
- Arrival Time                  7.268
= Slack Time                   -4.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -4.035 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -3.898 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -3.807 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -3.749 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -3.667 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -3.509 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -3.321 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   0.995 |   -3.208 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.089 |   -3.113 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.176 |   -3.026 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.245 |   -2.957 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.317 |   -2.885 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   1.598 |   -2.605 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   1.831 |   -2.371 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.022 |   -2.181 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.154 |   -2.048 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.343 |   -1.859 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   2.448 |   -1.754 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   2.479 |   -1.723 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   2.578 |   -1.624 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   2.804 |   -1.399 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.108 |   -1.094 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.236 |   -0.967 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.176 |   3.411 |   -0.791 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   3.776 |   -0.426 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.395 |    0.192 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   4.717 |    0.515 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   4.863 |    0.661 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   4.991 |    0.789 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.297 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   5.651 |    1.449 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.228 |    2.025 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.077 |    2.875 | 
     | \tx_core/tx_crc/crcpkt1 /U5104                    | B ^ -> Y v   | OAI21X1 | 0.241 | 0.190 |   7.267 |    3.065 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17]       | D v          | DFFSR   | 0.241 | 0.001 |   7.268 |    3.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    4.202 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |    4.202 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I1            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    4.202 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.135
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.065
- Arrival Time                  7.268
= Slack Time                   -4.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L2_I0                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | FECTS_clks_clk___L4_I5                            | A v -> Y ^   | INVX8   | 0.000 | 0.000 |   0.000 |   -4.202 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^ | DFFSR   | 0.067 | 0.167 |   0.167 |   -4.035 | 
     | \tx_core/axi_master /U1961                        | A ^ -> Y v   | INVX1   | 0.171 | 0.137 |   0.305 |   -3.897 | 
     | \tx_core/axi_master /U1962                        | A v -> Y ^   | INVX1   | 0.040 | 0.091 |   0.396 |   -3.806 | 
     | \tx_core/axi_master /U1017                        | B ^ -> Y ^   | OR2X1   | 0.032 | 0.058 |   0.454 |   -3.749 | 
     | \tx_core/axi_master /U604                         | A ^ -> Y ^   | OR2X1   | 0.085 | 0.082 |   0.535 |   -3.667 | 
     | \tx_core/axi_master /U574                         | B ^ -> Y ^   | OR2X1   | 0.178 | 0.158 |   0.693 |   -3.509 | 
     | \tx_core/axi_master /U566                         | B ^ -> Y ^   | OR2X2   | 0.214 | 0.188 |   0.882 |   -3.320 | 
     | \tx_core/axi_master /U840                         | A ^ -> Y v   | NOR3X1  | 0.108 | 0.113 |   0.995 |   -3.208 | 
     | \tx_core/axi_master /FE_OFCC851_n914              | A v -> Y v   | BUFX4   | 0.088 | 0.095 |   1.089 |   -3.113 | 
     | \tx_core/axi_master /U122                         | A v -> Y ^   | NAND2X1 | 0.065 | 0.087 |   1.176 |   -3.026 | 
     | \tx_core/axi_master /U562                         | A ^ -> Y v   | INVX1   | 0.063 | 0.069 |   1.245 |   -2.957 | 
     | \tx_core/axi_master /U126                         | B v -> Y ^   | NOR2X1  | 0.070 | 0.072 |   1.317 |   -2.885 | 
     | \tx_core/axi_master /U125                         | B ^ -> Y ^   | AND2X2  | 0.475 | 0.280 |   1.598 |   -2.605 | 
     | \tx_core/axi_master /U788                         | A ^ -> Y v   | INVX8   | 0.360 | 0.234 |   1.831 |   -2.371 | 
     | \tx_core/axi_master /U386                         | A v -> Y ^   | INVX8   | 0.228 | 0.191 |   2.022 |   -2.180 | 
     | \tx_core/axi_master /U2908                        | S ^ -> Y ^   | MUX2X1  | 0.112 | 0.132 |   2.154 |   -2.048 | 
     | \tx_core/axi_master /U2909                        | A ^ -> Y v   | INVX1   | 0.228 | 0.189 |   2.343 |   -1.859 | 
     | \tx_core/tx_crc/crcpkt1 /U23                      | A v -> Y ^   | NOR2X1  | 0.046 | 0.105 |   2.448 |   -1.754 | 
     | \tx_core/tx_crc/crcpkt1 /U22                      | A ^ -> Y v   | NAND2X1 | 0.138 | 0.031 |   2.479 |   -1.723 | 
     | \tx_core/tx_crc/crcpkt1 /U44                      | A v -> Y ^   | INVX1   | 0.077 | 0.099 |   2.578 |   -1.624 | 
     | \tx_core/tx_crc/crcpkt1 /U35                      | B ^ -> Y ^   | AND2X2  | 0.379 | 0.225 |   2.804 |   -1.399 | 
     | \tx_core/tx_crc/crcpkt1 /U36                      | A ^ -> Y v   | INVX1   | 0.271 | 0.305 |   3.108 |   -1.094 | 
     | \tx_core/tx_crc/crcpkt1 /U239                     | A v -> Y ^   | INVX1   | 0.057 | 0.128 |   3.236 |   -0.966 | 
     | \tx_core/tx_crc/crcpkt1 /U467                     | B ^ -> Y ^   | AND2X2  | 0.350 | 0.176 |   3.411 |   -0.791 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545          | A ^ -> Y ^   | BUFX2   | 0.743 | 0.365 |   3.776 |   -0.426 | 
     | \tx_core/tx_crc/crcpkt1 /U9                       | A ^ -> Y v   | INVX2   | 0.684 | 0.619 |   4.395 |    0.192 | 
     | \tx_core/tx_crc/crcpkt1 /U2003                    | C v -> Y ^   | NAND3X1 | 0.194 | 0.323 |   4.717 |    0.515 | 
     | \tx_core/tx_crc/crcpkt1 /U1801                    | A ^ -> Y ^   | BUFX2   | 0.181 | 0.146 |   4.863 |    0.661 | 
     | \tx_core/tx_crc/crcpkt1 /U409                     | B ^ -> Y ^   | OR2X2   | 0.280 | 0.128 |   4.991 |    0.789 | 
     | \tx_core/tx_crc/crcpkt1 /U49                      | A ^ -> Y v   | INVX4   | 0.884 | 0.306 |   5.297 |    1.095 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808            | A v -> Y v   | BUFX4   | 0.764 | 0.354 |   5.651 |    1.449 | 
     | \tx_core/tx_crc/crcpkt1 /U57                      | A v -> Y v   | AND2X2  | 0.685 | 0.576 |   6.228 |    2.025 | 
     | \tx_core/tx_crc/crcpkt1 /U1699                    | A v -> Y ^   | INVX1   | 0.959 | 0.850 |   7.077 |    2.875 | 
     | \tx_core/tx_crc/crcpkt1 /U5086                    | B ^ -> Y v   | OAI21X1 | 0.241 | 0.190 |   7.267 |    3.065 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8]        | D v          | DFFSR   | 0.241 | 0.001 |   7.268 |    3.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    4.202 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |    4.202 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I1            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.202 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8]         | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    4.202 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

