<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XDptx_SinkConfig Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>XDptx_SinkConfig Struct Reference</h1><!-- doxytag: class="XDptx_SinkConfig" --><code>#include &lt;xdptx.h&gt;</code>
<p>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This typedef contains configuration information about the sink. 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___sink_config.html#f2f5c198016a41bc8479c0c92d7d61ee">DpcdRxCapsField</a> [256]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___sink_config.html#fc445848c38fca6c29780b227767055f">Edid</a> [128]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dptx___sink_config.html#5231c72310b967fc7c2ad13cd7571d52">LaneStatusAdjReqs</a> [6]</td></tr>

</table>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="f2f5c198016a41bc8479c0c92d7d61ee"></a><!-- doxytag: member="XDptx_SinkConfig::DpcdRxCapsField" ref="f2f5c198016a41bc8479c0c92d7d61ee" args="[256]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___sink_config.html#f2f5c198016a41bc8479c0c92d7d61ee">XDptx_SinkConfig::DpcdRxCapsField</a>[256]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The raw capabilities field of the sink's DPCD. 
</div>
</div><p>
<a class="anchor" name="fc445848c38fca6c29780b227767055f"></a><!-- doxytag: member="XDptx_SinkConfig::Edid" ref="fc445848c38fca6c29780b227767055f" args="[128]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___sink_config.html#fc445848c38fca6c29780b227767055f">XDptx_SinkConfig::Edid</a>[128]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The sink's raw EDID. 
</div>
</div><p>
<a class="anchor" name="5231c72310b967fc7c2ad13cd7571d52"></a><!-- doxytag: member="XDptx_SinkConfig::LaneStatusAdjReqs" ref="5231c72310b967fc7c2ad13cd7571d52" args="[6]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 <a class="el" href="struct_x_dptx___sink_config.html#5231c72310b967fc7c2ad13cd7571d52">XDptx_SinkConfig::LaneStatusAdjReqs</a>[6]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a raw read of the receiver DPCD's status registers. The first 4 bytes correspond to the lane status from the receiver's DPCD associated with clock recovery, channel equalization, symbol lock, and interlane alignment. The 2 remaining bytes represent the adjustments requested by the DPCD. 
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>xdptx.h</ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
