// Seed: 4017493498
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    input wire id_3,
    output uwire id_4,
    output wire id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input tri id_11,
    input supply0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri id_15,
    output tri1 id_16,
    input tri0 id_17,
    input tri0 id_18,
    output tri1 id_19,
    output wire id_20,
    input wor id_21,
    input supply0 id_22,
    input supply0 id_23,
    input supply0 id_24,
    output wor id_25,
    output tri1 id_26
);
  wire id_28;
endmodule
module module_1 #(
    parameter id_0  = 32'd50,
    parameter id_15 = 32'd68,
    parameter id_4  = 32'd71
) (
    output wand _id_0,
    output wand id_1,
    output tri id_2#(
        .id_18(1),
        .id_19(-1),
        .id_20((""))
    ),
    input tri0 id_3,
    output wire _id_4[-1  ==  id_0 : id_4],
    output tri1 id_5,
    input wand id_6,
    output tri0 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri id_12,
    input wire id_13,
    input uwire id_14,
    input uwire _id_15,
    output wor id_16
);
  logic [7:0][id_15] id_21, id_22, id_23 = id_23;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_6,
      id_3,
      id_11,
      id_2,
      id_2,
      id_9,
      id_9,
      id_9,
      id_6,
      id_3,
      id_10,
      id_13,
      id_6,
      id_14,
      id_2,
      id_6,
      id_9,
      id_16,
      id_11,
      id_14,
      id_6,
      id_13,
      id_6,
      id_5,
      id_1
  );
  assign modCall_1.id_13 = 0;
endmodule
