{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646659288854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646659288854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 14:21:28 2022 " "Processing started: Mon Mar 07 14:21:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646659288854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659288854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659288854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646659289151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646659289151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block6 " "Found entity 1: Block6" {  } { { "Block6.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646659295765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659295765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/linus/Desktop/skal_lab3_2022/DE0_NANO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646659295765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659295765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "clock_divider.vhd" "" { Text "C:/Users/linus/Desktop/skal_lab3_2022/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646659296015 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/linus/Desktop/skal_lab3_2022/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646659296015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659296015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../tommy/Desktop/New folder/skal_lab3_2022.bdf " "Can't analyze file -- file ../../../tommy/Desktop/New folder/skal_lab3_2022.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1646659296015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/linus/desktop/digitalteknik quartos things/vhdltutorial/vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/linus/desktop/digitalteknik quartos things/vhdltutorial/vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 j_k_flip_flop-rtl " "Found design unit 1: j_k_flip_flop-rtl" {  } { { "../digitalteknik quartos things/vhdltutorial/Vhdl1.vhd" "" { Text "C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646659296015 ""} { "Info" "ISGN_ENTITY_NAME" "1 j_k_flip_flop " "Found entity 1: j_k_flip_flop" {  } { { "../digitalteknik quartos things/vhdltutorial/Vhdl1.vhd" "" { Text "C:/Users/linus/Desktop/digitalteknik quartos things/vhdltutorial/Vhdl1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646659296015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659296015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uppgift4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uppgift4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uppgift4 " "Found entity 1: uppgift4" {  } { { "uppgift4.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/uppgift4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646659296015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659296015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block6 " "Elaborating entity \"Block6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646659296046 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Klar " "Pin \"Klar\" not connected" {  } { { "Block6.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 144 104 280 160 "Klar" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1646659296046 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW_CLK " "Pin \"SW_CLK\" not connected" {  } { { "Block6.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 408 56 232 424 "SW_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1646659296046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "j_k_flip_flop j_k_flip_flop:inst2 " "Elaborating entity \"j_k_flip_flop\" for hierarchy \"j_k_flip_flop:inst2\"" {  } { { "Block6.bdf" "inst2" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 136 736 856 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646659296046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst\"" {  } { { "Block6.bdf" "inst" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 416 264 440 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646659296046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst4 " "Elaborating entity \"74163\" for hierarchy \"74163:inst4\"" {  } { { "Block6.bdf" "inst4" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 368 936 1056 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646659296062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst4 " "Elaborated megafunction instantiation \"74163:inst4\"" {  } { { "Block6.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 368 936 1056 552 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646659296062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst4\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst4\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646659296077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst4\|f74163:sub 74163:inst4 " "Elaborated megafunction instantiation \"74163:inst4\|f74163:sub\", which is child of megafunction instantiation \"74163:inst4\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "Block6.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 368 936 1056 552 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646659296077 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5 " "Ignored 5 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "5 " "Ignored 5 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1646659296155 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1646659296155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646659296343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646659296530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646659296577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646659296577 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Klar " "No output dependent on input pin \"Klar\"" {  } { { "Block6.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 144 104 280 160 "Klar" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646659296609 "|Block6|Klar"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_CLK " "No output dependent on input pin \"SW_CLK\"" {  } { { "Block6.bdf" "" { Schematic "C:/Users/linus/Desktop/skal_lab3_2022/Block6.bdf" { { 408 56 232 424 "SW_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646659296609 "|Block6|SW_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646659296609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646659296609 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646659296609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646659296609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646659296609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646659296609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 14:21:36 2022 " "Processing ended: Mon Mar 07 14:21:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646659296609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646659296609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646659296609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646659296609 ""}
