<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C8 (0x020B20DD)" sof_file="" top_level_entity="8bitbrain">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="window position" size="9" value="1432,798,398,124,0,50,124,0,0"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130945"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2010/04/11 19:57:32  #0">
      <clock name="clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="controller:inst1|ch1offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch_sel_state[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="s2p_cs" tap_mode="classic" type="output pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="controller:inst1|ch1offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch_sel_state[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="s2p_cs" tap_mode="classic" type="output pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="controller:inst1|ch1offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch1offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch2offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset2[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[0]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[1]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[2]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[3]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[4]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch3offset3[5]" tap_mode="classic" type="register"/>
          <wire name="controller:inst1|ch_sel_state[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="controller:inst1|ch_sel_state[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="s2p_cs" tap_mode="classic" type="output pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="s2p_cs"/>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch_sel_state" order="lsb_to_msb" radix="hex" state="expand" type="combinatorial">
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch1offset2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch1offset3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch2offset2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch2offset3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch3offset2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch3offset3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[5]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="s2p_cs"/>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch_sel_state" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch_sel_state[3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch1offset2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset2[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch1offset3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch1offset3[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch2offset2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset2[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch2offset3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch2offset3[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch3offset2" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset2[5]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="controller:inst1|ch3offset3" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[0]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[1]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[2]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[3]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[4]"/>
            <net is_signal_inverted="no" name="controller:inst1|ch3offset3[5]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="CD5C86D0" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2010/04/11 19:57:32  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'s2p_cs' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000000000000000000000000000
            <pwr_up_transitional>00000000000000000000000000000000000000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2010/04/11 20:14:19  #0" power_up_mode="false" sample_depth="128" trigger_position="16">1001001100101110000101001101000000100000010010011001011100001010011010000001000000100100110010111000010100110100000010000001001001100101110000101001101000000100000010010011001011100001010011010000001000000100100110010111000010100110100000010000001001001100101110000101001101000000100000010010011001011100001010011010000001000000100100110010111000010100110100000010000001001001100101110000101001101000000100000010010011001011100001010011010000001000000100100110010111000010100110100000010000001001001100101110000101001101000000100000010010011001011100001010011010000001000000100100110010111000010100110100000010000001001001100101110000101001101000000100000010010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001100100110010111000010100110100000010000011001001100101110000101001101000000100000110010011001011100001010011010000001000001</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
