## list of settings for present release
set rel "0.90a"
set vcrel "0.90a"
set layout_tag "Final"
set p4_release_root "products/ddr54/project/d802-ddr54-ss7lpp18"
set process "ss7lpp-18"
set releaseBranch "rel1.00_0.90a_rel_"
set metal_stack "13M_4Mx_7Dx_2Iz_LB"
set metal_stack_minimal "8M_4Mx_4Dx"
set metal_stack_ip "8M_4Mx_4Dx"
set layers "M1 M2 M3 M4 D5 D6 D7 D8 OVERLAP"
set supply_pins "D5 M8"
set supply_pins_override(dwc_ddrphy_lcdl) "D2 M5"
#set supply_pins_override(dwc_ddrphy_bdl) "D1 M4"
set supply_pins_override(dwc_ddrphy_techrevision) "D1 M4"
## reference GDS files for DI
#set reference_gds(dwc_ddrphy_sec_io) {dwc_ddrphy_sec_io_IntLoadFill.gds.gz dwc_ddrphy_sec_io_InternalLoad.gds.gz}
## days since release files were created, for pin check/timing collateral validation
#set reference_date_time "14 days ago"
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
#set lef_diff_rel "1.00a_pre1"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag*"
## macros that are PHYV only and can have autogen Verilog/LIB files
#set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_decapvaa dwc_ddrphy_decapvaa_tile dwc_ddrphy_vddqclamp_ns maesdclamp18 dwc_ddrphy_vddclamp}
## macros that are only shims, only LEF/GDS
#set releaseShimMacro {dwc_ddrphy_pllshim dwc_ddrphy_memresetshim_ns}
## macros to ignore for CKT release to DI
#set releaseIgnoreMacro {dwc_ddrphy_rxac_ns dwc_ddrphy_rxdq_ns dwc_ddrphy_rxdqs_ns dwc_ddrphy_txfe_ns dwc_ddrphy_txfedqs_ns dwc_ddrphy_txbe_ns dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ns}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
set utility_name "dwc_ddrphy_utility_cells"
## contents of UTILITY library macro for CKT release to customer
set releaseUtilityMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_vddqclamp_ns}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
#set releaseMailDist "cheah,jgrinber,jeevanm,gerard,warrena,williamm,gtravaj,araratk,manukyan,abrahamb,dkhach,rinshar,sbala,roshna,sg-ddr-ckt-release@synopsys.com"
set releaseMailDist "arsenh,gtravaj,araratk,manukyan,davidgh,williamm,warrena,samy,guttman,sg-ddr-ckt-release@synopsys.com"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "arsenh,gtravaj,araratk,manukyan,davidgh,williamm,warrena,samy,guttman,sg-ddr-ckt-release@synopsys.com"
#set releasePmMailDist "cheah,jgrinber,araratk,sg-ddr-ckt-release@synopsys.com"
set calibre_verifs "true"