Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 27 22:09:24 2025
| Host         : MadamImAdam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Behavioral_timing_summary_routed.rpt -pb Behavioral_timing_summary_routed.pb -rpx Behavioral_timing_summary_routed.rpx -warn_on_violation
| Design       : Behavioral
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_tmp_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.098ns  (logic 3.079ns (60.397%)  route 2.019ns (39.603%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  reg_tmp_reg[7]_lopt_replica/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.019     2.475    reg_tmp_reg[7]_lopt_replica_1
    T18                  OBUF (Prop_obuf_I_O)         2.623     5.098 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.098    data_out[7]
    T18                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.096ns  (logic 3.080ns (60.440%)  route 2.016ns (39.560%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  reg_tmp_reg[6]_lopt_replica/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.016     2.472    reg_tmp_reg[6]_lopt_replica_1
    T17                  OBUF (Prop_obuf_I_O)         2.624     5.096 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.096    data_out[6]
    T17                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.945ns  (logic 3.081ns (62.301%)  route 1.864ns (37.699%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  reg_tmp_reg[5]_lopt_replica/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.864     2.320    reg_tmp_reg[5]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         2.625     4.945 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.945    data_out[5]
    U17                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.917ns  (logic 3.092ns (62.886%)  route 1.825ns (37.114%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  reg_tmp_reg[2]_lopt_replica/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.825     2.281    reg_tmp_reg[2]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         2.636     4.917 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.917    data_out[2]
    V16                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.811ns  (logic 3.085ns (64.134%)  route 1.725ns (35.866%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  reg_tmp_reg[4]_lopt_replica/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.725     2.181    reg_tmp_reg[4]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         2.629     4.811 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.811    data_out[4]
    U15                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.795ns  (logic 3.081ns (64.257%)  route 1.714ns (35.743%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  reg_tmp_reg[3]_lopt_replica/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.714     2.170    reg_tmp_reg[3]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         2.625     4.795 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.795    data_out[3]
    U16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 3.091ns (64.896%)  route 1.672ns (35.104%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  reg_tmp_reg[1]_lopt_replica/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.672     2.128    reg_tmp_reg[1]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         2.635     4.763 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.763    data_out[1]
    V17                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.741ns  (logic 3.065ns (64.658%)  route 1.676ns (35.342%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  reg_tmp_reg[0]_lopt_replica/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_tmp_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.676     2.132    reg_tmp_reg[0]_lopt_replica_1
    R13                  OBUF (Prop_obuf_I_O)         2.609     4.741 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.741    data_out[0]
    R13                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            reg_tmp_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.358ns  (logic 1.209ns (27.742%)  route 3.149ns (72.258%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           1.960     2.921    sel_IBUF[1]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.124     3.045 r  reg_tmp[2]_i_2/O
                         net (fo=1, routed)           0.469     3.514    reg_tmp[2]_i_2_n_0
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.638 r  reg_tmp[2]_i_1/O
                         net (fo=2, routed)           0.720     4.358    p_0_in[2]
    SLICE_X1Y11          FDRE                                         r  reg_tmp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            reg_tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.262ns  (logic 1.209ns (28.366%)  route 3.053ns (71.634%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  sel_IBUF[1]_inst/O
                         net (fo=8, routed)           1.960     2.921    sel_IBUF[1]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.124     3.045 r  reg_tmp[2]_i_2/O
                         net (fo=1, routed)           0.469     3.514    reg_tmp[2]_i_2_n_0
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.638 r  reg_tmp[2]_i_1/O
                         net (fo=2, routed)           0.624     4.262    p_0_in[2]
    SLICE_X1Y10          FDRE                                         r  reg_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_tmp_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.231ns (38.513%)  route 0.369ns (61.487%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  reg_tmp_reg[2]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_tmp_reg[2]/Q
                         net (fo=4, routed)           0.093     0.234    data_out_OBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.279 r  reg_tmp[3]_i_2/O
                         net (fo=1, routed)           0.146     0.425    reg_tmp[3]_i_2_n_0
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.470 r  reg_tmp[3]_i_1/O
                         net (fo=2, routed)           0.130     0.600    p_0_in[3]
    SLICE_X0Y11          FDRE                                         r  reg_tmp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg_tmp_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.188ns (30.693%)  route 0.424ns (69.307%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.424     0.612    RST_IBUF
    SLICE_X1Y9           FDRE                                         r  reg_tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg_tmp_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.188ns (30.476%)  route 0.429ns (69.524%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.429     0.617    RST_IBUF
    SLICE_X0Y9           FDRE                                         r  reg_tmp_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.230ns (34.050%)  route 0.445ns (65.950%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  reg_tmp_reg[3]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_tmp_reg[3]/Q
                         net (fo=4, routed)           0.089     0.230    data_out_OBUF[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.045     0.275 r  reg_tmp[1]_i_2/O
                         net (fo=1, routed)           0.221     0.496    reg_tmp[1]_i_2_n_0
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.044     0.540 r  reg_tmp[1]_i_1/O
                         net (fo=2, routed)           0.135     0.675    p_0_in[1]
    SLICE_X1Y10          FDRE                                         r  reg_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_tmp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.231ns (34.169%)  route 0.445ns (65.831%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  reg_tmp_reg[6]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_tmp_reg[6]/Q
                         net (fo=3, routed)           0.121     0.262    data_out_OBUF[6]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  reg_tmp[5]_i_2/O
                         net (fo=1, routed)           0.146     0.453    reg_tmp[5]_i_2_n_0
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.498 r  reg_tmp[5]_i_1/O
                         net (fo=2, routed)           0.178     0.676    p_0_in[5]
    SLICE_X0Y10          FDRE                                         r  reg_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_tmp_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.231ns (34.107%)  route 0.446ns (65.893%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  reg_tmp_reg[6]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_tmp_reg[6]/Q
                         net (fo=3, routed)           0.121     0.262    data_out_OBUF[6]
    SLICE_X0Y9           LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  reg_tmp[5]_i_2/O
                         net (fo=1, routed)           0.146     0.453    reg_tmp[5]_i_2_n_0
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.498 r  reg_tmp[5]_i_1/O
                         net (fo=2, routed)           0.179     0.677    p_0_in[5]
    SLICE_X0Y11          FDRE                                         r  reg_tmp_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg_tmp_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.188ns (27.515%)  route 0.495ns (72.485%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.495     0.683    RST_IBUF
    SLICE_X1Y10          FDRE                                         r  reg_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg_tmp_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.188ns (27.515%)  route 0.495ns (72.485%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.495     0.683    RST_IBUF
    SLICE_X1Y10          FDRE                                         r  reg_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg_tmp_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.188ns (27.515%)  route 0.495ns (72.485%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.495     0.683    RST_IBUF
    SLICE_X1Y10          FDRE                                         r  reg_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg_tmp_reg[6]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.188ns (27.515%)  route 0.495ns (72.485%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.495     0.683    RST_IBUF
    SLICE_X1Y10          FDRE                                         r  reg_tmp_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------





