#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b94ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b94c70 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1b8c190 .functor NOT 1, L_0x1bc48f0, C4<0>, C4<0>, C4<0>;
L_0x1bc4680 .functor XOR 1, L_0x1bc4520, L_0x1bc45e0, C4<0>, C4<0>;
L_0x1bc47e0 .functor XOR 1, L_0x1bc4680, L_0x1bc4740, C4<0>, C4<0>;
v0x1bc1df0_0 .net *"_ivl_10", 0 0, L_0x1bc4740;  1 drivers
v0x1bc1ef0_0 .net *"_ivl_12", 0 0, L_0x1bc47e0;  1 drivers
v0x1bc1fd0_0 .net *"_ivl_2", 0 0, L_0x1bc4480;  1 drivers
v0x1bc2090_0 .net *"_ivl_4", 0 0, L_0x1bc4520;  1 drivers
v0x1bc2170_0 .net *"_ivl_6", 0 0, L_0x1bc45e0;  1 drivers
v0x1bc22a0_0 .net *"_ivl_8", 0 0, L_0x1bc4680;  1 drivers
v0x1bc2380_0 .net "a", 0 0, v0x1bc0590_0;  1 drivers
v0x1bc2420_0 .net "b", 0 0, v0x1bc0630_0;  1 drivers
v0x1bc24c0_0 .net "c", 0 0, v0x1bc06d0_0;  1 drivers
v0x1bc25f0_0 .var "clk", 0 0;
v0x1bc2690_0 .net "d", 0 0, v0x1bc0840_0;  1 drivers
v0x1bc2730_0 .net "out_dut", 0 0, L_0x1bc4320;  1 drivers
v0x1bc27d0_0 .net "out_ref", 0 0, L_0x1bc37a0;  1 drivers
v0x1bc2870_0 .var/2u "stats1", 159 0;
v0x1bc2910_0 .var/2u "strobe", 0 0;
v0x1bc29b0_0 .net "tb_match", 0 0, L_0x1bc48f0;  1 drivers
v0x1bc2a70_0 .net "tb_mismatch", 0 0, L_0x1b8c190;  1 drivers
v0x1bc2c40_0 .net "wavedrom_enable", 0 0, v0x1bc0930_0;  1 drivers
v0x1bc2ce0_0 .net "wavedrom_title", 511 0, v0x1bc09d0_0;  1 drivers
L_0x1bc4480 .concat [ 1 0 0 0], L_0x1bc37a0;
L_0x1bc4520 .concat [ 1 0 0 0], L_0x1bc37a0;
L_0x1bc45e0 .concat [ 1 0 0 0], L_0x1bc4320;
L_0x1bc4740 .concat [ 1 0 0 0], L_0x1bc37a0;
L_0x1bc48f0 .cmp/eeq 1, L_0x1bc4480, L_0x1bc47e0;
S_0x1b94e00 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1b94c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b95580 .functor NOT 1, v0x1bc06d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ca50 .functor NOT 1, v0x1bc0630_0, C4<0>, C4<0>, C4<0>;
L_0x1bc2ef0 .functor AND 1, L_0x1b95580, L_0x1b8ca50, C4<1>, C4<1>;
L_0x1bc2f90 .functor NOT 1, v0x1bc0840_0, C4<0>, C4<0>, C4<0>;
L_0x1bc30c0 .functor NOT 1, v0x1bc0590_0, C4<0>, C4<0>, C4<0>;
L_0x1bc31c0 .functor AND 1, L_0x1bc2f90, L_0x1bc30c0, C4<1>, C4<1>;
L_0x1bc32a0 .functor OR 1, L_0x1bc2ef0, L_0x1bc31c0, C4<0>, C4<0>;
L_0x1bc3360 .functor AND 1, v0x1bc0590_0, v0x1bc06d0_0, C4<1>, C4<1>;
L_0x1bc3420 .functor AND 1, L_0x1bc3360, v0x1bc0840_0, C4<1>, C4<1>;
L_0x1bc34e0 .functor OR 1, L_0x1bc32a0, L_0x1bc3420, C4<0>, C4<0>;
L_0x1bc3650 .functor AND 1, v0x1bc0630_0, v0x1bc06d0_0, C4<1>, C4<1>;
L_0x1bc36c0 .functor AND 1, L_0x1bc3650, v0x1bc0840_0, C4<1>, C4<1>;
L_0x1bc37a0 .functor OR 1, L_0x1bc34e0, L_0x1bc36c0, C4<0>, C4<0>;
v0x1b8c400_0 .net *"_ivl_0", 0 0, L_0x1b95580;  1 drivers
v0x1b8c4a0_0 .net *"_ivl_10", 0 0, L_0x1bc31c0;  1 drivers
v0x1bbed80_0 .net *"_ivl_12", 0 0, L_0x1bc32a0;  1 drivers
v0x1bbee40_0 .net *"_ivl_14", 0 0, L_0x1bc3360;  1 drivers
v0x1bbef20_0 .net *"_ivl_16", 0 0, L_0x1bc3420;  1 drivers
v0x1bbf050_0 .net *"_ivl_18", 0 0, L_0x1bc34e0;  1 drivers
v0x1bbf130_0 .net *"_ivl_2", 0 0, L_0x1b8ca50;  1 drivers
v0x1bbf210_0 .net *"_ivl_20", 0 0, L_0x1bc3650;  1 drivers
v0x1bbf2f0_0 .net *"_ivl_22", 0 0, L_0x1bc36c0;  1 drivers
v0x1bbf3d0_0 .net *"_ivl_4", 0 0, L_0x1bc2ef0;  1 drivers
v0x1bbf4b0_0 .net *"_ivl_6", 0 0, L_0x1bc2f90;  1 drivers
v0x1bbf590_0 .net *"_ivl_8", 0 0, L_0x1bc30c0;  1 drivers
v0x1bbf670_0 .net "a", 0 0, v0x1bc0590_0;  alias, 1 drivers
v0x1bbf730_0 .net "b", 0 0, v0x1bc0630_0;  alias, 1 drivers
v0x1bbf7f0_0 .net "c", 0 0, v0x1bc06d0_0;  alias, 1 drivers
v0x1bbf8b0_0 .net "d", 0 0, v0x1bc0840_0;  alias, 1 drivers
v0x1bbf970_0 .net "out", 0 0, L_0x1bc37a0;  alias, 1 drivers
S_0x1bbfad0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1b94c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bc0590_0 .var "a", 0 0;
v0x1bc0630_0 .var "b", 0 0;
v0x1bc06d0_0 .var "c", 0 0;
v0x1bc07a0_0 .net "clk", 0 0, v0x1bc25f0_0;  1 drivers
v0x1bc0840_0 .var "d", 0 0;
v0x1bc0930_0 .var "wavedrom_enable", 0 0;
v0x1bc09d0_0 .var "wavedrom_title", 511 0;
S_0x1bbfd70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1bbfad0;
 .timescale -12 -12;
v0x1bbffd0_0 .var/2s "count", 31 0;
E_0x1b8fa30/0 .event negedge, v0x1bc07a0_0;
E_0x1b8fa30/1 .event posedge, v0x1bc07a0_0;
E_0x1b8fa30 .event/or E_0x1b8fa30/0, E_0x1b8fa30/1;
E_0x1b8fc80 .event negedge, v0x1bc07a0_0;
E_0x1b7a9f0 .event posedge, v0x1bc07a0_0;
S_0x1bc00d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bbfad0;
 .timescale -12 -12;
v0x1bc02d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bc03b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bbfad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bc0b30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1b94c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1bc39a0 .functor AND 1, v0x1bc06d0_0, L_0x1bc3900, C4<1>, C4<1>;
L_0x1bc3b00 .functor AND 1, v0x1bc0840_0, L_0x1bc3a60, C4<1>, C4<1>;
L_0x1bc3bc0 .functor OR 1, L_0x1bc39a0, L_0x1bc3b00, C4<0>, C4<0>;
L_0x1bc3cd0 .functor AND 1, v0x1bc0590_0, v0x1bc06d0_0, C4<1>, C4<1>;
L_0x1bc3e80 .functor AND 1, L_0x1bc3cd0, v0x1bc0840_0, C4<1>, C4<1>;
L_0x1bc4050 .functor OR 1, L_0x1bc3bc0, L_0x1bc3e80, C4<0>, C4<0>;
L_0x1bc41a0 .functor AND 1, v0x1bc0630_0, v0x1bc06d0_0, C4<1>, C4<1>;
L_0x1bc4210 .functor AND 1, L_0x1bc41a0, v0x1bc0840_0, C4<1>, C4<1>;
L_0x1bc4320 .functor OR 1, L_0x1bc4050, L_0x1bc4210, C4<0>, C4<0>;
v0x1bc0e20_0 .net *"_ivl_1", 0 0, L_0x1bc3900;  1 drivers
v0x1bc0ee0_0 .net *"_ivl_10", 0 0, L_0x1bc3cd0;  1 drivers
v0x1bc0fc0_0 .net *"_ivl_12", 0 0, L_0x1bc3e80;  1 drivers
v0x1bc10b0_0 .net *"_ivl_14", 0 0, L_0x1bc4050;  1 drivers
v0x1bc1190_0 .net *"_ivl_16", 0 0, L_0x1bc41a0;  1 drivers
v0x1bc12c0_0 .net *"_ivl_18", 0 0, L_0x1bc4210;  1 drivers
v0x1bc13a0_0 .net *"_ivl_2", 0 0, L_0x1bc39a0;  1 drivers
v0x1bc1480_0 .net *"_ivl_5", 0 0, L_0x1bc3a60;  1 drivers
v0x1bc1540_0 .net *"_ivl_6", 0 0, L_0x1bc3b00;  1 drivers
v0x1bc1620_0 .net *"_ivl_8", 0 0, L_0x1bc3bc0;  1 drivers
v0x1bc1700_0 .net "a", 0 0, v0x1bc0590_0;  alias, 1 drivers
v0x1bc17a0_0 .net "b", 0 0, v0x1bc0630_0;  alias, 1 drivers
v0x1bc1890_0 .net "c", 0 0, v0x1bc06d0_0;  alias, 1 drivers
v0x1bc1980_0 .net "d", 0 0, v0x1bc0840_0;  alias, 1 drivers
v0x1bc1a70_0 .net "out", 0 0, L_0x1bc4320;  alias, 1 drivers
L_0x1bc3900 .reduce/nor v0x1bc0630_0;
L_0x1bc3a60 .reduce/nor v0x1bc0590_0;
S_0x1bc1bd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1b94c70;
 .timescale -12 -12;
E_0x1b8f7d0 .event anyedge, v0x1bc2910_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bc2910_0;
    %nor/r;
    %assign/vec4 v0x1bc2910_0, 0;
    %wait E_0x1b8f7d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bbfad0;
T_3 ;
    %fork t_1, S_0x1bbfd70;
    %jmp t_0;
    .scope S_0x1bbfd70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bbffd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bc0840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bc06d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bc0630_0, 0;
    %assign/vec4 v0x1bc0590_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b7a9f0;
    %load/vec4 v0x1bbffd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1bbffd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bc0840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bc06d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bc0630_0, 0;
    %assign/vec4 v0x1bc0590_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b8fc80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bc03b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b8fa30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bc0590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bc0630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bc06d0_0, 0;
    %assign/vec4 v0x1bc0840_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1bbfad0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b94c70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc25f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bc2910_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b94c70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bc25f0_0;
    %inv;
    %store/vec4 v0x1bc25f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b94c70;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bc07a0_0, v0x1bc2a70_0, v0x1bc2380_0, v0x1bc2420_0, v0x1bc24c0_0, v0x1bc2690_0, v0x1bc27d0_0, v0x1bc2730_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b94c70;
T_7 ;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b94c70;
T_8 ;
    %wait E_0x1b8fa30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc2870_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc2870_0, 4, 32;
    %load/vec4 v0x1bc29b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc2870_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bc2870_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc2870_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bc27d0_0;
    %load/vec4 v0x1bc27d0_0;
    %load/vec4 v0x1bc2730_0;
    %xor;
    %load/vec4 v0x1bc27d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc2870_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bc2870_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bc2870_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/kmap2/iter0/response0/top_module.sv";
