

================================================================
== Vitis HLS Report for 'p_sum_1_Pipeline_VITIS_LOOP_92_2'
================================================================
* Date:           Tue Feb  8 15:34:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         1|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 4 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_56 = alloca i32 1"   --->   Operation 5 'alloca' 'idx_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_80 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_81 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%agg_result_num2_0 = alloca i32 1"   --->   Operation 9 'alloca' 'agg_result_num2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%agg_result_num16_0 = alloca i32 1"   --->   Operation 10 'alloca' 'agg_result_num16_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%agg_result_num_1 = alloca i32 1"   --->   Operation 11 'alloca' 'agg_result_num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xor_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %xor_ln92"   --->   Operation 12 'read' 'xor_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln92"   --->   Operation 13 'read' 'zext_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_287_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_287"   --->   Operation 14 'read' 'tmp_287_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%agg_result_num16_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num16_6"   --->   Operation 15 'read' 'agg_result_num16_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%agg_result_num_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num_0"   --->   Operation 16 'read' 'agg_result_num_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln92_cast = zext i2 %zext_ln92_read"   --->   Operation 17 'zext' 'zext_ln92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num_0_read, i32 %agg_result_num_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num16_6_read, i32 %agg_result_num16_0"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_287_read, i32 %agg_result_num2_0"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_287_read, i32 %empty_81"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num16_6_read, i32 %empty_80"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %agg_result_num_0_read, i32 %empty"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln92_cast, i3 %idx_56"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %base"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%base_20 = load i2 %base" [../src/ban.cpp:93]   --->   Operation 27 'load' 'base_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %base_20, i2 %xor_ln92_read" [../src/ban.cpp:92]   --->   Operation 29 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 30 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.54ns)   --->   "%add_ln93_8 = add i2 %base_20, i2 1" [../src/ban.cpp:93]   --->   Operation 31 'add' 'add_ln93_8' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split3, void %._crit_edge8.i.exitStub" [../src/ban.cpp:92]   --->   Operation 32 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%idx_56_load = load i3 %idx_56" [../src/ban.cpp:93]   --->   Operation 33 'load' 'idx_56_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_load9 = load i32 %empty" [../src/ban.cpp:93]   --->   Operation 34 'load' 'p_load9' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_load8 = load i32 %empty_80" [../src/ban.cpp:93]   --->   Operation 35 'load' 'p_load8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_81" [../src/ban.cpp:93]   --->   Operation 36 'load' 'p_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/ban.cpp:81]   --->   Operation 37 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.67ns)   --->   "%add_ln93 = add i3 %idx_56_load, i3 1" [../src/ban.cpp:93]   --->   Operation 38 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %idx_56_load" [../src/ban.cpp:93]   --->   Operation 39 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_load9, i32 %p_load8, i32 %p_load, i2 %trunc_ln93" [../src/ban.cpp:93]   --->   Operation 40 'mux' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.58ns)   --->   "%switch_ln93 = switch i2 %base_20, void %branch5, i2 0, void %.split3..split311_crit_edge, i2 1, void %.split3..split311_crit_edge7" [../src/ban.cpp:93]   --->   Operation 41 'switch' 'switch_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.58>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp_s, i32 %agg_result_num16_0" [../src/ban.cpp:93]   --->   Operation 42 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_20 == 1)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp_s, i32 %empty_80" [../src/ban.cpp:93]   --->   Operation 43 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_20 == 1)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split311" [../src/ban.cpp:93]   --->   Operation 44 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_20 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp_s, i32 %agg_result_num_1" [../src/ban.cpp:93]   --->   Operation 45 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_20 == 0)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp_s, i32 %empty" [../src/ban.cpp:93]   --->   Operation 46 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_20 == 0)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split311" [../src/ban.cpp:93]   --->   Operation 47 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_20 == 0)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp_s, i32 %agg_result_num2_0" [../src/ban.cpp:93]   --->   Operation 48 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_20 != 0 & base_20 != 1)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %tmp_s, i32 %empty_81" [../src/ban.cpp:93]   --->   Operation 49 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_20 != 0 & base_20 != 1)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split311" [../src/ban.cpp:93]   --->   Operation 50 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_20 != 0 & base_20 != 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln93 = store i3 %add_ln93, i3 %idx_56" [../src/ban.cpp:93]   --->   Operation 51 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln93 = store i2 %add_ln93_8, i2 %base" [../src/ban.cpp:93]   --->   Operation 52 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%agg_result_num2_0_load = load i32 %agg_result_num2_0"   --->   Operation 54 'load' 'agg_result_num2_0_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%agg_result_num16_0_load = load i32 %agg_result_num16_0"   --->   Operation 55 'load' 'agg_result_num16_0_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%agg_result_num_1_load = load i32 %agg_result_num_1"   --->   Operation 56 'load' 'agg_result_num_1_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num_1_out, i32 %agg_result_num_1_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num16_0_out, i32 %agg_result_num16_0_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num2_0_out, i32 %agg_result_num2_0_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('agg_result_num_1') [16]  (0 ns)
	'store' operation ('store_ln0') of variable 'agg_result_num_0_read' on local variable 'agg_result_num_1' [23]  (0.427 ns)

 <State 2>: 1.1ns
The critical path consists of the following:
	'load' operation ('idx_56_load', ../src/ban.cpp:93) on local variable 'idx' [40]  (0 ns)
	'add' operation ('add_ln93', ../src/ban.cpp:93) [45]  (0.673 ns)
	'store' operation ('store_ln93', ../src/ban.cpp:93) of variable 'add_ln93', ../src/ban.cpp:93 on local variable 'idx' [62]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
