#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Aug 21 12:55:51 2024
# Process ID: 382806
# Current directory: /home/mohr0901/Documents/PMC/E_HLS_STREAM_EXPLORATION/FIFO
# Command line: vivado
# Log file: /home/mohr0901/Documents/PMC/E_HLS_STREAM_EXPLORATION/FIFO/vivado.log
# Journal file: /home/mohr0901/Documents/PMC/E_HLS_STREAM_EXPLORATION/FIFO/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3720.462 MHz, CPU Physical cores: 4, Host memory: 16712 MB
#-----------------------------------------------------------
start_gui
open_project /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {/home/mohr0901/Documents/PMC/B_RNI_HLS/output/export /home/mohr0901/Documents/PMC/E_HLS_STREAM_EXPLORATION/FIFO/output/export} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:LIGHT_MODULE:1.0 LIGHT_MODULE_0
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_LIGHT_MODULE_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LIGHT_MODULE_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets RNI_0_output_stream] [get_bd_cells RNI_0]
set_property location {2 630 432} [get_bd_cells LIGHT_MODULE_0]
undo
undo
set_property location {2 559 425} [get_bd_cells LIGHT_MODULE_0]
report_ip_status -name ip_status 
set_property location {2 566 613} [get_bd_cells RNI_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets RNI_0_output_stream] [get_bd_cells RNI_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_cells axi_mem_intercon_1]
set_property location {2.5 767 346} [get_bd_cells LIGHT_MODULE_0]
set_property location {2.5 1180 367} [get_bd_cells processing_system7_0]
set_property location {1.5 562 354} [get_bd_cells LIGHT_MODULE_0]
set_property location {2 479 351} [get_bd_cells LIGHT_MODULE_0]
set_property location {2.5 906 369} [get_bd_cells processing_system7_0]
set_property location {2 473 353} [get_bd_cells LIGHT_MODULE_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/processing_system7_0/S_AXI_HP0" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_A "1" Clk_Stream "Auto" Clk_MM "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_intf_pins LIGHT_MODULE_0/B]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/processing_system7_0/S_AXI_HP0" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_A "1" Clk_Stream "Auto" Clk_MM "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_intf_pins LIGHT_MODULE_0/B]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/processing_system7_0/M_AXI_GP0" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_A "1" Clk_Stream "Auto" Clk_MM "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_intf_pins LIGHT_MODULE_0/B]
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells axi_interconnect_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_fifo_mm_s/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_fifo_mm_s/S_AXI]
report_ip_status -name ip_status 
startgroup
set_property -dict [list \
  CONFIG.PCW_USE_S_AXI_HP0 {0} \
  CONFIG.PCW_USE_S_AXI_HP2 {0} \
] [get_bd_cells processing_system7_0]
endgroup
export_ip_user_files -of_objects  [get_files /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rst_ps7_0_50M_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/mohr0901/Documents/PMC/G_VIVADO_HLS_STREAM/FIFO/RNI/RNI.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
