Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 23:29:21 2020
| Host         : DESKTOP-QPN994V running 64-bit major release  (build 9200)
| Command      : report_methodology -file HDMI_Demo_methodology_drc_routed.rpt -pb HDMI_Demo_methodology_drc_routed.pb -rpx HDMI_Demo_methodology_drc_routed.rpx
| Design       : HDMI_Demo
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| CKLD-1    | Warning  | Clock Net has non-BUF driver and too many loads | 1          |
| TIMING-14 | Warning  | LUT on the clock tree                           | 1          |
| TIMING-16 | Warning  | Large setup violation                           | 33         |
| TIMING-20 | Warning  | Non-clocked latch                               | 14         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-1#1 Warning
Clock Net has non-BUF driver and too many loads  
Clock net Image_Process_Edge/Edge_Check0/inst/CLK0 is not driven by a Clock Buffer and has more than 512 loads. Driver(s): Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00_i_1/O, Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00/CLK, Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer11/CLK, Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer01/CLK, Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer10/CLK
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT Image_Process_Edge/Edge_Check0/inst/Image_Line_Buffer00_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between Driver_HDMI0/Set_Y_reg[11]/C (clocked by clk_out1_clk_wiz_0) and Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between Driver_HDMI0/Set_Y_reg[11]/C (clocked by clk_out1_clk_wiz_0) and Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between Driver_HDMI0/Set_Y_reg[11]/C (clocked by clk_out1_clk_wiz_0) and Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between Driver_HDMI0/Set_Y_reg[11]/C (clocked by clk_out1_clk_wiz_0) and Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.636 ns between Driver_HDMI0/Set_Y_reg[11]/C (clocked by clk_out1_clk_wiz_0) and Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -7.293 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -7.712 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -7.808 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -7.824 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -7.827 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -7.830 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -7.831 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -7.835 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -7.849 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -7.850 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -7.852 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -7.853 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -7.861 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -7.862 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -7.862 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -7.864 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -7.871 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -7.872 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -7.874 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -7.874 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -7.876 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -7.876 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -7.883 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -7.884 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -7.886 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -7.888 ns between Image_Process_Edge/Edge_Check0/inst/Matrix_Edge_Check_Data_reg[2]/C (clocked by clk_out1_clk_wiz_0) and rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[0] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[10] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[11] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[12] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[13] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[1] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[2] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[3] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[4] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[5] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[6] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[7] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[8] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Video_Generator0/Address_reg[9] cannot be properly analyzed as its control pin Video_Generator0/Address_reg[9]/G is not reached by a timing clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/mac/Desktop/Mini-HDMI-Interface/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0_1/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


