Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.107,0.663
"Bus Turnaround Time (Slow 900mV 85C Model)",5.443,--
"Core (Slow 900mV 85C Model)",0.154,0.178
"Core Recovery/Removal (Slow 900mV 85C Model)",0.512,0.543
"Read Capture (Slow 900mV 85C Model)",0.192,0.144
"Read Resync (Slow 900mV 85C Model)",2.651,5.27
"Write (Slow 900mV 85C Model)",-0.081,-0.081
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.097,0.719
"Bus Turnaround Time (Slow 900mV 0C Model)",5.475,--
"Core (Slow 900mV 0C Model)",0.392,0.249
"Core Recovery/Removal (Slow 900mV 0C Model)",0.815,0.522
"Read Capture (Slow 900mV 0C Model)",0.195,0.147
"Read Resync (Slow 900mV 0C Model)",2.706,5.313
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.072,0.874
"Bus Turnaround Time (Fast 900mV 0C Model)",5.523,--
"Core (Fast 900mV 0C Model)",0.678,0.141
"Core Recovery/Removal (Fast 900mV 0C Model)",1.529,0.301
"Read Capture (Fast 900mV 0C Model)",0.222,0.174
"Read Resync (Fast 900mV 0C Model)",3.15,5.746
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
