// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_5_V_read,
        data_7_V_read,
        data_8_V_read,
        data_10_V_read,
        data_12_V_read,
        data_15_V_read,
        data_16_V_read,
        data_19_V_read,
        data_23_V_read,
        data_28_V_read,
        data_30_V_read,
        data_31_V_read,
        data_32_V_read,
        data_33_V_read,
        data_37_V_read,
        data_41_V_read,
        data_42_V_read,
        data_44_V_read,
        data_45_V_read,
        data_46_V_read,
        data_48_V_read,
        data_50_V_read,
        data_52_V_read,
        data_55_V_read,
        data_57_V_read,
        data_63_V_read,
        data_64_V_read,
        data_65_V_read,
        data_70_V_read,
        data_72_V_read,
        data_76_V_read,
        data_88_V_read,
        data_89_V_read,
        data_90_V_read,
        data_91_V_read,
        data_96_V_read,
        data_99_V_read,
        data_102_V_read,
        data_103_V_read,
        data_104_V_read,
        data_105_V_read,
        data_110_V_read,
        data_114_V_read,
        data_116_V_read,
        data_118_V_read,
        data_123_V_read,
        data_125_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_28_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_31_V_read;
input  [15:0] data_32_V_read;
input  [15:0] data_33_V_read;
input  [15:0] data_37_V_read;
input  [15:0] data_41_V_read;
input  [15:0] data_42_V_read;
input  [15:0] data_44_V_read;
input  [15:0] data_45_V_read;
input  [15:0] data_46_V_read;
input  [15:0] data_48_V_read;
input  [15:0] data_50_V_read;
input  [15:0] data_52_V_read;
input  [15:0] data_55_V_read;
input  [15:0] data_57_V_read;
input  [15:0] data_63_V_read;
input  [15:0] data_64_V_read;
input  [15:0] data_65_V_read;
input  [15:0] data_70_V_read;
input  [15:0] data_72_V_read;
input  [15:0] data_76_V_read;
input  [15:0] data_88_V_read;
input  [15:0] data_89_V_read;
input  [15:0] data_90_V_read;
input  [15:0] data_91_V_read;
input  [15:0] data_96_V_read;
input  [15:0] data_99_V_read;
input  [15:0] data_102_V_read;
input  [15:0] data_103_V_read;
input  [15:0] data_104_V_read;
input  [15:0] data_105_V_read;
input  [15:0] data_110_V_read;
input  [15:0] data_114_V_read;
input  [15:0] data_116_V_read;
input  [15:0] data_118_V_read;
input  [15:0] data_123_V_read;
input  [15:0] data_125_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;

wire   [0:0] icmp_ln1494_fu_426_p2;
wire   [14:0] trunc_ln45_fu_432_p1;
wire   [14:0] select_ln45_fu_436_p3;
wire   [0:0] icmp_ln1494_1_fu_448_p2;
wire   [14:0] trunc_ln45_1_fu_454_p1;
wire   [14:0] select_ln45_1_fu_458_p3;
wire   [0:0] icmp_ln1494_2_fu_470_p2;
wire   [14:0] trunc_ln45_2_fu_476_p1;
wire   [14:0] select_ln45_2_fu_480_p3;
wire   [0:0] icmp_ln1494_3_fu_492_p2;
wire   [14:0] trunc_ln45_3_fu_498_p1;
wire   [14:0] select_ln45_3_fu_502_p3;
wire   [0:0] icmp_ln1494_4_fu_514_p2;
wire   [14:0] trunc_ln45_4_fu_520_p1;
wire   [14:0] select_ln45_4_fu_524_p3;
wire   [0:0] icmp_ln1494_5_fu_536_p2;
wire   [14:0] trunc_ln45_5_fu_542_p1;
wire   [14:0] select_ln45_5_fu_546_p3;
wire   [0:0] icmp_ln1494_6_fu_558_p2;
wire   [14:0] trunc_ln45_6_fu_564_p1;
wire   [14:0] select_ln45_6_fu_568_p3;
wire   [0:0] icmp_ln1494_7_fu_580_p2;
wire   [14:0] trunc_ln45_7_fu_586_p1;
wire   [14:0] select_ln45_7_fu_590_p3;
wire   [0:0] icmp_ln1494_8_fu_602_p2;
wire   [14:0] trunc_ln45_8_fu_608_p1;
wire   [14:0] select_ln45_8_fu_612_p3;
wire   [0:0] icmp_ln1494_9_fu_624_p2;
wire   [14:0] trunc_ln45_9_fu_630_p1;
wire   [14:0] select_ln45_9_fu_634_p3;
wire   [0:0] icmp_ln1494_10_fu_646_p2;
wire   [14:0] trunc_ln45_10_fu_652_p1;
wire   [14:0] select_ln45_10_fu_656_p3;
wire   [0:0] icmp_ln1494_11_fu_668_p2;
wire   [14:0] trunc_ln45_11_fu_674_p1;
wire   [14:0] select_ln45_11_fu_678_p3;
wire   [0:0] icmp_ln1494_12_fu_690_p2;
wire   [14:0] trunc_ln45_12_fu_696_p1;
wire   [14:0] select_ln45_12_fu_700_p3;
wire   [0:0] icmp_ln1494_13_fu_712_p2;
wire   [14:0] trunc_ln45_13_fu_718_p1;
wire   [14:0] select_ln45_13_fu_722_p3;
wire   [0:0] icmp_ln1494_14_fu_734_p2;
wire   [14:0] trunc_ln45_14_fu_740_p1;
wire   [14:0] select_ln45_14_fu_744_p3;
wire   [0:0] icmp_ln1494_15_fu_756_p2;
wire   [14:0] trunc_ln45_15_fu_762_p1;
wire   [14:0] select_ln45_15_fu_766_p3;
wire   [0:0] icmp_ln1494_16_fu_778_p2;
wire   [14:0] trunc_ln45_16_fu_784_p1;
wire   [14:0] select_ln45_16_fu_788_p3;
wire   [0:0] icmp_ln1494_17_fu_800_p2;
wire   [14:0] trunc_ln45_17_fu_806_p1;
wire   [14:0] select_ln45_17_fu_810_p3;
wire   [0:0] icmp_ln1494_18_fu_822_p2;
wire   [14:0] trunc_ln45_18_fu_828_p1;
wire   [14:0] select_ln45_18_fu_832_p3;
wire   [0:0] icmp_ln1494_19_fu_844_p2;
wire   [14:0] trunc_ln45_19_fu_850_p1;
wire   [14:0] select_ln45_19_fu_854_p3;
wire   [0:0] icmp_ln1494_20_fu_866_p2;
wire   [14:0] trunc_ln45_20_fu_872_p1;
wire   [14:0] select_ln45_20_fu_876_p3;
wire   [0:0] icmp_ln1494_21_fu_888_p2;
wire   [14:0] trunc_ln45_21_fu_894_p1;
wire   [14:0] select_ln45_21_fu_898_p3;
wire   [0:0] icmp_ln1494_22_fu_910_p2;
wire   [14:0] trunc_ln45_22_fu_916_p1;
wire   [14:0] select_ln45_22_fu_920_p3;
wire   [0:0] icmp_ln1494_23_fu_932_p2;
wire   [14:0] trunc_ln45_23_fu_938_p1;
wire   [14:0] select_ln45_23_fu_942_p3;
wire   [0:0] icmp_ln1494_24_fu_954_p2;
wire   [14:0] trunc_ln45_24_fu_960_p1;
wire   [14:0] select_ln45_24_fu_964_p3;
wire   [0:0] icmp_ln1494_25_fu_976_p2;
wire   [14:0] trunc_ln45_25_fu_982_p1;
wire   [14:0] select_ln45_25_fu_986_p3;
wire   [0:0] icmp_ln1494_26_fu_998_p2;
wire   [14:0] trunc_ln45_26_fu_1004_p1;
wire   [14:0] select_ln45_26_fu_1008_p3;
wire   [0:0] icmp_ln1494_27_fu_1020_p2;
wire   [14:0] trunc_ln45_27_fu_1026_p1;
wire   [14:0] select_ln45_27_fu_1030_p3;
wire   [0:0] icmp_ln1494_28_fu_1042_p2;
wire   [14:0] trunc_ln45_28_fu_1048_p1;
wire   [14:0] select_ln45_28_fu_1052_p3;
wire   [0:0] icmp_ln1494_29_fu_1064_p2;
wire   [14:0] trunc_ln45_29_fu_1070_p1;
wire   [14:0] select_ln45_29_fu_1074_p3;
wire   [0:0] icmp_ln1494_30_fu_1086_p2;
wire   [14:0] trunc_ln45_30_fu_1092_p1;
wire   [14:0] select_ln45_30_fu_1096_p3;
wire   [0:0] icmp_ln1494_31_fu_1108_p2;
wire   [14:0] trunc_ln45_31_fu_1114_p1;
wire   [14:0] select_ln45_31_fu_1118_p3;
wire   [0:0] icmp_ln1494_32_fu_1130_p2;
wire   [14:0] trunc_ln45_32_fu_1136_p1;
wire   [14:0] select_ln45_32_fu_1140_p3;
wire   [0:0] icmp_ln1494_33_fu_1152_p2;
wire   [14:0] trunc_ln45_33_fu_1158_p1;
wire   [14:0] select_ln45_33_fu_1162_p3;
wire   [0:0] icmp_ln1494_34_fu_1174_p2;
wire   [14:0] trunc_ln45_34_fu_1180_p1;
wire   [14:0] select_ln45_34_fu_1184_p3;
wire   [0:0] icmp_ln1494_35_fu_1196_p2;
wire   [14:0] trunc_ln45_35_fu_1202_p1;
wire   [14:0] select_ln45_35_fu_1206_p3;
wire   [0:0] icmp_ln1494_36_fu_1218_p2;
wire   [14:0] trunc_ln45_36_fu_1224_p1;
wire   [14:0] select_ln45_36_fu_1228_p3;
wire   [0:0] icmp_ln1494_37_fu_1240_p2;
wire   [14:0] trunc_ln45_37_fu_1246_p1;
wire   [14:0] select_ln45_37_fu_1250_p3;
wire   [0:0] icmp_ln1494_38_fu_1262_p2;
wire   [14:0] trunc_ln45_38_fu_1268_p1;
wire   [14:0] select_ln45_38_fu_1272_p3;
wire   [0:0] icmp_ln1494_39_fu_1284_p2;
wire   [14:0] trunc_ln45_39_fu_1290_p1;
wire   [14:0] select_ln45_39_fu_1294_p3;
wire   [0:0] icmp_ln1494_40_fu_1306_p2;
wire   [14:0] trunc_ln45_40_fu_1312_p1;
wire   [14:0] select_ln45_40_fu_1316_p3;
wire   [0:0] icmp_ln1494_41_fu_1328_p2;
wire   [14:0] trunc_ln45_41_fu_1334_p1;
wire   [14:0] select_ln45_41_fu_1338_p3;
wire   [0:0] icmp_ln1494_42_fu_1350_p2;
wire   [14:0] trunc_ln45_42_fu_1356_p1;
wire   [14:0] select_ln45_42_fu_1360_p3;
wire   [0:0] icmp_ln1494_43_fu_1372_p2;
wire   [14:0] trunc_ln45_43_fu_1378_p1;
wire   [14:0] select_ln45_43_fu_1382_p3;
wire   [0:0] icmp_ln1494_44_fu_1394_p2;
wire   [14:0] trunc_ln45_44_fu_1400_p1;
wire   [14:0] select_ln45_44_fu_1404_p3;
wire   [0:0] icmp_ln1494_45_fu_1416_p2;
wire   [14:0] trunc_ln45_45_fu_1422_p1;
wire   [14:0] select_ln45_45_fu_1426_p3;
wire   [0:0] icmp_ln1494_46_fu_1438_p2;
wire   [14:0] trunc_ln45_46_fu_1444_p1;
wire   [14:0] select_ln45_46_fu_1448_p3;
wire   [0:0] icmp_ln1494_47_fu_1460_p2;
wire   [14:0] trunc_ln45_47_fu_1466_p1;
wire   [14:0] select_ln45_47_fu_1470_p3;
wire   [0:0] icmp_ln1494_48_fu_1482_p2;
wire   [14:0] trunc_ln45_48_fu_1488_p1;
wire   [14:0] select_ln45_48_fu_1492_p3;
wire   [0:0] icmp_ln1494_49_fu_1504_p2;
wire   [14:0] trunc_ln45_49_fu_1510_p1;
wire   [14:0] select_ln45_49_fu_1514_p3;
wire   [0:0] icmp_ln1494_50_fu_1526_p2;
wire   [14:0] trunc_ln45_50_fu_1532_p1;
wire   [14:0] select_ln45_50_fu_1536_p3;
wire   [15:0] zext_ln45_fu_444_p1;
wire   [15:0] zext_ln45_1_fu_466_p1;
wire   [15:0] zext_ln45_2_fu_488_p1;
wire   [15:0] zext_ln45_3_fu_510_p1;
wire   [15:0] zext_ln45_4_fu_532_p1;
wire   [15:0] zext_ln45_5_fu_554_p1;
wire   [15:0] zext_ln45_6_fu_576_p1;
wire   [15:0] zext_ln45_7_fu_598_p1;
wire   [15:0] zext_ln45_8_fu_620_p1;
wire   [15:0] zext_ln45_9_fu_642_p1;
wire   [15:0] zext_ln45_10_fu_664_p1;
wire   [15:0] zext_ln45_11_fu_686_p1;
wire   [15:0] zext_ln45_12_fu_708_p1;
wire   [15:0] zext_ln45_13_fu_730_p1;
wire   [15:0] zext_ln45_14_fu_752_p1;
wire   [15:0] zext_ln45_15_fu_774_p1;
wire   [15:0] zext_ln45_16_fu_796_p1;
wire   [15:0] zext_ln45_17_fu_818_p1;
wire   [15:0] zext_ln45_18_fu_840_p1;
wire   [15:0] zext_ln45_19_fu_862_p1;
wire   [15:0] zext_ln45_20_fu_884_p1;
wire   [15:0] zext_ln45_21_fu_906_p1;
wire   [15:0] zext_ln45_22_fu_928_p1;
wire   [15:0] zext_ln45_23_fu_950_p1;
wire   [15:0] zext_ln45_24_fu_972_p1;
wire   [15:0] zext_ln45_25_fu_994_p1;
wire   [15:0] zext_ln45_26_fu_1016_p1;
wire   [15:0] zext_ln45_27_fu_1038_p1;
wire   [15:0] zext_ln45_28_fu_1060_p1;
wire   [15:0] zext_ln45_29_fu_1082_p1;
wire   [15:0] zext_ln45_30_fu_1104_p1;
wire   [15:0] zext_ln45_31_fu_1126_p1;
wire   [15:0] zext_ln45_32_fu_1148_p1;
wire   [15:0] zext_ln45_33_fu_1170_p1;
wire   [15:0] zext_ln45_34_fu_1192_p1;
wire   [15:0] zext_ln45_35_fu_1214_p1;
wire   [15:0] zext_ln45_36_fu_1236_p1;
wire   [15:0] zext_ln45_37_fu_1258_p1;
wire   [15:0] zext_ln45_38_fu_1280_p1;
wire   [15:0] zext_ln45_39_fu_1302_p1;
wire   [15:0] zext_ln45_40_fu_1324_p1;
wire   [15:0] zext_ln45_41_fu_1346_p1;
wire   [15:0] zext_ln45_42_fu_1368_p1;
wire   [15:0] zext_ln45_43_fu_1390_p1;
wire   [15:0] zext_ln45_44_fu_1412_p1;
wire   [15:0] zext_ln45_45_fu_1434_p1;
wire   [15:0] zext_ln45_46_fu_1456_p1;
wire   [15:0] zext_ln45_47_fu_1478_p1;
wire   [15:0] zext_ln45_48_fu_1500_p1;
wire   [15:0] zext_ln45_49_fu_1522_p1;
wire   [15:0] zext_ln45_50_fu_1544_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln45_fu_444_p1;

assign ap_return_1 = zext_ln45_1_fu_466_p1;

assign ap_return_10 = zext_ln45_10_fu_664_p1;

assign ap_return_11 = zext_ln45_11_fu_686_p1;

assign ap_return_12 = zext_ln45_12_fu_708_p1;

assign ap_return_13 = zext_ln45_13_fu_730_p1;

assign ap_return_14 = zext_ln45_14_fu_752_p1;

assign ap_return_15 = zext_ln45_15_fu_774_p1;

assign ap_return_16 = zext_ln45_16_fu_796_p1;

assign ap_return_17 = zext_ln45_17_fu_818_p1;

assign ap_return_18 = zext_ln45_18_fu_840_p1;

assign ap_return_19 = zext_ln45_19_fu_862_p1;

assign ap_return_2 = zext_ln45_2_fu_488_p1;

assign ap_return_20 = zext_ln45_20_fu_884_p1;

assign ap_return_21 = zext_ln45_21_fu_906_p1;

assign ap_return_22 = zext_ln45_22_fu_928_p1;

assign ap_return_23 = zext_ln45_23_fu_950_p1;

assign ap_return_24 = zext_ln45_24_fu_972_p1;

assign ap_return_25 = zext_ln45_25_fu_994_p1;

assign ap_return_26 = zext_ln45_26_fu_1016_p1;

assign ap_return_27 = zext_ln45_27_fu_1038_p1;

assign ap_return_28 = zext_ln45_28_fu_1060_p1;

assign ap_return_29 = zext_ln45_29_fu_1082_p1;

assign ap_return_3 = zext_ln45_3_fu_510_p1;

assign ap_return_30 = zext_ln45_30_fu_1104_p1;

assign ap_return_31 = zext_ln45_31_fu_1126_p1;

assign ap_return_32 = zext_ln45_32_fu_1148_p1;

assign ap_return_33 = zext_ln45_33_fu_1170_p1;

assign ap_return_34 = zext_ln45_34_fu_1192_p1;

assign ap_return_35 = zext_ln45_35_fu_1214_p1;

assign ap_return_36 = zext_ln45_36_fu_1236_p1;

assign ap_return_37 = zext_ln45_37_fu_1258_p1;

assign ap_return_38 = zext_ln45_38_fu_1280_p1;

assign ap_return_39 = zext_ln45_39_fu_1302_p1;

assign ap_return_4 = zext_ln45_4_fu_532_p1;

assign ap_return_40 = zext_ln45_40_fu_1324_p1;

assign ap_return_41 = zext_ln45_41_fu_1346_p1;

assign ap_return_42 = zext_ln45_42_fu_1368_p1;

assign ap_return_43 = zext_ln45_43_fu_1390_p1;

assign ap_return_44 = zext_ln45_44_fu_1412_p1;

assign ap_return_45 = zext_ln45_45_fu_1434_p1;

assign ap_return_46 = zext_ln45_46_fu_1456_p1;

assign ap_return_47 = zext_ln45_47_fu_1478_p1;

assign ap_return_48 = zext_ln45_48_fu_1500_p1;

assign ap_return_49 = zext_ln45_49_fu_1522_p1;

assign ap_return_5 = zext_ln45_5_fu_554_p1;

assign ap_return_50 = zext_ln45_50_fu_1544_p1;

assign ap_return_6 = zext_ln45_6_fu_576_p1;

assign ap_return_7 = zext_ln45_7_fu_598_p1;

assign ap_return_8 = zext_ln45_8_fu_620_p1;

assign ap_return_9 = zext_ln45_9_fu_642_p1;

assign icmp_ln1494_10_fu_646_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_668_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_690_p2 = (($signed(data_23_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_712_p2 = (($signed(data_28_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_734_p2 = (($signed(data_30_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_756_p2 = (($signed(data_31_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_778_p2 = (($signed(data_32_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_800_p2 = (($signed(data_33_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_822_p2 = (($signed(data_37_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_844_p2 = (($signed(data_41_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_448_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_20_fu_866_p2 = (($signed(data_42_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_888_p2 = (($signed(data_44_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_910_p2 = (($signed(data_45_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_932_p2 = (($signed(data_46_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_24_fu_954_p2 = (($signed(data_48_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_976_p2 = (($signed(data_50_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_998_p2 = (($signed(data_52_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_1020_p2 = (($signed(data_55_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_28_fu_1042_p2 = (($signed(data_57_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_1064_p2 = (($signed(data_63_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_470_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_1086_p2 = (($signed(data_64_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_1108_p2 = (($signed(data_65_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_32_fu_1130_p2 = (($signed(data_70_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_33_fu_1152_p2 = (($signed(data_72_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_34_fu_1174_p2 = (($signed(data_76_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_35_fu_1196_p2 = (($signed(data_88_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_36_fu_1218_p2 = (($signed(data_89_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_37_fu_1240_p2 = (($signed(data_90_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_38_fu_1262_p2 = (($signed(data_91_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_39_fu_1284_p2 = (($signed(data_96_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_492_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_40_fu_1306_p2 = (($signed(data_99_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_41_fu_1328_p2 = (($signed(data_102_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_42_fu_1350_p2 = (($signed(data_103_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_43_fu_1372_p2 = (($signed(data_104_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_44_fu_1394_p2 = (($signed(data_105_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_45_fu_1416_p2 = (($signed(data_110_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_46_fu_1438_p2 = (($signed(data_114_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_47_fu_1460_p2 = (($signed(data_116_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_48_fu_1482_p2 = (($signed(data_118_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_49_fu_1504_p2 = (($signed(data_123_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_514_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_50_fu_1526_p2 = (($signed(data_125_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_536_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_558_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_580_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_602_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_624_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_426_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign select_ln45_10_fu_656_p3 = ((icmp_ln1494_10_fu_646_p2[0:0] === 1'b1) ? trunc_ln45_10_fu_652_p1 : 15'd0);

assign select_ln45_11_fu_678_p3 = ((icmp_ln1494_11_fu_668_p2[0:0] === 1'b1) ? trunc_ln45_11_fu_674_p1 : 15'd0);

assign select_ln45_12_fu_700_p3 = ((icmp_ln1494_12_fu_690_p2[0:0] === 1'b1) ? trunc_ln45_12_fu_696_p1 : 15'd0);

assign select_ln45_13_fu_722_p3 = ((icmp_ln1494_13_fu_712_p2[0:0] === 1'b1) ? trunc_ln45_13_fu_718_p1 : 15'd0);

assign select_ln45_14_fu_744_p3 = ((icmp_ln1494_14_fu_734_p2[0:0] === 1'b1) ? trunc_ln45_14_fu_740_p1 : 15'd0);

assign select_ln45_15_fu_766_p3 = ((icmp_ln1494_15_fu_756_p2[0:0] === 1'b1) ? trunc_ln45_15_fu_762_p1 : 15'd0);

assign select_ln45_16_fu_788_p3 = ((icmp_ln1494_16_fu_778_p2[0:0] === 1'b1) ? trunc_ln45_16_fu_784_p1 : 15'd0);

assign select_ln45_17_fu_810_p3 = ((icmp_ln1494_17_fu_800_p2[0:0] === 1'b1) ? trunc_ln45_17_fu_806_p1 : 15'd0);

assign select_ln45_18_fu_832_p3 = ((icmp_ln1494_18_fu_822_p2[0:0] === 1'b1) ? trunc_ln45_18_fu_828_p1 : 15'd0);

assign select_ln45_19_fu_854_p3 = ((icmp_ln1494_19_fu_844_p2[0:0] === 1'b1) ? trunc_ln45_19_fu_850_p1 : 15'd0);

assign select_ln45_1_fu_458_p3 = ((icmp_ln1494_1_fu_448_p2[0:0] === 1'b1) ? trunc_ln45_1_fu_454_p1 : 15'd0);

assign select_ln45_20_fu_876_p3 = ((icmp_ln1494_20_fu_866_p2[0:0] === 1'b1) ? trunc_ln45_20_fu_872_p1 : 15'd0);

assign select_ln45_21_fu_898_p3 = ((icmp_ln1494_21_fu_888_p2[0:0] === 1'b1) ? trunc_ln45_21_fu_894_p1 : 15'd0);

assign select_ln45_22_fu_920_p3 = ((icmp_ln1494_22_fu_910_p2[0:0] === 1'b1) ? trunc_ln45_22_fu_916_p1 : 15'd0);

assign select_ln45_23_fu_942_p3 = ((icmp_ln1494_23_fu_932_p2[0:0] === 1'b1) ? trunc_ln45_23_fu_938_p1 : 15'd0);

assign select_ln45_24_fu_964_p3 = ((icmp_ln1494_24_fu_954_p2[0:0] === 1'b1) ? trunc_ln45_24_fu_960_p1 : 15'd0);

assign select_ln45_25_fu_986_p3 = ((icmp_ln1494_25_fu_976_p2[0:0] === 1'b1) ? trunc_ln45_25_fu_982_p1 : 15'd0);

assign select_ln45_26_fu_1008_p3 = ((icmp_ln1494_26_fu_998_p2[0:0] === 1'b1) ? trunc_ln45_26_fu_1004_p1 : 15'd0);

assign select_ln45_27_fu_1030_p3 = ((icmp_ln1494_27_fu_1020_p2[0:0] === 1'b1) ? trunc_ln45_27_fu_1026_p1 : 15'd0);

assign select_ln45_28_fu_1052_p3 = ((icmp_ln1494_28_fu_1042_p2[0:0] === 1'b1) ? trunc_ln45_28_fu_1048_p1 : 15'd0);

assign select_ln45_29_fu_1074_p3 = ((icmp_ln1494_29_fu_1064_p2[0:0] === 1'b1) ? trunc_ln45_29_fu_1070_p1 : 15'd0);

assign select_ln45_2_fu_480_p3 = ((icmp_ln1494_2_fu_470_p2[0:0] === 1'b1) ? trunc_ln45_2_fu_476_p1 : 15'd0);

assign select_ln45_30_fu_1096_p3 = ((icmp_ln1494_30_fu_1086_p2[0:0] === 1'b1) ? trunc_ln45_30_fu_1092_p1 : 15'd0);

assign select_ln45_31_fu_1118_p3 = ((icmp_ln1494_31_fu_1108_p2[0:0] === 1'b1) ? trunc_ln45_31_fu_1114_p1 : 15'd0);

assign select_ln45_32_fu_1140_p3 = ((icmp_ln1494_32_fu_1130_p2[0:0] === 1'b1) ? trunc_ln45_32_fu_1136_p1 : 15'd0);

assign select_ln45_33_fu_1162_p3 = ((icmp_ln1494_33_fu_1152_p2[0:0] === 1'b1) ? trunc_ln45_33_fu_1158_p1 : 15'd0);

assign select_ln45_34_fu_1184_p3 = ((icmp_ln1494_34_fu_1174_p2[0:0] === 1'b1) ? trunc_ln45_34_fu_1180_p1 : 15'd0);

assign select_ln45_35_fu_1206_p3 = ((icmp_ln1494_35_fu_1196_p2[0:0] === 1'b1) ? trunc_ln45_35_fu_1202_p1 : 15'd0);

assign select_ln45_36_fu_1228_p3 = ((icmp_ln1494_36_fu_1218_p2[0:0] === 1'b1) ? trunc_ln45_36_fu_1224_p1 : 15'd0);

assign select_ln45_37_fu_1250_p3 = ((icmp_ln1494_37_fu_1240_p2[0:0] === 1'b1) ? trunc_ln45_37_fu_1246_p1 : 15'd0);

assign select_ln45_38_fu_1272_p3 = ((icmp_ln1494_38_fu_1262_p2[0:0] === 1'b1) ? trunc_ln45_38_fu_1268_p1 : 15'd0);

assign select_ln45_39_fu_1294_p3 = ((icmp_ln1494_39_fu_1284_p2[0:0] === 1'b1) ? trunc_ln45_39_fu_1290_p1 : 15'd0);

assign select_ln45_3_fu_502_p3 = ((icmp_ln1494_3_fu_492_p2[0:0] === 1'b1) ? trunc_ln45_3_fu_498_p1 : 15'd0);

assign select_ln45_40_fu_1316_p3 = ((icmp_ln1494_40_fu_1306_p2[0:0] === 1'b1) ? trunc_ln45_40_fu_1312_p1 : 15'd0);

assign select_ln45_41_fu_1338_p3 = ((icmp_ln1494_41_fu_1328_p2[0:0] === 1'b1) ? trunc_ln45_41_fu_1334_p1 : 15'd0);

assign select_ln45_42_fu_1360_p3 = ((icmp_ln1494_42_fu_1350_p2[0:0] === 1'b1) ? trunc_ln45_42_fu_1356_p1 : 15'd0);

assign select_ln45_43_fu_1382_p3 = ((icmp_ln1494_43_fu_1372_p2[0:0] === 1'b1) ? trunc_ln45_43_fu_1378_p1 : 15'd0);

assign select_ln45_44_fu_1404_p3 = ((icmp_ln1494_44_fu_1394_p2[0:0] === 1'b1) ? trunc_ln45_44_fu_1400_p1 : 15'd0);

assign select_ln45_45_fu_1426_p3 = ((icmp_ln1494_45_fu_1416_p2[0:0] === 1'b1) ? trunc_ln45_45_fu_1422_p1 : 15'd0);

assign select_ln45_46_fu_1448_p3 = ((icmp_ln1494_46_fu_1438_p2[0:0] === 1'b1) ? trunc_ln45_46_fu_1444_p1 : 15'd0);

assign select_ln45_47_fu_1470_p3 = ((icmp_ln1494_47_fu_1460_p2[0:0] === 1'b1) ? trunc_ln45_47_fu_1466_p1 : 15'd0);

assign select_ln45_48_fu_1492_p3 = ((icmp_ln1494_48_fu_1482_p2[0:0] === 1'b1) ? trunc_ln45_48_fu_1488_p1 : 15'd0);

assign select_ln45_49_fu_1514_p3 = ((icmp_ln1494_49_fu_1504_p2[0:0] === 1'b1) ? trunc_ln45_49_fu_1510_p1 : 15'd0);

assign select_ln45_4_fu_524_p3 = ((icmp_ln1494_4_fu_514_p2[0:0] === 1'b1) ? trunc_ln45_4_fu_520_p1 : 15'd0);

assign select_ln45_50_fu_1536_p3 = ((icmp_ln1494_50_fu_1526_p2[0:0] === 1'b1) ? trunc_ln45_50_fu_1532_p1 : 15'd0);

assign select_ln45_5_fu_546_p3 = ((icmp_ln1494_5_fu_536_p2[0:0] === 1'b1) ? trunc_ln45_5_fu_542_p1 : 15'd0);

assign select_ln45_6_fu_568_p3 = ((icmp_ln1494_6_fu_558_p2[0:0] === 1'b1) ? trunc_ln45_6_fu_564_p1 : 15'd0);

assign select_ln45_7_fu_590_p3 = ((icmp_ln1494_7_fu_580_p2[0:0] === 1'b1) ? trunc_ln45_7_fu_586_p1 : 15'd0);

assign select_ln45_8_fu_612_p3 = ((icmp_ln1494_8_fu_602_p2[0:0] === 1'b1) ? trunc_ln45_8_fu_608_p1 : 15'd0);

assign select_ln45_9_fu_634_p3 = ((icmp_ln1494_9_fu_624_p2[0:0] === 1'b1) ? trunc_ln45_9_fu_630_p1 : 15'd0);

assign select_ln45_fu_436_p3 = ((icmp_ln1494_fu_426_p2[0:0] === 1'b1) ? trunc_ln45_fu_432_p1 : 15'd0);

assign trunc_ln45_10_fu_652_p1 = data_16_V_read[14:0];

assign trunc_ln45_11_fu_674_p1 = data_19_V_read[14:0];

assign trunc_ln45_12_fu_696_p1 = data_23_V_read[14:0];

assign trunc_ln45_13_fu_718_p1 = data_28_V_read[14:0];

assign trunc_ln45_14_fu_740_p1 = data_30_V_read[14:0];

assign trunc_ln45_15_fu_762_p1 = data_31_V_read[14:0];

assign trunc_ln45_16_fu_784_p1 = data_32_V_read[14:0];

assign trunc_ln45_17_fu_806_p1 = data_33_V_read[14:0];

assign trunc_ln45_18_fu_828_p1 = data_37_V_read[14:0];

assign trunc_ln45_19_fu_850_p1 = data_41_V_read[14:0];

assign trunc_ln45_1_fu_454_p1 = data_1_V_read[14:0];

assign trunc_ln45_20_fu_872_p1 = data_42_V_read[14:0];

assign trunc_ln45_21_fu_894_p1 = data_44_V_read[14:0];

assign trunc_ln45_22_fu_916_p1 = data_45_V_read[14:0];

assign trunc_ln45_23_fu_938_p1 = data_46_V_read[14:0];

assign trunc_ln45_24_fu_960_p1 = data_48_V_read[14:0];

assign trunc_ln45_25_fu_982_p1 = data_50_V_read[14:0];

assign trunc_ln45_26_fu_1004_p1 = data_52_V_read[14:0];

assign trunc_ln45_27_fu_1026_p1 = data_55_V_read[14:0];

assign trunc_ln45_28_fu_1048_p1 = data_57_V_read[14:0];

assign trunc_ln45_29_fu_1070_p1 = data_63_V_read[14:0];

assign trunc_ln45_2_fu_476_p1 = data_2_V_read[14:0];

assign trunc_ln45_30_fu_1092_p1 = data_64_V_read[14:0];

assign trunc_ln45_31_fu_1114_p1 = data_65_V_read[14:0];

assign trunc_ln45_32_fu_1136_p1 = data_70_V_read[14:0];

assign trunc_ln45_33_fu_1158_p1 = data_72_V_read[14:0];

assign trunc_ln45_34_fu_1180_p1 = data_76_V_read[14:0];

assign trunc_ln45_35_fu_1202_p1 = data_88_V_read[14:0];

assign trunc_ln45_36_fu_1224_p1 = data_89_V_read[14:0];

assign trunc_ln45_37_fu_1246_p1 = data_90_V_read[14:0];

assign trunc_ln45_38_fu_1268_p1 = data_91_V_read[14:0];

assign trunc_ln45_39_fu_1290_p1 = data_96_V_read[14:0];

assign trunc_ln45_3_fu_498_p1 = data_3_V_read[14:0];

assign trunc_ln45_40_fu_1312_p1 = data_99_V_read[14:0];

assign trunc_ln45_41_fu_1334_p1 = data_102_V_read[14:0];

assign trunc_ln45_42_fu_1356_p1 = data_103_V_read[14:0];

assign trunc_ln45_43_fu_1378_p1 = data_104_V_read[14:0];

assign trunc_ln45_44_fu_1400_p1 = data_105_V_read[14:0];

assign trunc_ln45_45_fu_1422_p1 = data_110_V_read[14:0];

assign trunc_ln45_46_fu_1444_p1 = data_114_V_read[14:0];

assign trunc_ln45_47_fu_1466_p1 = data_116_V_read[14:0];

assign trunc_ln45_48_fu_1488_p1 = data_118_V_read[14:0];

assign trunc_ln45_49_fu_1510_p1 = data_123_V_read[14:0];

assign trunc_ln45_4_fu_520_p1 = data_5_V_read[14:0];

assign trunc_ln45_50_fu_1532_p1 = data_125_V_read[14:0];

assign trunc_ln45_5_fu_542_p1 = data_7_V_read[14:0];

assign trunc_ln45_6_fu_564_p1 = data_8_V_read[14:0];

assign trunc_ln45_7_fu_586_p1 = data_10_V_read[14:0];

assign trunc_ln45_8_fu_608_p1 = data_12_V_read[14:0];

assign trunc_ln45_9_fu_630_p1 = data_15_V_read[14:0];

assign trunc_ln45_fu_432_p1 = data_0_V_read[14:0];

assign zext_ln45_10_fu_664_p1 = select_ln45_10_fu_656_p3;

assign zext_ln45_11_fu_686_p1 = select_ln45_11_fu_678_p3;

assign zext_ln45_12_fu_708_p1 = select_ln45_12_fu_700_p3;

assign zext_ln45_13_fu_730_p1 = select_ln45_13_fu_722_p3;

assign zext_ln45_14_fu_752_p1 = select_ln45_14_fu_744_p3;

assign zext_ln45_15_fu_774_p1 = select_ln45_15_fu_766_p3;

assign zext_ln45_16_fu_796_p1 = select_ln45_16_fu_788_p3;

assign zext_ln45_17_fu_818_p1 = select_ln45_17_fu_810_p3;

assign zext_ln45_18_fu_840_p1 = select_ln45_18_fu_832_p3;

assign zext_ln45_19_fu_862_p1 = select_ln45_19_fu_854_p3;

assign zext_ln45_1_fu_466_p1 = select_ln45_1_fu_458_p3;

assign zext_ln45_20_fu_884_p1 = select_ln45_20_fu_876_p3;

assign zext_ln45_21_fu_906_p1 = select_ln45_21_fu_898_p3;

assign zext_ln45_22_fu_928_p1 = select_ln45_22_fu_920_p3;

assign zext_ln45_23_fu_950_p1 = select_ln45_23_fu_942_p3;

assign zext_ln45_24_fu_972_p1 = select_ln45_24_fu_964_p3;

assign zext_ln45_25_fu_994_p1 = select_ln45_25_fu_986_p3;

assign zext_ln45_26_fu_1016_p1 = select_ln45_26_fu_1008_p3;

assign zext_ln45_27_fu_1038_p1 = select_ln45_27_fu_1030_p3;

assign zext_ln45_28_fu_1060_p1 = select_ln45_28_fu_1052_p3;

assign zext_ln45_29_fu_1082_p1 = select_ln45_29_fu_1074_p3;

assign zext_ln45_2_fu_488_p1 = select_ln45_2_fu_480_p3;

assign zext_ln45_30_fu_1104_p1 = select_ln45_30_fu_1096_p3;

assign zext_ln45_31_fu_1126_p1 = select_ln45_31_fu_1118_p3;

assign zext_ln45_32_fu_1148_p1 = select_ln45_32_fu_1140_p3;

assign zext_ln45_33_fu_1170_p1 = select_ln45_33_fu_1162_p3;

assign zext_ln45_34_fu_1192_p1 = select_ln45_34_fu_1184_p3;

assign zext_ln45_35_fu_1214_p1 = select_ln45_35_fu_1206_p3;

assign zext_ln45_36_fu_1236_p1 = select_ln45_36_fu_1228_p3;

assign zext_ln45_37_fu_1258_p1 = select_ln45_37_fu_1250_p3;

assign zext_ln45_38_fu_1280_p1 = select_ln45_38_fu_1272_p3;

assign zext_ln45_39_fu_1302_p1 = select_ln45_39_fu_1294_p3;

assign zext_ln45_3_fu_510_p1 = select_ln45_3_fu_502_p3;

assign zext_ln45_40_fu_1324_p1 = select_ln45_40_fu_1316_p3;

assign zext_ln45_41_fu_1346_p1 = select_ln45_41_fu_1338_p3;

assign zext_ln45_42_fu_1368_p1 = select_ln45_42_fu_1360_p3;

assign zext_ln45_43_fu_1390_p1 = select_ln45_43_fu_1382_p3;

assign zext_ln45_44_fu_1412_p1 = select_ln45_44_fu_1404_p3;

assign zext_ln45_45_fu_1434_p1 = select_ln45_45_fu_1426_p3;

assign zext_ln45_46_fu_1456_p1 = select_ln45_46_fu_1448_p3;

assign zext_ln45_47_fu_1478_p1 = select_ln45_47_fu_1470_p3;

assign zext_ln45_48_fu_1500_p1 = select_ln45_48_fu_1492_p3;

assign zext_ln45_49_fu_1522_p1 = select_ln45_49_fu_1514_p3;

assign zext_ln45_4_fu_532_p1 = select_ln45_4_fu_524_p3;

assign zext_ln45_50_fu_1544_p1 = select_ln45_50_fu_1536_p3;

assign zext_ln45_5_fu_554_p1 = select_ln45_5_fu_546_p3;

assign zext_ln45_6_fu_576_p1 = select_ln45_6_fu_568_p3;

assign zext_ln45_7_fu_598_p1 = select_ln45_7_fu_590_p3;

assign zext_ln45_8_fu_620_p1 = select_ln45_8_fu_612_p3;

assign zext_ln45_9_fu_642_p1 = select_ln45_9_fu_634_p3;

assign zext_ln45_fu_444_p1 = select_ln45_fu_436_p3;

endmodule //relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
