#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DC */
DC__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
DC__0__MASK EQU 0x20
DC__0__PC EQU CYREG_PRT4_PC5
DC__0__PORT EQU 4
DC__0__SHIFT EQU 5
DC__AG EQU CYREG_PRT4_AG
DC__AMUX EQU CYREG_PRT4_AMUX
DC__BIE EQU CYREG_PRT4_BIE
DC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DC__BYP EQU CYREG_PRT4_BYP
DC__CTL EQU CYREG_PRT4_CTL
DC__DM0 EQU CYREG_PRT4_DM0
DC__DM1 EQU CYREG_PRT4_DM1
DC__DM2 EQU CYREG_PRT4_DM2
DC__DR EQU CYREG_PRT4_DR
DC__INP_DIS EQU CYREG_PRT4_INP_DIS
DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DC__LCD_EN EQU CYREG_PRT4_LCD_EN
DC__MASK EQU 0x20
DC__PORT EQU 4
DC__PRT EQU CYREG_PRT4_PRT
DC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DC__PS EQU CYREG_PRT4_PS
DC__SHIFT EQU 5
DC__SLW EQU CYREG_PRT4_SLW

/* SS */
SS__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
SS__0__MASK EQU 0x80
SS__0__PC EQU CYREG_PRT4_PC7
SS__0__PORT EQU 4
SS__0__SHIFT EQU 7
SS__AG EQU CYREG_PRT4_AG
SS__AMUX EQU CYREG_PRT4_AMUX
SS__BIE EQU CYREG_PRT4_BIE
SS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SS__BYP EQU CYREG_PRT4_BYP
SS__CTL EQU CYREG_PRT4_CTL
SS__DM0 EQU CYREG_PRT4_DM0
SS__DM1 EQU CYREG_PRT4_DM1
SS__DM2 EQU CYREG_PRT4_DM2
SS__DR EQU CYREG_PRT4_DR
SS__INP_DIS EQU CYREG_PRT4_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT4_LCD_EN
SS__MASK EQU 0x80
SS__PORT EQU 4
SS__PRT EQU CYREG_PRT4_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SS__PS EQU CYREG_PRT4_PS
SS__SHIFT EQU 7
SS__SLW EQU CYREG_PRT4_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT4_PC2
LED__0__PORT EQU 4
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT4_AG
LED__AMUX EQU CYREG_PRT4_AMUX
LED__BIE EQU CYREG_PRT4_BIE
LED__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED__BYP EQU CYREG_PRT4_BYP
LED__CTL EQU CYREG_PRT4_CTL
LED__DM0 EQU CYREG_PRT4_DM0
LED__DM1 EQU CYREG_PRT4_DM1
LED__DM2 EQU CYREG_PRT4_DM2
LED__DR EQU CYREG_PRT4_DR
LED__INP_DIS EQU CYREG_PRT4_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT4_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 4
LED__PRT EQU CYREG_PRT4_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED__PS EQU CYREG_PRT4_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT4_SLW

/* LED_1 */
LED_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED_1__0__MASK EQU 0x04
LED_1__0__PC EQU CYREG_PRT6_PC2
LED_1__0__PORT EQU 6
LED_1__0__SHIFT EQU 2
LED_1__AG EQU CYREG_PRT6_AG
LED_1__AMUX EQU CYREG_PRT6_AMUX
LED_1__BIE EQU CYREG_PRT6_BIE
LED_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_1__BYP EQU CYREG_PRT6_BYP
LED_1__CTL EQU CYREG_PRT6_CTL
LED_1__DM0 EQU CYREG_PRT6_DM0
LED_1__DM1 EQU CYREG_PRT6_DM1
LED_1__DM2 EQU CYREG_PRT6_DM2
LED_1__DR EQU CYREG_PRT6_DR
LED_1__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_1__MASK EQU 0x04
LED_1__PORT EQU 6
LED_1__PRT EQU CYREG_PRT6_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_1__PS EQU CYREG_PRT6_PS
LED_1__SHIFT EQU 2
LED_1__SLW EQU CYREG_PRT6_SLW

/* LED_3 */
LED_3__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LED_3__0__MASK EQU 0x08
LED_3__0__PC EQU CYREG_PRT6_PC3
LED_3__0__PORT EQU 6
LED_3__0__SHIFT EQU 3
LED_3__AG EQU CYREG_PRT6_AG
LED_3__AMUX EQU CYREG_PRT6_AMUX
LED_3__BIE EQU CYREG_PRT6_BIE
LED_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_3__BYP EQU CYREG_PRT6_BYP
LED_3__CTL EQU CYREG_PRT6_CTL
LED_3__DM0 EQU CYREG_PRT6_DM0
LED_3__DM1 EQU CYREG_PRT6_DM1
LED_3__DM2 EQU CYREG_PRT6_DM2
LED_3__DR EQU CYREG_PRT6_DR
LED_3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_3__MASK EQU 0x08
LED_3__PORT EQU 6
LED_3__PRT EQU CYREG_PRT6_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_3__PS EQU CYREG_PRT6_PS
LED_3__SHIFT EQU 3
LED_3__SLW EQU CYREG_PRT6_SLW

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYREG_PRT12_PC4
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 4
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x10
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 4
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA__0__MASK EQU 0x20
SDA__0__PC EQU CYREG_PRT12_PC5
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 5
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x20
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 5
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
MISO__0__MASK EQU 0x02
MISO__0__PC EQU CYREG_PRT4_PC1
MISO__0__PORT EQU 4
MISO__0__SHIFT EQU 1
MISO__AG EQU CYREG_PRT4_AG
MISO__AMUX EQU CYREG_PRT4_AMUX
MISO__BIE EQU CYREG_PRT4_BIE
MISO__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MISO__BYP EQU CYREG_PRT4_BYP
MISO__CTL EQU CYREG_PRT4_CTL
MISO__DM0 EQU CYREG_PRT4_DM0
MISO__DM1 EQU CYREG_PRT4_DM1
MISO__DM2 EQU CYREG_PRT4_DM2
MISO__DR EQU CYREG_PRT4_DR
MISO__INP_DIS EQU CYREG_PRT4_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT4_LCD_EN
MISO__MASK EQU 0x02
MISO__PORT EQU 4
MISO__PRT EQU CYREG_PRT4_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MISO__PS EQU CYREG_PRT4_PS
MISO__SHIFT EQU 1
MISO__SLW EQU CYREG_PRT4_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT4_PC4
MOSI__0__PORT EQU 4
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT4_AG
MOSI__AMUX EQU CYREG_PRT4_AMUX
MOSI__BIE EQU CYREG_PRT4_BIE
MOSI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOSI__BYP EQU CYREG_PRT4_BYP
MOSI__CTL EQU CYREG_PRT4_CTL
MOSI__DM0 EQU CYREG_PRT4_DM0
MOSI__DM1 EQU CYREG_PRT4_DM1
MOSI__DM2 EQU CYREG_PRT4_DM2
MOSI__DR EQU CYREG_PRT4_DR
MOSI__INP_DIS EQU CYREG_PRT4_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT4_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 4
MOSI__PRT EQU CYREG_PRT4_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOSI__PS EQU CYREG_PRT4_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT4_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Rx_1__0__MASK EQU 0x20
Rx_1__0__PC EQU CYREG_PRT5_PC5
Rx_1__0__PORT EQU 5
Rx_1__0__SHIFT EQU 5
Rx_1__AG EQU CYREG_PRT5_AG
Rx_1__AMUX EQU CYREG_PRT5_AMUX
Rx_1__BIE EQU CYREG_PRT5_BIE
Rx_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_1__BYP EQU CYREG_PRT5_BYP
Rx_1__CTL EQU CYREG_PRT5_CTL
Rx_1__DM0 EQU CYREG_PRT5_DM0
Rx_1__DM1 EQU CYREG_PRT5_DM1
Rx_1__DM2 EQU CYREG_PRT5_DM2
Rx_1__DR EQU CYREG_PRT5_DR
Rx_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_1__MASK EQU 0x20
Rx_1__PORT EQU 5
Rx_1__PRT EQU CYREG_PRT5_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_1__PS EQU CYREG_PRT5_PS
Rx_1__SHIFT EQU 5
Rx_1__SLW EQU CYREG_PRT5_SLW

/* Rx_2 */
Rx_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Rx_2__0__MASK EQU 0x10
Rx_2__0__PC EQU CYREG_PRT5_PC4
Rx_2__0__PORT EQU 5
Rx_2__0__SHIFT EQU 4
Rx_2__AG EQU CYREG_PRT5_AG
Rx_2__AMUX EQU CYREG_PRT5_AMUX
Rx_2__BIE EQU CYREG_PRT5_BIE
Rx_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_2__BYP EQU CYREG_PRT5_BYP
Rx_2__CTL EQU CYREG_PRT5_CTL
Rx_2__DM0 EQU CYREG_PRT5_DM0
Rx_2__DM1 EQU CYREG_PRT5_DM1
Rx_2__DM2 EQU CYREG_PRT5_DM2
Rx_2__DR EQU CYREG_PRT5_DR
Rx_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_2__MASK EQU 0x10
Rx_2__PORT EQU 5
Rx_2__PRT EQU CYREG_PRT5_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_2__PS EQU CYREG_PRT5_PS
Rx_2__SHIFT EQU 4
Rx_2__SLW EQU CYREG_PRT5_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
SCLK__0__MASK EQU 0x08
SCLK__0__PC EQU CYREG_PRT4_PC3
SCLK__0__PORT EQU 4
SCLK__0__SHIFT EQU 3
SCLK__AG EQU CYREG_PRT4_AG
SCLK__AMUX EQU CYREG_PRT4_AMUX
SCLK__BIE EQU CYREG_PRT4_BIE
SCLK__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCLK__BYP EQU CYREG_PRT4_BYP
SCLK__CTL EQU CYREG_PRT4_CTL
SCLK__DM0 EQU CYREG_PRT4_DM0
SCLK__DM1 EQU CYREG_PRT4_DM1
SCLK__DM2 EQU CYREG_PRT4_DM2
SCLK__DR EQU CYREG_PRT4_DR
SCLK__INP_DIS EQU CYREG_PRT4_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT4_LCD_EN
SCLK__MASK EQU 0x08
SCLK__PORT EQU 4
SCLK__PRT EQU CYREG_PRT4_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCLK__PS EQU CYREG_PRT4_PS
SCLK__SHIFT EQU 3
SCLK__SLW EQU CYREG_PRT4_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT5_PC3
Tx_1__0__PORT EQU 5
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT5_AG
Tx_1__AMUX EQU CYREG_PRT5_AMUX
Tx_1__BIE EQU CYREG_PRT5_BIE
Tx_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_1__BYP EQU CYREG_PRT5_BYP
Tx_1__CTL EQU CYREG_PRT5_CTL
Tx_1__DM0 EQU CYREG_PRT5_DM0
Tx_1__DM1 EQU CYREG_PRT5_DM1
Tx_1__DM2 EQU CYREG_PRT5_DM2
Tx_1__DR EQU CYREG_PRT5_DR
Tx_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 5
Tx_1__PRT EQU CYREG_PRT5_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_1__PS EQU CYREG_PRT5_PS
Tx_1__SHIFT EQU 3
Tx_1__SLW EQU CYREG_PRT5_SLW

/* Tx_2 */
Tx_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Tx_2__0__MASK EQU 0x04
Tx_2__0__PC EQU CYREG_PRT5_PC2
Tx_2__0__PORT EQU 5
Tx_2__0__SHIFT EQU 2
Tx_2__AG EQU CYREG_PRT5_AG
Tx_2__AMUX EQU CYREG_PRT5_AMUX
Tx_2__BIE EQU CYREG_PRT5_BIE
Tx_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_2__BYP EQU CYREG_PRT5_BYP
Tx_2__CTL EQU CYREG_PRT5_CTL
Tx_2__DM0 EQU CYREG_PRT5_DM0
Tx_2__DM1 EQU CYREG_PRT5_DM1
Tx_2__DM2 EQU CYREG_PRT5_DM2
Tx_2__DR EQU CYREG_PRT5_DR
Tx_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_2__MASK EQU 0x04
Tx_2__PORT EQU 5
Tx_2__PRT EQU CYREG_PRT5_PRT
Tx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_2__PS EQU CYREG_PRT5_PS
Tx_2__SHIFT EQU 2
Tx_2__SLW EQU CYREG_PRT5_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT6_PC5
Pin_1__0__PORT EQU 6
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT6_AG
Pin_1__AMUX EQU CYREG_PRT6_AMUX
Pin_1__BIE EQU CYREG_PRT6_BIE
Pin_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_1__BYP EQU CYREG_PRT6_BYP
Pin_1__CTL EQU CYREG_PRT6_CTL
Pin_1__DM0 EQU CYREG_PRT6_DM0
Pin_1__DM1 EQU CYREG_PRT6_DM1
Pin_1__DM2 EQU CYREG_PRT6_DM2
Pin_1__DR EQU CYREG_PRT6_DR
Pin_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 6
Pin_1__PRT EQU CYREG_PRT6_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_1__PS EQU CYREG_PRT6_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT6_SLW

/* RESET */
RESET__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
RESET__0__MASK EQU 0x40
RESET__0__PC EQU CYREG_PRT4_PC6
RESET__0__PORT EQU 4
RESET__0__SHIFT EQU 6
RESET__AG EQU CYREG_PRT4_AG
RESET__AMUX EQU CYREG_PRT4_AMUX
RESET__BIE EQU CYREG_PRT4_BIE
RESET__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RESET__BYP EQU CYREG_PRT4_BYP
RESET__CTL EQU CYREG_PRT4_CTL
RESET__DM0 EQU CYREG_PRT4_DM0
RESET__DM1 EQU CYREG_PRT4_DM1
RESET__DM2 EQU CYREG_PRT4_DM2
RESET__DR EQU CYREG_PRT4_DR
RESET__INP_DIS EQU CYREG_PRT4_INP_DIS
RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RESET__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT4_LCD_EN
RESET__MASK EQU 0x40
RESET__PORT EQU 4
RESET__PRT EQU CYREG_PRT4_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RESET__PS EQU CYREG_PRT4_PS
RESET__SHIFT EQU 6
RESET__SLW EQU CYREG_PRT4_SLW

/* SwInt */
SwInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SwInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SwInt__INTC_MASK EQU 0x04
SwInt__INTC_NUMBER EQU 2
SwInt__INTC_PRIOR_NUM EQU 6
SwInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SwInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SwInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2CRTC_I2C_FF */
I2CRTC_I2C_FF__ADR EQU CYREG_I2C_ADR
I2CRTC_I2C_FF__CFG EQU CYREG_I2C_CFG
I2CRTC_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CRTC_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CRTC_I2C_FF__CSR EQU CYREG_I2C_CSR
I2CRTC_I2C_FF__D EQU CYREG_I2C_D
I2CRTC_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2CRTC_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CRTC_I2C_FF__PM_ACT_MSK EQU 0x04
I2CRTC_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CRTC_I2C_FF__PM_STBY_MSK EQU 0x04
I2CRTC_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2CRTC_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2CRTC_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2CRTC_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2CRTC_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2CRTC_I2C_IRQ */
I2CRTC_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CRTC_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CRTC_I2C_IRQ__INTC_MASK EQU 0x8000
I2CRTC_I2C_IRQ__INTC_NUMBER EQU 15
I2CRTC_I2C_IRQ__INTC_PRIOR_NUM EQU 5
I2CRTC_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2CRTC_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CRTC_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SPIM_1_BSPIM */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB05_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB05_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB05_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB05_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB05_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB05_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* SPIM_1_IntClock */
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x04
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x10
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x10

/* UART_2_BUART */
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST

/* UART_2_IntClock */
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x03
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x08
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x08

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x06
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x40
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x40

/* DAC_OUT */
DAC_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
DAC_OUT__0__MASK EQU 0x10
DAC_OUT__0__PC EQU CYREG_PRT0_PC4
DAC_OUT__0__PORT EQU 0
DAC_OUT__0__SHIFT EQU 4
DAC_OUT__AG EQU CYREG_PRT0_AG
DAC_OUT__AMUX EQU CYREG_PRT0_AMUX
DAC_OUT__BIE EQU CYREG_PRT0_BIE
DAC_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DAC_OUT__BYP EQU CYREG_PRT0_BYP
DAC_OUT__CTL EQU CYREG_PRT0_CTL
DAC_OUT__DM0 EQU CYREG_PRT0_DM0
DAC_OUT__DM1 EQU CYREG_PRT0_DM1
DAC_OUT__DM2 EQU CYREG_PRT0_DM2
DAC_OUT__DR EQU CYREG_PRT0_DR
DAC_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
DAC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DAC_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DAC_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
DAC_OUT__MASK EQU 0x10
DAC_OUT__PORT EQU 0
DAC_OUT__PRT EQU CYREG_PRT0_PRT
DAC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DAC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DAC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DAC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DAC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DAC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DAC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DAC_OUT__PS EQU CYREG_PRT0_PS
DAC_OUT__SHIFT EQU 4
DAC_OUT__SLW EQU CYREG_PRT0_SLW

/* Timer_1_TimerHW */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* BACK_BTN */
BACK_BTN__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
BACK_BTN__0__MASK EQU 0x02
BACK_BTN__0__PC EQU CYREG_PRT6_PC1
BACK_BTN__0__PORT EQU 6
BACK_BTN__0__SHIFT EQU 1
BACK_BTN__AG EQU CYREG_PRT6_AG
BACK_BTN__AMUX EQU CYREG_PRT6_AMUX
BACK_BTN__BIE EQU CYREG_PRT6_BIE
BACK_BTN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BACK_BTN__BYP EQU CYREG_PRT6_BYP
BACK_BTN__CTL EQU CYREG_PRT6_CTL
BACK_BTN__DM0 EQU CYREG_PRT6_DM0
BACK_BTN__DM1 EQU CYREG_PRT6_DM1
BACK_BTN__DM2 EQU CYREG_PRT6_DM2
BACK_BTN__DR EQU CYREG_PRT6_DR
BACK_BTN__INP_DIS EQU CYREG_PRT6_INP_DIS
BACK_BTN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BACK_BTN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BACK_BTN__LCD_EN EQU CYREG_PRT6_LCD_EN
BACK_BTN__MASK EQU 0x02
BACK_BTN__PORT EQU 6
BACK_BTN__PRT EQU CYREG_PRT6_PRT
BACK_BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BACK_BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BACK_BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BACK_BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BACK_BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BACK_BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BACK_BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BACK_BTN__PS EQU CYREG_PRT6_PS
BACK_BTN__SHIFT EQU 1
BACK_BTN__SLW EQU CYREG_PRT6_SLW

/* Switches */
Switches__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Switches__0__MASK EQU 0x80
Switches__0__PC EQU CYREG_PRT3_PC7
Switches__0__PORT EQU 3
Switches__0__SHIFT EQU 7
Switches__AG EQU CYREG_PRT3_AG
Switches__AMUX EQU CYREG_PRT3_AMUX
Switches__BIE EQU CYREG_PRT3_BIE
Switches__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Switches__BYP EQU CYREG_PRT3_BYP
Switches__CTL EQU CYREG_PRT3_CTL
Switches__DM0 EQU CYREG_PRT3_DM0
Switches__DM1 EQU CYREG_PRT3_DM1
Switches__DM2 EQU CYREG_PRT3_DM2
Switches__DR EQU CYREG_PRT3_DR
Switches__INP_DIS EQU CYREG_PRT3_INP_DIS
Switches__INTSTAT EQU CYREG_PICU3_INTSTAT
Switches__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Switches__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Switches__LCD_EN EQU CYREG_PRT3_LCD_EN
Switches__MASK EQU 0x80
Switches__PORT EQU 3
Switches__PRT EQU CYREG_PRT3_PRT
Switches__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Switches__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Switches__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Switches__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Switches__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Switches__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Switches__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Switches__PS EQU CYREG_PRT3_PS
Switches__SHIFT EQU 7
Switches__SLW EQU CYREG_PRT3_SLW
Switches__SNAP EQU CYREG_PICU3_SNAP

/* tick_isr */
tick_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tick_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tick_isr__INTC_MASK EQU 0x20000
tick_isr__INTC_NUMBER EQU 17
tick_isr__INTC_PRIOR_NUM EQU 7
tick_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
tick_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tick_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SentStick */
SentStick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SentStick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SentStick__INTC_MASK EQU 0x02
SentStick__INTC_NUMBER EQU 1
SentStick__INTC_PRIOR_NUM EQU 7
SentStick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SentStick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SentStick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* JOYSTICK_D */
JOYSTICK_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
JOYSTICK_D__0__MASK EQU 0x04
JOYSTICK_D__0__PC EQU CYREG_PRT1_PC2
JOYSTICK_D__0__PORT EQU 1
JOYSTICK_D__0__SHIFT EQU 2
JOYSTICK_D__AG EQU CYREG_PRT1_AG
JOYSTICK_D__AMUX EQU CYREG_PRT1_AMUX
JOYSTICK_D__BIE EQU CYREG_PRT1_BIE
JOYSTICK_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
JOYSTICK_D__BYP EQU CYREG_PRT1_BYP
JOYSTICK_D__CTL EQU CYREG_PRT1_CTL
JOYSTICK_D__DM0 EQU CYREG_PRT1_DM0
JOYSTICK_D__DM1 EQU CYREG_PRT1_DM1
JOYSTICK_D__DM2 EQU CYREG_PRT1_DM2
JOYSTICK_D__DR EQU CYREG_PRT1_DR
JOYSTICK_D__INP_DIS EQU CYREG_PRT1_INP_DIS
JOYSTICK_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
JOYSTICK_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
JOYSTICK_D__LCD_EN EQU CYREG_PRT1_LCD_EN
JOYSTICK_D__MASK EQU 0x04
JOYSTICK_D__PORT EQU 1
JOYSTICK_D__PRT EQU CYREG_PRT1_PRT
JOYSTICK_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
JOYSTICK_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
JOYSTICK_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
JOYSTICK_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
JOYSTICK_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
JOYSTICK_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
JOYSTICK_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
JOYSTICK_D__PS EQU CYREG_PRT1_PS
JOYSTICK_D__SHIFT EQU 2
JOYSTICK_D__SLW EQU CYREG_PRT1_SLW

/* JOYSTICK_L */
JOYSTICK_L__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
JOYSTICK_L__0__MASK EQU 0x40
JOYSTICK_L__0__PC EQU CYREG_PRT5_PC6
JOYSTICK_L__0__PORT EQU 5
JOYSTICK_L__0__SHIFT EQU 6
JOYSTICK_L__AG EQU CYREG_PRT5_AG
JOYSTICK_L__AMUX EQU CYREG_PRT5_AMUX
JOYSTICK_L__BIE EQU CYREG_PRT5_BIE
JOYSTICK_L__BIT_MASK EQU CYREG_PRT5_BIT_MASK
JOYSTICK_L__BYP EQU CYREG_PRT5_BYP
JOYSTICK_L__CTL EQU CYREG_PRT5_CTL
JOYSTICK_L__DM0 EQU CYREG_PRT5_DM0
JOYSTICK_L__DM1 EQU CYREG_PRT5_DM1
JOYSTICK_L__DM2 EQU CYREG_PRT5_DM2
JOYSTICK_L__DR EQU CYREG_PRT5_DR
JOYSTICK_L__INP_DIS EQU CYREG_PRT5_INP_DIS
JOYSTICK_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
JOYSTICK_L__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
JOYSTICK_L__LCD_EN EQU CYREG_PRT5_LCD_EN
JOYSTICK_L__MASK EQU 0x40
JOYSTICK_L__PORT EQU 5
JOYSTICK_L__PRT EQU CYREG_PRT5_PRT
JOYSTICK_L__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
JOYSTICK_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
JOYSTICK_L__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
JOYSTICK_L__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
JOYSTICK_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
JOYSTICK_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
JOYSTICK_L__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
JOYSTICK_L__PS EQU CYREG_PRT5_PS
JOYSTICK_L__SHIFT EQU 6
JOYSTICK_L__SLW EQU CYREG_PRT5_SLW

/* JOYSTICK_M */
JOYSTICK_M__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
JOYSTICK_M__0__MASK EQU 0x20
JOYSTICK_M__0__PC EQU CYREG_PRT1_PC5
JOYSTICK_M__0__PORT EQU 1
JOYSTICK_M__0__SHIFT EQU 5
JOYSTICK_M__AG EQU CYREG_PRT1_AG
JOYSTICK_M__AMUX EQU CYREG_PRT1_AMUX
JOYSTICK_M__BIE EQU CYREG_PRT1_BIE
JOYSTICK_M__BIT_MASK EQU CYREG_PRT1_BIT_MASK
JOYSTICK_M__BYP EQU CYREG_PRT1_BYP
JOYSTICK_M__CTL EQU CYREG_PRT1_CTL
JOYSTICK_M__DM0 EQU CYREG_PRT1_DM0
JOYSTICK_M__DM1 EQU CYREG_PRT1_DM1
JOYSTICK_M__DM2 EQU CYREG_PRT1_DM2
JOYSTICK_M__DR EQU CYREG_PRT1_DR
JOYSTICK_M__INP_DIS EQU CYREG_PRT1_INP_DIS
JOYSTICK_M__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
JOYSTICK_M__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
JOYSTICK_M__LCD_EN EQU CYREG_PRT1_LCD_EN
JOYSTICK_M__MASK EQU 0x20
JOYSTICK_M__PORT EQU 1
JOYSTICK_M__PRT EQU CYREG_PRT1_PRT
JOYSTICK_M__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
JOYSTICK_M__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
JOYSTICK_M__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
JOYSTICK_M__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
JOYSTICK_M__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
JOYSTICK_M__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
JOYSTICK_M__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
JOYSTICK_M__PS EQU CYREG_PRT1_PS
JOYSTICK_M__SHIFT EQU 5
JOYSTICK_M__SLW EQU CYREG_PRT1_SLW

/* JOYSTICK_R */
JOYSTICK_R__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
JOYSTICK_R__0__MASK EQU 0x10
JOYSTICK_R__0__PC EQU CYREG_PRT1_PC4
JOYSTICK_R__0__PORT EQU 1
JOYSTICK_R__0__SHIFT EQU 4
JOYSTICK_R__AG EQU CYREG_PRT1_AG
JOYSTICK_R__AMUX EQU CYREG_PRT1_AMUX
JOYSTICK_R__BIE EQU CYREG_PRT1_BIE
JOYSTICK_R__BIT_MASK EQU CYREG_PRT1_BIT_MASK
JOYSTICK_R__BYP EQU CYREG_PRT1_BYP
JOYSTICK_R__CTL EQU CYREG_PRT1_CTL
JOYSTICK_R__DM0 EQU CYREG_PRT1_DM0
JOYSTICK_R__DM1 EQU CYREG_PRT1_DM1
JOYSTICK_R__DM2 EQU CYREG_PRT1_DM2
JOYSTICK_R__DR EQU CYREG_PRT1_DR
JOYSTICK_R__INP_DIS EQU CYREG_PRT1_INP_DIS
JOYSTICK_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
JOYSTICK_R__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
JOYSTICK_R__LCD_EN EQU CYREG_PRT1_LCD_EN
JOYSTICK_R__MASK EQU 0x10
JOYSTICK_R__PORT EQU 1
JOYSTICK_R__PRT EQU CYREG_PRT1_PRT
JOYSTICK_R__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
JOYSTICK_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
JOYSTICK_R__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
JOYSTICK_R__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
JOYSTICK_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
JOYSTICK_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
JOYSTICK_R__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
JOYSTICK_R__PS EQU CYREG_PRT1_PS
JOYSTICK_R__SHIFT EQU 4
JOYSTICK_R__SLW EQU CYREG_PRT1_SLW

/* JOYSTICK_U */
JOYSTICK_U__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
JOYSTICK_U__0__MASK EQU 0x80
JOYSTICK_U__0__PC EQU CYREG_PRT5_PC7
JOYSTICK_U__0__PORT EQU 5
JOYSTICK_U__0__SHIFT EQU 7
JOYSTICK_U__AG EQU CYREG_PRT5_AG
JOYSTICK_U__AMUX EQU CYREG_PRT5_AMUX
JOYSTICK_U__BIE EQU CYREG_PRT5_BIE
JOYSTICK_U__BIT_MASK EQU CYREG_PRT5_BIT_MASK
JOYSTICK_U__BYP EQU CYREG_PRT5_BYP
JOYSTICK_U__CTL EQU CYREG_PRT5_CTL
JOYSTICK_U__DM0 EQU CYREG_PRT5_DM0
JOYSTICK_U__DM1 EQU CYREG_PRT5_DM1
JOYSTICK_U__DM2 EQU CYREG_PRT5_DM2
JOYSTICK_U__DR EQU CYREG_PRT5_DR
JOYSTICK_U__INP_DIS EQU CYREG_PRT5_INP_DIS
JOYSTICK_U__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
JOYSTICK_U__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
JOYSTICK_U__LCD_EN EQU CYREG_PRT5_LCD_EN
JOYSTICK_U__MASK EQU 0x80
JOYSTICK_U__PORT EQU 5
JOYSTICK_U__PRT EQU CYREG_PRT5_PRT
JOYSTICK_U__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
JOYSTICK_U__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
JOYSTICK_U__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
JOYSTICK_U__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
JOYSTICK_U__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
JOYSTICK_U__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
JOYSTICK_U__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
JOYSTICK_U__PS EQU CYREG_PRT5_PS
JOYSTICK_U__SHIFT EQU 7
JOYSTICK_U__SLW EQU CYREG_PRT5_SLW

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* WaveDAC8_1_DacClk */
WaveDAC8_1_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
WaveDAC8_1_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
WaveDAC8_1_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_1_DacClk__INDEX EQU 0x02
WaveDAC8_1_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_1_DacClk__PM_ACT_MSK EQU 0x04
WaveDAC8_1_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_1_DacClk__PM_STBY_MSK EQU 0x04

/* WaveDAC8_1_VDAC8_viDAC8 */
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC8_1_Wave2_DMA */
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

/* FORWARD_BTN */
FORWARD_BTN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
FORWARD_BTN__0__MASK EQU 0x20
FORWARD_BTN__0__PC EQU CYREG_IO_PC_PRT15_PC5
FORWARD_BTN__0__PORT EQU 15
FORWARD_BTN__0__SHIFT EQU 5
FORWARD_BTN__AG EQU CYREG_PRT15_AG
FORWARD_BTN__AMUX EQU CYREG_PRT15_AMUX
FORWARD_BTN__BIE EQU CYREG_PRT15_BIE
FORWARD_BTN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
FORWARD_BTN__BYP EQU CYREG_PRT15_BYP
FORWARD_BTN__CTL EQU CYREG_PRT15_CTL
FORWARD_BTN__DM0 EQU CYREG_PRT15_DM0
FORWARD_BTN__DM1 EQU CYREG_PRT15_DM1
FORWARD_BTN__DM2 EQU CYREG_PRT15_DM2
FORWARD_BTN__DR EQU CYREG_PRT15_DR
FORWARD_BTN__INP_DIS EQU CYREG_PRT15_INP_DIS
FORWARD_BTN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
FORWARD_BTN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
FORWARD_BTN__LCD_EN EQU CYREG_PRT15_LCD_EN
FORWARD_BTN__MASK EQU 0x20
FORWARD_BTN__PORT EQU 15
FORWARD_BTN__PRT EQU CYREG_PRT15_PRT
FORWARD_BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
FORWARD_BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
FORWARD_BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
FORWARD_BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
FORWARD_BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
FORWARD_BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
FORWARD_BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
FORWARD_BTN__PS EQU CYREG_PRT15_PS
FORWARD_BTN__SHIFT EQU 5
FORWARD_BTN__SLW EQU CYREG_PRT15_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x05
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x20
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x20

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* RecieveStick */
RecieveStick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RecieveStick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RecieveStick__INTC_MASK EQU 0x01
RecieveStick__INTC_NUMBER EQU 0
RecieveStick__INTC_PRIOR_NUM EQU 7
RecieveStick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RecieveStick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RecieveStick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* WAVE_SELECTOR */
WAVE_SELECTOR__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
WAVE_SELECTOR__0__MASK EQU 0x40
WAVE_SELECTOR__0__PC EQU CYREG_PRT3_PC6
WAVE_SELECTOR__0__PORT EQU 3
WAVE_SELECTOR__0__SHIFT EQU 6
WAVE_SELECTOR__AG EQU CYREG_PRT3_AG
WAVE_SELECTOR__AMUX EQU CYREG_PRT3_AMUX
WAVE_SELECTOR__BIE EQU CYREG_PRT3_BIE
WAVE_SELECTOR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
WAVE_SELECTOR__BYP EQU CYREG_PRT3_BYP
WAVE_SELECTOR__CTL EQU CYREG_PRT3_CTL
WAVE_SELECTOR__DM0 EQU CYREG_PRT3_DM0
WAVE_SELECTOR__DM1 EQU CYREG_PRT3_DM1
WAVE_SELECTOR__DM2 EQU CYREG_PRT3_DM2
WAVE_SELECTOR__DR EQU CYREG_PRT3_DR
WAVE_SELECTOR__INP_DIS EQU CYREG_PRT3_INP_DIS
WAVE_SELECTOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
WAVE_SELECTOR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
WAVE_SELECTOR__LCD_EN EQU CYREG_PRT3_LCD_EN
WAVE_SELECTOR__MASK EQU 0x40
WAVE_SELECTOR__PORT EQU 3
WAVE_SELECTOR__PRT EQU CYREG_PRT3_PRT
WAVE_SELECTOR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
WAVE_SELECTOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
WAVE_SELECTOR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
WAVE_SELECTOR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
WAVE_SELECTOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
WAVE_SELECTOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
WAVE_SELECTOR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
WAVE_SELECTOR__PS EQU CYREG_PRT3_PS
WAVE_SELECTOR__SHIFT EQU 6
WAVE_SELECTOR__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
