$date
	Sat Oct 22 19:32:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#589838
b111 &
b111 %
1$
b111 !
1"
#589839
0"
#589842
b10110 &
b10110 %
#589846
b1011 &
b1011 %
#589850
b100010 &
b100010 %
#589854
b10001 &
b10001 %
#589858
b110100 &
b110100 %
#589862
b11010 &
b11010 %
#589866
b1101 &
b1101 %
#589870
b101000 &
b101000 %
#589874
b10100 &
b10100 %
#589878
b1010 &
b1010 %
#589882
b101 &
b101 %
#589886
b10000 &
b10000 %
#589890
b1000 &
b1000 %
#589894
b100 &
b100 %
#589898
b10 &
b10 %
#589902
b1 &
1#
b1 %
#589906
b0 &
b0 %
0#
0$
#1575410
b100 &
b100 %
1$
b100 !
1"
#1575411
0"
#1575414
b10 &
b10 %
#1575418
b1 &
b1 %
1#
#1575422
b0 &
0#
b0 %
0$
#2650831
b1110 !
1"
#2650834
b1110 &
b1110 %
1$
#2650835
0"
#2650838
b111 &
b111 %
#2650842
b10110 &
b10110 %
#2650846
b1011 &
b1011 %
#2650850
b100010 &
b100010 %
#2650854
b10001 &
b10001 %
#2650858
b110100 &
b110100 %
#2650862
b11010 &
b11010 %
#2650866
b1101 &
b1101 %
#2650870
b101000 &
b101000 %
#2650874
b10100 &
b10100 %
#2650878
b1010 &
b1010 %
#2650882
b101 &
b101 %
#2650886
b10000 &
b10000 %
#2650890
b1000 &
b1000 %
#2650894
b100 &
b100 %
#2650898
b10 &
b10 %
#2650902
b1 &
1#
b1 %
#2650906
b0 &
b0 %
0#
0$
#4500012
