
Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006488  080001d0  080001d0  000101d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08006658  08006658  00016658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066d8  080066d8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080066d8  080066d8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080066d8  080066d8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066d8  080066d8  000166d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066dc  080066dc  000166dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080066e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000078  08006754  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08006754  00020358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001290d  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002702  00000000  00000000  000329aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001038  00000000  00000000  000350b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f30  00000000  00000000  000360e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000f34b  00000000  00000000  00037018  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c827  00000000  00000000  00046363  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00057d75  00000000  00000000  00052b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000aa8ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004828  00000000  00000000  000aa97c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006640 	.word	0x08006640

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08006640 	.word	0x08006640

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	; 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800034e:	f1a4 0401 	sub.w	r4, r4, #1
 8000352:	d1e9      	bne.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004fa:	bf08      	it	eq
 80004fc:	4770      	bxeq	lr
 80004fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000502:	bf04      	itt	eq
 8000504:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000508:	4770      	bxeq	lr
 800050a:	b530      	push	{r4, r5, lr}
 800050c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e71c      	b.n	8000354 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_ul2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f04f 0500 	mov.w	r5, #0
 800052a:	e00a      	b.n	8000542 <__aeabi_l2d+0x16>

0800052c <__aeabi_l2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800053a:	d502      	bpl.n	8000542 <__aeabi_l2d+0x16>
 800053c:	4240      	negs	r0, r0
 800053e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000542:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000546:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800054e:	f43f aed8 	beq.w	8000302 <__adddf3+0xe6>
 8000552:	f04f 0203 	mov.w	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 fe03 	lsl.w	lr, r1, r3
 800057a:	ea40 000e 	orr.w	r0, r0, lr
 800057e:	fa21 f102 	lsr.w	r1, r1, r2
 8000582:	4414      	add	r4, r2
 8000584:	e6bd      	b.n	8000302 <__adddf3+0xe6>
 8000586:	bf00      	nop

08000588 <__aeabi_dmul>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800058e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000596:	bf1d      	ittte	ne
 8000598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800059c:	ea94 0f0c 	teqne	r4, ip
 80005a0:	ea95 0f0c 	teqne	r5, ip
 80005a4:	f000 f8de 	bleq	8000764 <__aeabi_dmul+0x1dc>
 80005a8:	442c      	add	r4, r5
 80005aa:	ea81 0603 	eor.w	r6, r1, r3
 80005ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ba:	bf18      	it	ne
 80005bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c8:	d038      	beq.n	800063c <__aeabi_dmul+0xb4>
 80005ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005de:	f04f 0600 	mov.w	r6, #0
 80005e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005e6:	f09c 0f00 	teq	ip, #0
 80005ea:	bf18      	it	ne
 80005ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005fc:	d204      	bcs.n	8000608 <__aeabi_dmul+0x80>
 80005fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000602:	416d      	adcs	r5, r5
 8000604:	eb46 0606 	adc.w	r6, r6, r6
 8000608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800060c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800061c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000620:	bf88      	it	hi
 8000622:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000626:	d81e      	bhi.n	8000666 <__aeabi_dmul+0xde>
 8000628:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800062c:	bf08      	it	eq
 800062e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000632:	f150 0000 	adcs.w	r0, r0, #0
 8000636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000640:	ea46 0101 	orr.w	r1, r6, r1
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	ea81 0103 	eor.w	r1, r1, r3
 800064c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000650:	bfc2      	ittt	gt
 8000652:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800065a:	bd70      	popgt	{r4, r5, r6, pc}
 800065c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000660:	f04f 0e00 	mov.w	lr, #0
 8000664:	3c01      	subs	r4, #1
 8000666:	f300 80ab 	bgt.w	80007c0 <__aeabi_dmul+0x238>
 800066a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800066e:	bfde      	ittt	le
 8000670:	2000      	movle	r0, #0
 8000672:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000676:	bd70      	pople	{r4, r5, r6, pc}
 8000678:	f1c4 0400 	rsb	r4, r4, #0
 800067c:	3c20      	subs	r4, #32
 800067e:	da35      	bge.n	80006ec <__aeabi_dmul+0x164>
 8000680:	340c      	adds	r4, #12
 8000682:	dc1b      	bgt.n	80006bc <__aeabi_dmul+0x134>
 8000684:	f104 0414 	add.w	r4, r4, #20
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f305 	lsl.w	r3, r0, r5
 8000690:	fa20 f004 	lsr.w	r0, r0, r4
 8000694:	fa01 f205 	lsl.w	r2, r1, r5
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ac:	eb42 0106 	adc.w	r1, r2, r6
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 040c 	rsb	r4, r4, #12
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f304 	lsl.w	r3, r0, r4
 80006c8:	fa20 f005 	lsr.w	r0, r0, r5
 80006cc:	fa01 f204 	lsl.w	r2, r1, r4
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006dc:	f141 0100 	adc.w	r1, r1, #0
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f205 	lsl.w	r2, r0, r5
 80006f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f8:	fa20 f304 	lsr.w	r3, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea43 0302 	orr.w	r3, r3, r2
 8000704:	fa21 f004 	lsr.w	r0, r1, r4
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	fa21 f204 	lsr.w	r2, r1, r4
 8000710:	ea20 0002 	bic.w	r0, r0, r2
 8000714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f094 0f00 	teq	r4, #0
 8000728:	d10f      	bne.n	800074a <__aeabi_dmul+0x1c2>
 800072a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800072e:	0040      	lsls	r0, r0, #1
 8000730:	eb41 0101 	adc.w	r1, r1, r1
 8000734:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3c01      	subeq	r4, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1a6>
 800073e:	ea41 0106 	orr.w	r1, r1, r6
 8000742:	f095 0f00 	teq	r5, #0
 8000746:	bf18      	it	ne
 8000748:	4770      	bxne	lr
 800074a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	eb43 0303 	adc.w	r3, r3, r3
 8000754:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3d01      	subeq	r5, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1c6>
 800075e:	ea43 0306 	orr.w	r3, r3, r6
 8000762:	4770      	bx	lr
 8000764:	ea94 0f0c 	teq	r4, ip
 8000768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800076c:	bf18      	it	ne
 800076e:	ea95 0f0c 	teqne	r5, ip
 8000772:	d00c      	beq.n	800078e <__aeabi_dmul+0x206>
 8000774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000778:	bf18      	it	ne
 800077a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077e:	d1d1      	bne.n	8000724 <__aeabi_dmul+0x19c>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000792:	bf06      	itte	eq
 8000794:	4610      	moveq	r0, r2
 8000796:	4619      	moveq	r1, r3
 8000798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079c:	d019      	beq.n	80007d2 <__aeabi_dmul+0x24a>
 800079e:	ea94 0f0c 	teq	r4, ip
 80007a2:	d102      	bne.n	80007aa <__aeabi_dmul+0x222>
 80007a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a8:	d113      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007aa:	ea95 0f0c 	teq	r5, ip
 80007ae:	d105      	bne.n	80007bc <__aeabi_dmul+0x234>
 80007b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007b4:	bf1c      	itt	ne
 80007b6:	4610      	movne	r0, r2
 80007b8:	4619      	movne	r1, r3
 80007ba:	d10a      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007da:	bd70      	pop	{r4, r5, r6, pc}

080007dc <__aeabi_ddiv>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ea:	bf1d      	ittte	ne
 80007ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f0:	ea94 0f0c 	teqne	r4, ip
 80007f4:	ea95 0f0c 	teqne	r5, ip
 80007f8:	f000 f8a7 	bleq	800094a <__aeabi_ddiv+0x16e>
 80007fc:	eba4 0405 	sub.w	r4, r4, r5
 8000800:	ea81 0e03 	eor.w	lr, r1, r3
 8000804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800080c:	f000 8088 	beq.w	8000920 <__aeabi_ddiv+0x144>
 8000810:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000814:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800081c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000820:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800082c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000830:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000834:	429d      	cmp	r5, r3
 8000836:	bf08      	it	eq
 8000838:	4296      	cmpeq	r6, r2
 800083a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800083e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000842:	d202      	bcs.n	800084a <__aeabi_ddiv+0x6e>
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	1ab6      	subs	r6, r6, r2
 800084c:	eb65 0503 	sbc.w	r5, r5, r3
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800085a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008bc:	d018      	beq.n	80008f0 <__aeabi_ddiv+0x114>
 80008be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008da:	d1c0      	bne.n	800085e <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	d10b      	bne.n	80008fa <__aeabi_ddiv+0x11e>
 80008e2:	ea41 0100 	orr.w	r1, r1, r0
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ee:	e7b6      	b.n	800085e <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f4:	bf04      	itt	eq
 80008f6:	4301      	orreq	r1, r0
 80008f8:	2000      	moveq	r0, #0
 80008fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008fe:	bf88      	it	hi
 8000900:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000904:	f63f aeaf 	bhi.w	8000666 <__aeabi_dmul+0xde>
 8000908:	ebb5 0c03 	subs.w	ip, r5, r3
 800090c:	bf04      	itt	eq
 800090e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	e690      	b.n	8000666 <__aeabi_dmul+0xde>
 8000944:	ea45 0e06 	orr.w	lr, r5, r6
 8000948:	e68d      	b.n	8000666 <__aeabi_dmul+0xde>
 800094a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800094e:	ea94 0f0c 	teq	r4, ip
 8000952:	bf08      	it	eq
 8000954:	ea95 0f0c 	teqeq	r5, ip
 8000958:	f43f af3b 	beq.w	80007d2 <__aeabi_dmul+0x24a>
 800095c:	ea94 0f0c 	teq	r4, ip
 8000960:	d10a      	bne.n	8000978 <__aeabi_ddiv+0x19c>
 8000962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000966:	f47f af34 	bne.w	80007d2 <__aeabi_dmul+0x24a>
 800096a:	ea95 0f0c 	teq	r5, ip
 800096e:	f47f af25 	bne.w	80007bc <__aeabi_dmul+0x234>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e72c      	b.n	80007d2 <__aeabi_dmul+0x24a>
 8000978:	ea95 0f0c 	teq	r5, ip
 800097c:	d106      	bne.n	800098c <__aeabi_ddiv+0x1b0>
 800097e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000982:	f43f aefd 	beq.w	8000780 <__aeabi_dmul+0x1f8>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e722      	b.n	80007d2 <__aeabi_dmul+0x24a>
 800098c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000996:	f47f aec5 	bne.w	8000724 <__aeabi_dmul+0x19c>
 800099a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800099e:	f47f af0d 	bne.w	80007bc <__aeabi_dmul+0x234>
 80009a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009a6:	f47f aeeb 	bne.w	8000780 <__aeabi_dmul+0x1f8>
 80009aa:	e712      	b.n	80007d2 <__aeabi_dmul+0x24a>

080009ac <__gedf2>:
 80009ac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009b0:	e006      	b.n	80009c0 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__ledf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	e002      	b.n	80009c0 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__cmpdf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009d6:	d01b      	beq.n	8000a10 <__cmpdf2+0x54>
 80009d8:	b001      	add	sp, #4
 80009da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009de:	bf0c      	ite	eq
 80009e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009e4:	ea91 0f03 	teqne	r1, r3
 80009e8:	bf02      	ittt	eq
 80009ea:	ea90 0f02 	teqeq	r0, r2
 80009ee:	2000      	moveq	r0, #0
 80009f0:	4770      	bxeq	lr
 80009f2:	f110 0f00 	cmn.w	r0, #0
 80009f6:	ea91 0f03 	teq	r1, r3
 80009fa:	bf58      	it	pl
 80009fc:	4299      	cmppl	r1, r3
 80009fe:	bf08      	it	eq
 8000a00:	4290      	cmpeq	r0, r2
 8000a02:	bf2c      	ite	cs
 8000a04:	17d8      	asrcs	r0, r3, #31
 8000a06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a0a:	f040 0001 	orr.w	r0, r0, #1
 8000a0e:	4770      	bx	lr
 8000a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d102      	bne.n	8000a20 <__cmpdf2+0x64>
 8000a1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1e:	d107      	bne.n	8000a30 <__cmpdf2+0x74>
 8000a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d1d6      	bne.n	80009d8 <__cmpdf2+0x1c>
 8000a2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2e:	d0d3      	beq.n	80009d8 <__cmpdf2+0x1c>
 8000a30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdrcmple>:
 8000a38:	4684      	mov	ip, r0
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	468c      	mov	ip, r1
 8000a40:	4619      	mov	r1, r3
 8000a42:	4663      	mov	r3, ip
 8000a44:	e000      	b.n	8000a48 <__aeabi_cdcmpeq>
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdcmpeq>:
 8000a48:	b501      	push	{r0, lr}
 8000a4a:	f7ff ffb7 	bl	80009bc <__cmpdf2>
 8000a4e:	2800      	cmp	r0, #0
 8000a50:	bf48      	it	mi
 8000a52:	f110 0f00 	cmnmi.w	r0, #0
 8000a56:	bd01      	pop	{r0, pc}

08000a58 <__aeabi_dcmpeq>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff fff4 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a60:	bf0c      	ite	eq
 8000a62:	2001      	moveq	r0, #1
 8000a64:	2000      	movne	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmplt>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffea 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a74:	bf34      	ite	cc
 8000a76:	2001      	movcc	r0, #1
 8000a78:	2000      	movcs	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmple>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffe0 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpge>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffce 	bl	8000a38 <__aeabi_cdrcmple>
 8000a9c:	bf94      	ite	ls
 8000a9e:	2001      	movls	r0, #1
 8000aa0:	2000      	movhi	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmpgt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffc4 	bl	8000a38 <__aeabi_cdrcmple>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpun>:
 8000abc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x10>
 8000ac6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aca:	d10a      	bne.n	8000ae2 <__aeabi_dcmpun+0x26>
 8000acc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad4:	d102      	bne.n	8000adc <__aeabi_dcmpun+0x20>
 8000ad6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ada:	d102      	bne.n	8000ae2 <__aeabi_dcmpun+0x26>
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	f04f 0001 	mov.w	r0, #1
 8000ae6:	4770      	bx	lr

08000ae8 <__aeabi_d2iz>:
 8000ae8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af0:	d215      	bcs.n	8000b1e <__aeabi_d2iz+0x36>
 8000af2:	d511      	bpl.n	8000b18 <__aeabi_d2iz+0x30>
 8000af4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000afc:	d912      	bls.n	8000b24 <__aeabi_d2iz+0x3c>
 8000afe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d105      	bne.n	8000b30 <__aeabi_d2iz+0x48>
 8000b24:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	bf08      	it	eq
 8000b2a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b2e:	4770      	bx	lr
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop

08000b38 <__aeabi_d2f>:
 8000b38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b40:	bf24      	itt	cs
 8000b42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b4a:	d90d      	bls.n	8000b68 <__aeabi_d2f+0x30>
 8000b4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b60:	bf08      	it	eq
 8000b62:	f020 0001 	biceq.w	r0, r0, #1
 8000b66:	4770      	bx	lr
 8000b68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b6c:	d121      	bne.n	8000bb2 <__aeabi_d2f+0x7a>
 8000b6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b72:	bfbc      	itt	lt
 8000b74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b78:	4770      	bxlt	lr
 8000b7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b82:	f1c2 0218 	rsb	r2, r2, #24
 8000b86:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b92:	bf18      	it	ne
 8000b94:	f040 0001 	orrne.w	r0, r0, #1
 8000b98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba4:	ea40 000c 	orr.w	r0, r0, ip
 8000ba8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb0:	e7cc      	b.n	8000b4c <__aeabi_d2f+0x14>
 8000bb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bb6:	d107      	bne.n	8000bc8 <__aeabi_d2f+0x90>
 8000bb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bbc:	bf1e      	ittt	ne
 8000bbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bc6:	4770      	bxne	lr
 8000bc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_frsub>:
 8000bd8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bdc:	e002      	b.n	8000be4 <__addsf3>
 8000bde:	bf00      	nop

08000be0 <__aeabi_fsub>:
 8000be0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000be4 <__addsf3>:
 8000be4:	0042      	lsls	r2, r0, #1
 8000be6:	bf1f      	itttt	ne
 8000be8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bec:	ea92 0f03 	teqne	r2, r3
 8000bf0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bf4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf8:	d06a      	beq.n	8000cd0 <__addsf3+0xec>
 8000bfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bfe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c02:	bfc1      	itttt	gt
 8000c04:	18d2      	addgt	r2, r2, r3
 8000c06:	4041      	eorgt	r1, r0
 8000c08:	4048      	eorgt	r0, r1
 8000c0a:	4041      	eorgt	r1, r0
 8000c0c:	bfb8      	it	lt
 8000c0e:	425b      	neglt	r3, r3
 8000c10:	2b19      	cmp	r3, #25
 8000c12:	bf88      	it	hi
 8000c14:	4770      	bxhi	lr
 8000c16:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c1a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c1e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c22:	bf18      	it	ne
 8000c24:	4240      	negne	r0, r0
 8000c26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c2a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c2e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c32:	bf18      	it	ne
 8000c34:	4249      	negne	r1, r1
 8000c36:	ea92 0f03 	teq	r2, r3
 8000c3a:	d03f      	beq.n	8000cbc <__addsf3+0xd8>
 8000c3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c40:	fa41 fc03 	asr.w	ip, r1, r3
 8000c44:	eb10 000c 	adds.w	r0, r0, ip
 8000c48:	f1c3 0320 	rsb	r3, r3, #32
 8000c4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c50:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c54:	d502      	bpl.n	8000c5c <__addsf3+0x78>
 8000c56:	4249      	negs	r1, r1
 8000c58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c5c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c60:	d313      	bcc.n	8000c8a <__addsf3+0xa6>
 8000c62:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c66:	d306      	bcc.n	8000c76 <__addsf3+0x92>
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c6e:	f102 0201 	add.w	r2, r2, #1
 8000c72:	2afe      	cmp	r2, #254	; 0xfe
 8000c74:	d251      	bcs.n	8000d1a <__addsf3+0x136>
 8000c76:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c7e:	bf08      	it	eq
 8000c80:	f020 0001 	biceq.w	r0, r0, #1
 8000c84:	ea40 0003 	orr.w	r0, r0, r3
 8000c88:	4770      	bx	lr
 8000c8a:	0049      	lsls	r1, r1, #1
 8000c8c:	eb40 0000 	adc.w	r0, r0, r0
 8000c90:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c94:	f1a2 0201 	sub.w	r2, r2, #1
 8000c98:	d1ed      	bne.n	8000c76 <__addsf3+0x92>
 8000c9a:	fab0 fc80 	clz	ip, r0
 8000c9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ca2:	ebb2 020c 	subs.w	r2, r2, ip
 8000ca6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000caa:	bfaa      	itet	ge
 8000cac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cb0:	4252      	neglt	r2, r2
 8000cb2:	4318      	orrge	r0, r3
 8000cb4:	bfbc      	itt	lt
 8000cb6:	40d0      	lsrlt	r0, r2
 8000cb8:	4318      	orrlt	r0, r3
 8000cba:	4770      	bx	lr
 8000cbc:	f092 0f00 	teq	r2, #0
 8000cc0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cc4:	bf06      	itte	eq
 8000cc6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cca:	3201      	addeq	r2, #1
 8000ccc:	3b01      	subne	r3, #1
 8000cce:	e7b5      	b.n	8000c3c <__addsf3+0x58>
 8000cd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cd8:	bf18      	it	ne
 8000cda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cde:	d021      	beq.n	8000d24 <__addsf3+0x140>
 8000ce0:	ea92 0f03 	teq	r2, r3
 8000ce4:	d004      	beq.n	8000cf0 <__addsf3+0x10c>
 8000ce6:	f092 0f00 	teq	r2, #0
 8000cea:	bf08      	it	eq
 8000cec:	4608      	moveq	r0, r1
 8000cee:	4770      	bx	lr
 8000cf0:	ea90 0f01 	teq	r0, r1
 8000cf4:	bf1c      	itt	ne
 8000cf6:	2000      	movne	r0, #0
 8000cf8:	4770      	bxne	lr
 8000cfa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cfe:	d104      	bne.n	8000d0a <__addsf3+0x126>
 8000d00:	0040      	lsls	r0, r0, #1
 8000d02:	bf28      	it	cs
 8000d04:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d08:	4770      	bx	lr
 8000d0a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d0e:	bf3c      	itt	cc
 8000d10:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d14:	4770      	bxcc	lr
 8000d16:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d1a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d22:	4770      	bx	lr
 8000d24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d28:	bf16      	itet	ne
 8000d2a:	4608      	movne	r0, r1
 8000d2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d30:	4601      	movne	r1, r0
 8000d32:	0242      	lsls	r2, r0, #9
 8000d34:	bf06      	itte	eq
 8000d36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d3a:	ea90 0f01 	teqeq	r0, r1
 8000d3e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_ui2f>:
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e004      	b.n	8000d54 <__aeabi_i2f+0x8>
 8000d4a:	bf00      	nop

08000d4c <__aeabi_i2f>:
 8000d4c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d50:	bf48      	it	mi
 8000d52:	4240      	negmi	r0, r0
 8000d54:	ea5f 0c00 	movs.w	ip, r0
 8000d58:	bf08      	it	eq
 8000d5a:	4770      	bxeq	lr
 8000d5c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d60:	4601      	mov	r1, r0
 8000d62:	f04f 0000 	mov.w	r0, #0
 8000d66:	e01c      	b.n	8000da2 <__aeabi_l2f+0x2a>

08000d68 <__aeabi_ul2f>:
 8000d68:	ea50 0201 	orrs.w	r2, r0, r1
 8000d6c:	bf08      	it	eq
 8000d6e:	4770      	bxeq	lr
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	e00a      	b.n	8000d8c <__aeabi_l2f+0x14>
 8000d76:	bf00      	nop

08000d78 <__aeabi_l2f>:
 8000d78:	ea50 0201 	orrs.w	r2, r0, r1
 8000d7c:	bf08      	it	eq
 8000d7e:	4770      	bxeq	lr
 8000d80:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d84:	d502      	bpl.n	8000d8c <__aeabi_l2f+0x14>
 8000d86:	4240      	negs	r0, r0
 8000d88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d8c:	ea5f 0c01 	movs.w	ip, r1
 8000d90:	bf02      	ittt	eq
 8000d92:	4684      	moveq	ip, r0
 8000d94:	4601      	moveq	r1, r0
 8000d96:	2000      	moveq	r0, #0
 8000d98:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d9c:	bf08      	it	eq
 8000d9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000da2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000da6:	fabc f28c 	clz	r2, ip
 8000daa:	3a08      	subs	r2, #8
 8000dac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000db0:	db10      	blt.n	8000dd4 <__aeabi_l2f+0x5c>
 8000db2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db6:	4463      	add	r3, ip
 8000db8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dbc:	f1c2 0220 	rsb	r2, r2, #32
 8000dc0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc8:	eb43 0002 	adc.w	r0, r3, r2
 8000dcc:	bf08      	it	eq
 8000dce:	f020 0001 	biceq.w	r0, r0, #1
 8000dd2:	4770      	bx	lr
 8000dd4:	f102 0220 	add.w	r2, r2, #32
 8000dd8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ddc:	f1c2 0220 	rsb	r2, r2, #32
 8000de0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000de4:	fa21 f202 	lsr.w	r2, r1, r2
 8000de8:	eb43 0002 	adc.w	r0, r3, r2
 8000dec:	bf08      	it	eq
 8000dee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df2:	4770      	bx	lr

08000df4 <__aeabi_fmul>:
 8000df4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dfc:	bf1e      	ittt	ne
 8000dfe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e02:	ea92 0f0c 	teqne	r2, ip
 8000e06:	ea93 0f0c 	teqne	r3, ip
 8000e0a:	d06f      	beq.n	8000eec <__aeabi_fmul+0xf8>
 8000e0c:	441a      	add	r2, r3
 8000e0e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e12:	0240      	lsls	r0, r0, #9
 8000e14:	bf18      	it	ne
 8000e16:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e1a:	d01e      	beq.n	8000e5a <__aeabi_fmul+0x66>
 8000e1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e20:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e24:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e28:	fba0 3101 	umull	r3, r1, r0, r1
 8000e2c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e30:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e34:	bf3e      	ittt	cc
 8000e36:	0049      	lslcc	r1, r1, #1
 8000e38:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e3c:	005b      	lslcc	r3, r3, #1
 8000e3e:	ea40 0001 	orr.w	r0, r0, r1
 8000e42:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e46:	2afd      	cmp	r2, #253	; 0xfd
 8000e48:	d81d      	bhi.n	8000e86 <__aeabi_fmul+0x92>
 8000e4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e52:	bf08      	it	eq
 8000e54:	f020 0001 	biceq.w	r0, r0, #1
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e62:	bf08      	it	eq
 8000e64:	0249      	lsleq	r1, r1, #9
 8000e66:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e6a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e6e:	3a7f      	subs	r2, #127	; 0x7f
 8000e70:	bfc2      	ittt	gt
 8000e72:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e76:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e7a:	4770      	bxgt	lr
 8000e7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e80:	f04f 0300 	mov.w	r3, #0
 8000e84:	3a01      	subs	r2, #1
 8000e86:	dc5d      	bgt.n	8000f44 <__aeabi_fmul+0x150>
 8000e88:	f112 0f19 	cmn.w	r2, #25
 8000e8c:	bfdc      	itt	le
 8000e8e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e92:	4770      	bxle	lr
 8000e94:	f1c2 0200 	rsb	r2, r2, #0
 8000e98:	0041      	lsls	r1, r0, #1
 8000e9a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e9e:	f1c2 0220 	rsb	r2, r2, #32
 8000ea2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ea6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eaa:	f140 0000 	adc.w	r0, r0, #0
 8000eae:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eb2:	bf08      	it	eq
 8000eb4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eb8:	4770      	bx	lr
 8000eba:	f092 0f00 	teq	r2, #0
 8000ebe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ec2:	bf02      	ittt	eq
 8000ec4:	0040      	lsleq	r0, r0, #1
 8000ec6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eca:	3a01      	subeq	r2, #1
 8000ecc:	d0f9      	beq.n	8000ec2 <__aeabi_fmul+0xce>
 8000ece:	ea40 000c 	orr.w	r0, r0, ip
 8000ed2:	f093 0f00 	teq	r3, #0
 8000ed6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eda:	bf02      	ittt	eq
 8000edc:	0049      	lsleq	r1, r1, #1
 8000ede:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ee2:	3b01      	subeq	r3, #1
 8000ee4:	d0f9      	beq.n	8000eda <__aeabi_fmul+0xe6>
 8000ee6:	ea41 010c 	orr.w	r1, r1, ip
 8000eea:	e78f      	b.n	8000e0c <__aeabi_fmul+0x18>
 8000eec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	bf18      	it	ne
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d00a      	beq.n	8000f12 <__aeabi_fmul+0x11e>
 8000efc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f00:	bf18      	it	ne
 8000f02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f06:	d1d8      	bne.n	8000eba <__aeabi_fmul+0xc6>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	4770      	bx	lr
 8000f12:	f090 0f00 	teq	r0, #0
 8000f16:	bf17      	itett	ne
 8000f18:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f1c:	4608      	moveq	r0, r1
 8000f1e:	f091 0f00 	teqne	r1, #0
 8000f22:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f26:	d014      	beq.n	8000f52 <__aeabi_fmul+0x15e>
 8000f28:	ea92 0f0c 	teq	r2, ip
 8000f2c:	d101      	bne.n	8000f32 <__aeabi_fmul+0x13e>
 8000f2e:	0242      	lsls	r2, r0, #9
 8000f30:	d10f      	bne.n	8000f52 <__aeabi_fmul+0x15e>
 8000f32:	ea93 0f0c 	teq	r3, ip
 8000f36:	d103      	bne.n	8000f40 <__aeabi_fmul+0x14c>
 8000f38:	024b      	lsls	r3, r1, #9
 8000f3a:	bf18      	it	ne
 8000f3c:	4608      	movne	r0, r1
 8000f3e:	d108      	bne.n	8000f52 <__aeabi_fmul+0x15e>
 8000f40:	ea80 0001 	eor.w	r0, r0, r1
 8000f44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f50:	4770      	bx	lr
 8000f52:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f56:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f5a:	4770      	bx	lr

08000f5c <__aeabi_fdiv>:
 8000f5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f64:	bf1e      	ittt	ne
 8000f66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f6a:	ea92 0f0c 	teqne	r2, ip
 8000f6e:	ea93 0f0c 	teqne	r3, ip
 8000f72:	d069      	beq.n	8001048 <__aeabi_fdiv+0xec>
 8000f74:	eba2 0203 	sub.w	r2, r2, r3
 8000f78:	ea80 0c01 	eor.w	ip, r0, r1
 8000f7c:	0249      	lsls	r1, r1, #9
 8000f7e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f82:	d037      	beq.n	8000ff4 <__aeabi_fdiv+0x98>
 8000f84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f88:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f8c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f94:	428b      	cmp	r3, r1
 8000f96:	bf38      	it	cc
 8000f98:	005b      	lslcc	r3, r3, #1
 8000f9a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f9e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fa2:	428b      	cmp	r3, r1
 8000fa4:	bf24      	itt	cs
 8000fa6:	1a5b      	subcs	r3, r3, r1
 8000fa8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fac:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fb0:	bf24      	itt	cs
 8000fb2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fb6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fba:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fbe:	bf24      	itt	cs
 8000fc0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fc4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fc8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fcc:	bf24      	itt	cs
 8000fce:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fd2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fd6:	011b      	lsls	r3, r3, #4
 8000fd8:	bf18      	it	ne
 8000fda:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fde:	d1e0      	bne.n	8000fa2 <__aeabi_fdiv+0x46>
 8000fe0:	2afd      	cmp	r2, #253	; 0xfd
 8000fe2:	f63f af50 	bhi.w	8000e86 <__aeabi_fmul+0x92>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fec:	bf08      	it	eq
 8000fee:	f020 0001 	biceq.w	r0, r0, #1
 8000ff2:	4770      	bx	lr
 8000ff4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ff8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ffc:	327f      	adds	r2, #127	; 0x7f
 8000ffe:	bfc2      	ittt	gt
 8001000:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001004:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001008:	4770      	bxgt	lr
 800100a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	3a01      	subs	r2, #1
 8001014:	e737      	b.n	8000e86 <__aeabi_fmul+0x92>
 8001016:	f092 0f00 	teq	r2, #0
 800101a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800101e:	bf02      	ittt	eq
 8001020:	0040      	lsleq	r0, r0, #1
 8001022:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001026:	3a01      	subeq	r2, #1
 8001028:	d0f9      	beq.n	800101e <__aeabi_fdiv+0xc2>
 800102a:	ea40 000c 	orr.w	r0, r0, ip
 800102e:	f093 0f00 	teq	r3, #0
 8001032:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001036:	bf02      	ittt	eq
 8001038:	0049      	lsleq	r1, r1, #1
 800103a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800103e:	3b01      	subeq	r3, #1
 8001040:	d0f9      	beq.n	8001036 <__aeabi_fdiv+0xda>
 8001042:	ea41 010c 	orr.w	r1, r1, ip
 8001046:	e795      	b.n	8000f74 <__aeabi_fdiv+0x18>
 8001048:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800104c:	ea92 0f0c 	teq	r2, ip
 8001050:	d108      	bne.n	8001064 <__aeabi_fdiv+0x108>
 8001052:	0242      	lsls	r2, r0, #9
 8001054:	f47f af7d 	bne.w	8000f52 <__aeabi_fmul+0x15e>
 8001058:	ea93 0f0c 	teq	r3, ip
 800105c:	f47f af70 	bne.w	8000f40 <__aeabi_fmul+0x14c>
 8001060:	4608      	mov	r0, r1
 8001062:	e776      	b.n	8000f52 <__aeabi_fmul+0x15e>
 8001064:	ea93 0f0c 	teq	r3, ip
 8001068:	d104      	bne.n	8001074 <__aeabi_fdiv+0x118>
 800106a:	024b      	lsls	r3, r1, #9
 800106c:	f43f af4c 	beq.w	8000f08 <__aeabi_fmul+0x114>
 8001070:	4608      	mov	r0, r1
 8001072:	e76e      	b.n	8000f52 <__aeabi_fmul+0x15e>
 8001074:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001078:	bf18      	it	ne
 800107a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800107e:	d1ca      	bne.n	8001016 <__aeabi_fdiv+0xba>
 8001080:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001084:	f47f af5c 	bne.w	8000f40 <__aeabi_fmul+0x14c>
 8001088:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800108c:	f47f af3c 	bne.w	8000f08 <__aeabi_fmul+0x114>
 8001090:	e75f      	b.n	8000f52 <__aeabi_fmul+0x15e>
 8001092:	bf00      	nop

08001094 <__aeabi_f2iz>:
 8001094:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001098:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800109c:	d30f      	bcc.n	80010be <__aeabi_f2iz+0x2a>
 800109e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010a2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010a6:	d90d      	bls.n	80010c4 <__aeabi_f2iz+0x30>
 80010a8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010b0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010b4:	fa23 f002 	lsr.w	r0, r3, r2
 80010b8:	bf18      	it	ne
 80010ba:	4240      	negne	r0, r0
 80010bc:	4770      	bx	lr
 80010be:	f04f 0000 	mov.w	r0, #0
 80010c2:	4770      	bx	lr
 80010c4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010c8:	d101      	bne.n	80010ce <__aeabi_f2iz+0x3a>
 80010ca:	0242      	lsls	r2, r0, #9
 80010cc:	d105      	bne.n	80010da <__aeabi_f2iz+0x46>
 80010ce:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010d2:	bf08      	it	eq
 80010d4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010d8:	4770      	bx	lr
 80010da:	f04f 0000 	mov.w	r0, #0
 80010de:	4770      	bx	lr

080010e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010e4:	2003      	movs	r0, #3
 80010e6:	f000 fc35 	bl	8001954 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ea:	2000      	movs	r0, #0
 80010ec:	f000 f806 	bl	80010fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010f0:	f004 fc40 	bl	8005974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001104:	4b12      	ldr	r3, [pc, #72]	; (8001150 <HAL_InitTick+0x54>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b12      	ldr	r3, [pc, #72]	; (8001154 <HAL_InitTick+0x58>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001112:	fbb3 f3f1 	udiv	r3, r3, r1
 8001116:	fbb2 f3f3 	udiv	r3, r2, r3
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fc4f 	bl	80019be <HAL_SYSTICK_Config>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e00e      	b.n	8001148 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2b0f      	cmp	r3, #15
 800112e:	d80a      	bhi.n	8001146 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001130:	2200      	movs	r2, #0
 8001132:	6879      	ldr	r1, [r7, #4]
 8001134:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001138:	f000 fc17 	bl	800196a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800113c:	4a06      	ldr	r2, [pc, #24]	; (8001158 <HAL_InitTick+0x5c>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001142:	2300      	movs	r3, #0
 8001144:	e000      	b.n	8001148 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000008 	.word	0x20000008
 8001154:	20000004 	.word	0x20000004
 8001158:	20000000 	.word	0x20000000

0800115c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001160:	4b05      	ldr	r3, [pc, #20]	; (8001178 <HAL_IncTick+0x1c>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	4b05      	ldr	r3, [pc, #20]	; (800117c <HAL_IncTick+0x20>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4413      	add	r3, r2
 800116c:	4a03      	ldr	r2, [pc, #12]	; (800117c <HAL_IncTick+0x20>)
 800116e:	6013      	str	r3, [r2, #0]
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	20000004 	.word	0x20000004
 800117c:	200000a8 	.word	0x200000a8

08001180 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  return uwTick;
 8001184:	4b02      	ldr	r3, [pc, #8]	; (8001190 <HAL_GetTick+0x10>)
 8001186:	681b      	ldr	r3, [r3, #0]
}
 8001188:	4618      	mov	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr
 8001190:	200000a8 	.word	0x200000a8

08001194 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 800119e:	2300      	movs	r3, #0
 80011a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80011a2:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <HAL_SetTickFreq+0x3c>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	79fa      	ldrb	r2, [r7, #7]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d00c      	beq.n	80011c6 <HAL_SetTickFreq+0x32>
  {
    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <HAL_SetTickFreq+0x40>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff ffa3 	bl	80010fc <HAL_InitTick>
 80011b6:	4603      	mov	r3, r0
 80011b8:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <HAL_SetTickFreq+0x32>
    {
      uwTickFreq = Freq;
 80011c0:	4a03      	ldr	r2, [pc, #12]	; (80011d0 <HAL_SetTickFreq+0x3c>)
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000004 	.word	0x20000004
 80011d4:	20000000 	.word	0x20000000

080011d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011e0:	f7ff ffce 	bl	8001180 <HAL_GetTick>
 80011e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011f0:	d005      	beq.n	80011fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011f2:	4b09      	ldr	r3, [pc, #36]	; (8001218 <HAL_Delay+0x40>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4413      	add	r3, r2
 80011fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011fe:	bf00      	nop
 8001200:	f7ff ffbe 	bl	8001180 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	68fa      	ldr	r2, [r7, #12]
 800120c:	429a      	cmp	r2, r3
 800120e:	d8f7      	bhi.n	8001200 <HAL_Delay+0x28>
  {
  }
}
 8001210:	bf00      	nop
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000004 	.word	0x20000004

0800121c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001224:	2300      	movs	r3, #0
 8001226:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001228:	2300      	movs	r3, #0
 800122a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800122c:	2300      	movs	r3, #0
 800122e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d101      	bne.n	800123e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e0be      	b.n	80013bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001248:	2b00      	cmp	r3, #0
 800124a:	d109      	bne.n	8001260 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f004 fbbc 	bl	80059d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 fa71 	bl	8001748 <ADC_ConversionStop_Disable>
 8001266:	4603      	mov	r3, r0
 8001268:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800126e:	f003 0310 	and.w	r3, r3, #16
 8001272:	2b00      	cmp	r3, #0
 8001274:	f040 8099 	bne.w	80013aa <HAL_ADC_Init+0x18e>
 8001278:	7dfb      	ldrb	r3, [r7, #23]
 800127a:	2b00      	cmp	r3, #0
 800127c:	f040 8095 	bne.w	80013aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001284:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001288:	f023 0302 	bic.w	r3, r3, #2
 800128c:	f043 0202 	orr.w	r2, r3, #2
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800129c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	7b1b      	ldrb	r3, [r3, #12]
 80012a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80012a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012b4:	d003      	beq.n	80012be <HAL_ADC_Init+0xa2>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d102      	bne.n	80012c4 <HAL_ADC_Init+0xa8>
 80012be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012c2:	e000      	b.n	80012c6 <HAL_ADC_Init+0xaa>
 80012c4:	2300      	movs	r3, #0
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	7d1b      	ldrb	r3, [r3, #20]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d119      	bne.n	8001308 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	7b1b      	ldrb	r3, [r3, #12]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d109      	bne.n	80012f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	035a      	lsls	r2, r3, #13
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012ec:	613b      	str	r3, [r7, #16]
 80012ee:	e00b      	b.n	8001308 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012f4:	f043 0220 	orr.w	r2, r3, #32
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001300:	f043 0201 	orr.w	r2, r3, #1
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	430a      	orrs	r2, r1
 800131a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689a      	ldr	r2, [r3, #8]
 8001322:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <HAL_ADC_Init+0x1a8>)
 8001324:	4013      	ands	r3, r2
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	6812      	ldr	r2, [r2, #0]
 800132a:	68b9      	ldr	r1, [r7, #8]
 800132c:	430b      	orrs	r3, r1
 800132e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001338:	d003      	beq.n	8001342 <HAL_ADC_Init+0x126>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d104      	bne.n	800134c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	3b01      	subs	r3, #1
 8001348:	051b      	lsls	r3, r3, #20
 800134a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001352:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	430a      	orrs	r2, r1
 800135e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	4b18      	ldr	r3, [pc, #96]	; (80013c8 <HAL_ADC_Init+0x1ac>)
 8001368:	4013      	ands	r3, r2
 800136a:	68ba      	ldr	r2, [r7, #8]
 800136c:	429a      	cmp	r2, r3
 800136e:	d10b      	bne.n	8001388 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800137a:	f023 0303 	bic.w	r3, r3, #3
 800137e:	f043 0201 	orr.w	r2, r3, #1
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001386:	e018      	b.n	80013ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800138c:	f023 0312 	bic.w	r3, r3, #18
 8001390:	f043 0210 	orr.w	r2, r3, #16
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800139c:	f043 0201 	orr.w	r2, r3, #1
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013a8:	e007      	b.n	80013ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ae:	f043 0210 	orr.w	r2, r3, #16
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	ffe1f7fd 	.word	0xffe1f7fd
 80013c8:	ff1f0efe 	.word	0xff1f0efe

080013cc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d4:	2300      	movs	r3, #0
 80013d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d101      	bne.n	80013e6 <HAL_ADC_Start+0x1a>
 80013e2:	2302      	movs	r3, #2
 80013e4:	e062      	b.n	80014ac <HAL_ADC_Start+0xe0>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2201      	movs	r2, #1
 80013ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	f000 f958 	bl	80016a4 <ADC_Enable>
 80013f4:	4603      	mov	r3, r0
 80013f6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d151      	bne.n	80014a2 <HAL_ADC_Start+0xd6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001406:	f023 0301 	bic.w	r3, r3, #1
 800140a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	629a      	str	r2, [r3, #40]	; 0x28
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001416:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001428:	2b00      	cmp	r3, #0
 800142a:	d007      	beq.n	800143c <HAL_ADC_Start+0x70>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001430:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001434:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	629a      	str	r2, [r3, #40]	; 0x28
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001440:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <HAL_ADC_Start+0x8a>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800144c:	f023 0206 	bic.w	r2, r3, #6
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	62da      	str	r2, [r3, #44]	; 0x2c
 8001454:	e002      	b.n	800145c <HAL_ADC_Start+0x90>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2200      	movs	r2, #0
 8001460:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f06f 0202 	mvn.w	r2, #2
 800146c:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001478:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800147c:	d108      	bne.n	8001490 <HAL_ADC_Start+0xc4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	689a      	ldr	r2, [r3, #8]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	e00c      	b.n	80014aa <HAL_ADC_Start+0xde>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	e003      	b.n	80014aa <HAL_ADC_Start+0xde>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80014b4:	b480      	push	{r7}
 80014b6:	b085      	sub	sp, #20
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014be:	2300      	movs	r3, #0
 80014c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d101      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x20>
 80014d0:	2302      	movs	r3, #2
 80014d2:	e0dc      	b.n	800168e <HAL_ADC_ConfigChannel+0x1da>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2201      	movs	r2, #1
 80014d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	2b06      	cmp	r3, #6
 80014e2:	d81c      	bhi.n	800151e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	3b05      	subs	r3, #5
 80014f6:	221f      	movs	r2, #31
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	43db      	mvns	r3, r3
 80014fe:	4019      	ands	r1, r3
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	6818      	ldr	r0, [r3, #0]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685a      	ldr	r2, [r3, #4]
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	3b05      	subs	r3, #5
 8001510:	fa00 f203 	lsl.w	r2, r0, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	635a      	str	r2, [r3, #52]	; 0x34
 800151c:	e03c      	b.n	8001598 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b0c      	cmp	r3, #12
 8001524:	d81c      	bhi.n	8001560 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685a      	ldr	r2, [r3, #4]
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	3b23      	subs	r3, #35	; 0x23
 8001538:	221f      	movs	r2, #31
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	4019      	ands	r1, r3
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	6818      	ldr	r0, [r3, #0]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	3b23      	subs	r3, #35	; 0x23
 8001552:	fa00 f203 	lsl.w	r2, r0, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	430a      	orrs	r2, r1
 800155c:	631a      	str	r2, [r3, #48]	; 0x30
 800155e:	e01b      	b.n	8001598 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	4613      	mov	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	3b41      	subs	r3, #65	; 0x41
 8001572:	221f      	movs	r2, #31
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	4019      	ands	r1, r3
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	4613      	mov	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	4413      	add	r3, r2
 800158a:	3b41      	subs	r3, #65	; 0x41
 800158c:	fa00 f203 	lsl.w	r2, r0, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	430a      	orrs	r2, r1
 8001596:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b09      	cmp	r3, #9
 800159e:	d91c      	bls.n	80015da <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	68d9      	ldr	r1, [r3, #12]
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	4613      	mov	r3, r2
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	4413      	add	r3, r2
 80015b0:	3b1e      	subs	r3, #30
 80015b2:	2207      	movs	r2, #7
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	4019      	ands	r1, r3
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	6898      	ldr	r0, [r3, #8]
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	3b1e      	subs	r3, #30
 80015cc:	fa00 f203 	lsl.w	r2, r0, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	430a      	orrs	r2, r1
 80015d6:	60da      	str	r2, [r3, #12]
 80015d8:	e019      	b.n	800160e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	6919      	ldr	r1, [r3, #16]
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4613      	mov	r3, r2
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	4413      	add	r3, r2
 80015ea:	2207      	movs	r2, #7
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43db      	mvns	r3, r3
 80015f2:	4019      	ands	r1, r3
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	6898      	ldr	r0, [r3, #8]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4613      	mov	r3, r2
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4413      	add	r3, r2
 8001602:	fa00 f203 	lsl.w	r2, r0, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	430a      	orrs	r2, r1
 800160c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2b10      	cmp	r3, #16
 8001614:	d003      	beq.n	800161e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800161a:	2b11      	cmp	r3, #17
 800161c:	d132      	bne.n	8001684 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a1d      	ldr	r2, [pc, #116]	; (8001698 <HAL_ADC_ConfigChannel+0x1e4>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d125      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d126      	bne.n	8001684 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001644:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2b10      	cmp	r3, #16
 800164c:	d11a      	bne.n	8001684 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800164e:	4b13      	ldr	r3, [pc, #76]	; (800169c <HAL_ADC_ConfigChannel+0x1e8>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a13      	ldr	r2, [pc, #76]	; (80016a0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001654:	fba2 2303 	umull	r2, r3, r2, r3
 8001658:	0c9a      	lsrs	r2, r3, #18
 800165a:	4613      	mov	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001664:	e002      	b.n	800166c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	3b01      	subs	r3, #1
 800166a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f9      	bne.n	8001666 <HAL_ADC_ConfigChannel+0x1b2>
 8001672:	e007      	b.n	8001684 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001678:	f043 0220 	orr.w	r2, r3, #32
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800168c:	7bfb      	ldrb	r3, [r7, #15]
}
 800168e:	4618      	mov	r0, r3
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr
 8001698:	40012400 	.word	0x40012400
 800169c:	20000008 	.word	0x20000008
 80016a0:	431bde83 	.word	0x431bde83

080016a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d039      	beq.n	8001736 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f042 0201 	orr.w	r2, r2, #1
 80016d0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016d2:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <ADC_Enable+0x9c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a1b      	ldr	r2, [pc, #108]	; (8001744 <ADC_Enable+0xa0>)
 80016d8:	fba2 2303 	umull	r2, r3, r2, r3
 80016dc:	0c9b      	lsrs	r3, r3, #18
 80016de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80016e0:	e002      	b.n	80016e8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	3b01      	subs	r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1f9      	bne.n	80016e2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80016ee:	f7ff fd47 	bl	8001180 <HAL_GetTick>
 80016f2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80016f4:	e018      	b.n	8001728 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80016f6:	f7ff fd43 	bl	8001180 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d911      	bls.n	8001728 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001708:	f043 0210 	orr.w	r2, r3, #16
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001714:	f043 0201 	orr.w	r2, r3, #1
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e007      	b.n	8001738 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	2b01      	cmp	r3, #1
 8001734:	d1df      	bne.n	80016f6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000008 	.word	0x20000008
 8001744:	431bde83 	.word	0x431bde83

08001748 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b01      	cmp	r3, #1
 8001760:	d127      	bne.n	80017b2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f022 0201 	bic.w	r2, r2, #1
 8001770:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001772:	f7ff fd05 	bl	8001180 <HAL_GetTick>
 8001776:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001778:	e014      	b.n	80017a4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800177a:	f7ff fd01 	bl	8001180 <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	2b02      	cmp	r3, #2
 8001786:	d90d      	bls.n	80017a4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800178c:	f043 0210 	orr.w	r2, r3, #16
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001798:	f043 0201 	orr.w	r2, r3, #1
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e007      	b.n	80017b4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d0e3      	beq.n	800177a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <__NVIC_SetPriorityGrouping+0x44>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017d8:	4013      	ands	r3, r2
 80017da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ee:	4a04      	ldr	r2, [pc, #16]	; (8001800 <__NVIC_SetPriorityGrouping+0x44>)
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	60d3      	str	r3, [r2, #12]
}
 80017f4:	bf00      	nop
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bc80      	pop	{r7}
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001808:	4b04      	ldr	r3, [pc, #16]	; (800181c <__NVIC_GetPriorityGrouping+0x18>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	f003 0307 	and.w	r3, r3, #7
}
 8001812:	4618      	mov	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	2b00      	cmp	r3, #0
 8001830:	db0b      	blt.n	800184a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	f003 021f 	and.w	r2, r3, #31
 8001838:	4906      	ldr	r1, [pc, #24]	; (8001854 <__NVIC_EnableIRQ+0x34>)
 800183a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183e:	095b      	lsrs	r3, r3, #5
 8001840:	2001      	movs	r0, #1
 8001842:	fa00 f202 	lsl.w	r2, r0, r2
 8001846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr
 8001854:	e000e100 	.word	0xe000e100

08001858 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	6039      	str	r1, [r7, #0]
 8001862:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001868:	2b00      	cmp	r3, #0
 800186a:	db0a      	blt.n	8001882 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	b2da      	uxtb	r2, r3
 8001870:	490c      	ldr	r1, [pc, #48]	; (80018a4 <__NVIC_SetPriority+0x4c>)
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	0112      	lsls	r2, r2, #4
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	440b      	add	r3, r1
 800187c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001880:	e00a      	b.n	8001898 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	b2da      	uxtb	r2, r3
 8001886:	4908      	ldr	r1, [pc, #32]	; (80018a8 <__NVIC_SetPriority+0x50>)
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	3b04      	subs	r3, #4
 8001890:	0112      	lsls	r2, r2, #4
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	440b      	add	r3, r1
 8001896:	761a      	strb	r2, [r3, #24]
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	e000e100 	.word	0xe000e100
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b089      	sub	sp, #36	; 0x24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	f1c3 0307 	rsb	r3, r3, #7
 80018c6:	2b04      	cmp	r3, #4
 80018c8:	bf28      	it	cs
 80018ca:	2304      	movcs	r3, #4
 80018cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	3304      	adds	r3, #4
 80018d2:	2b06      	cmp	r3, #6
 80018d4:	d902      	bls.n	80018dc <NVIC_EncodePriority+0x30>
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	3b03      	subs	r3, #3
 80018da:	e000      	b.n	80018de <NVIC_EncodePriority+0x32>
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	43da      	mvns	r2, r3
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	401a      	ands	r2, r3
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	fa01 f303 	lsl.w	r3, r1, r3
 80018fe:	43d9      	mvns	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001904:	4313      	orrs	r3, r2
         );
}
 8001906:	4618      	mov	r0, r3
 8001908:	3724      	adds	r7, #36	; 0x24
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3b01      	subs	r3, #1
 800191c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001920:	d301      	bcc.n	8001926 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001922:	2301      	movs	r3, #1
 8001924:	e00f      	b.n	8001946 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001926:	4a0a      	ldr	r2, [pc, #40]	; (8001950 <SysTick_Config+0x40>)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	3b01      	subs	r3, #1
 800192c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800192e:	210f      	movs	r1, #15
 8001930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001934:	f7ff ff90 	bl	8001858 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001938:	4b05      	ldr	r3, [pc, #20]	; (8001950 <SysTick_Config+0x40>)
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800193e:	4b04      	ldr	r3, [pc, #16]	; (8001950 <SysTick_Config+0x40>)
 8001940:	2207      	movs	r2, #7
 8001942:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	e000e010 	.word	0xe000e010

08001954 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff ff2d 	bl	80017bc <__NVIC_SetPriorityGrouping>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800196a:	b580      	push	{r7, lr}
 800196c:	b086      	sub	sp, #24
 800196e:	af00      	add	r7, sp, #0
 8001970:	4603      	mov	r3, r0
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]
 8001976:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800197c:	f7ff ff42 	bl	8001804 <__NVIC_GetPriorityGrouping>
 8001980:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	68b9      	ldr	r1, [r7, #8]
 8001986:	6978      	ldr	r0, [r7, #20]
 8001988:	f7ff ff90 	bl	80018ac <NVIC_EncodePriority>
 800198c:	4602      	mov	r2, r0
 800198e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001992:	4611      	mov	r1, r2
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff5f 	bl	8001858 <__NVIC_SetPriority>
}
 800199a:	bf00      	nop
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	4603      	mov	r3, r0
 80019aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff ff35 	bl	8001820 <__NVIC_EnableIRQ>
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ffa2 	bl	8001910 <SysTick_Config>
 80019cc:	4603      	mov	r3, r0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d8:	b480      	push	{r7}
 80019da:	b08b      	sub	sp, #44	; 0x2c
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019e2:	2300      	movs	r3, #0
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019e6:	2300      	movs	r3, #0
 80019e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ea:	e127      	b.n	8001c3c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019ec:	2201      	movs	r2, #1
 80019ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	69fa      	ldr	r2, [r7, #28]
 80019fc:	4013      	ands	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	f040 8116 	bne.w	8001c36 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b12      	cmp	r3, #18
 8001a10:	d034      	beq.n	8001a7c <HAL_GPIO_Init+0xa4>
 8001a12:	2b12      	cmp	r3, #18
 8001a14:	d80d      	bhi.n	8001a32 <HAL_GPIO_Init+0x5a>
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d02b      	beq.n	8001a72 <HAL_GPIO_Init+0x9a>
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d804      	bhi.n	8001a28 <HAL_GPIO_Init+0x50>
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d031      	beq.n	8001a86 <HAL_GPIO_Init+0xae>
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d01c      	beq.n	8001a60 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a26:	e048      	b.n	8001aba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001a28:	2b03      	cmp	r3, #3
 8001a2a:	d043      	beq.n	8001ab4 <HAL_GPIO_Init+0xdc>
 8001a2c:	2b11      	cmp	r3, #17
 8001a2e:	d01b      	beq.n	8001a68 <HAL_GPIO_Init+0x90>
          break;
 8001a30:	e043      	b.n	8001aba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001a32:	4a89      	ldr	r2, [pc, #548]	; (8001c58 <HAL_GPIO_Init+0x280>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d026      	beq.n	8001a86 <HAL_GPIO_Init+0xae>
 8001a38:	4a87      	ldr	r2, [pc, #540]	; (8001c58 <HAL_GPIO_Init+0x280>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d806      	bhi.n	8001a4c <HAL_GPIO_Init+0x74>
 8001a3e:	4a87      	ldr	r2, [pc, #540]	; (8001c5c <HAL_GPIO_Init+0x284>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d020      	beq.n	8001a86 <HAL_GPIO_Init+0xae>
 8001a44:	4a86      	ldr	r2, [pc, #536]	; (8001c60 <HAL_GPIO_Init+0x288>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d01d      	beq.n	8001a86 <HAL_GPIO_Init+0xae>
          break;
 8001a4a:	e036      	b.n	8001aba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001a4c:	4a85      	ldr	r2, [pc, #532]	; (8001c64 <HAL_GPIO_Init+0x28c>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d019      	beq.n	8001a86 <HAL_GPIO_Init+0xae>
 8001a52:	4a85      	ldr	r2, [pc, #532]	; (8001c68 <HAL_GPIO_Init+0x290>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d016      	beq.n	8001a86 <HAL_GPIO_Init+0xae>
 8001a58:	4a84      	ldr	r2, [pc, #528]	; (8001c6c <HAL_GPIO_Init+0x294>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d013      	beq.n	8001a86 <HAL_GPIO_Init+0xae>
          break;
 8001a5e:	e02c      	b.n	8001aba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	623b      	str	r3, [r7, #32]
          break;
 8001a66:	e028      	b.n	8001aba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	623b      	str	r3, [r7, #32]
          break;
 8001a70:	e023      	b.n	8001aba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	3308      	adds	r3, #8
 8001a78:	623b      	str	r3, [r7, #32]
          break;
 8001a7a:	e01e      	b.n	8001aba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	330c      	adds	r3, #12
 8001a82:	623b      	str	r3, [r7, #32]
          break;
 8001a84:	e019      	b.n	8001aba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d102      	bne.n	8001a94 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a8e:	2304      	movs	r3, #4
 8001a90:	623b      	str	r3, [r7, #32]
          break;
 8001a92:	e012      	b.n	8001aba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d105      	bne.n	8001aa8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	69fa      	ldr	r2, [r7, #28]
 8001aa4:	611a      	str	r2, [r3, #16]
          break;
 8001aa6:	e008      	b.n	8001aba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	615a      	str	r2, [r3, #20]
          break;
 8001ab2:	e002      	b.n	8001aba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
          break;
 8001ab8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	2bff      	cmp	r3, #255	; 0xff
 8001abe:	d801      	bhi.n	8001ac4 <HAL_GPIO_Init+0xec>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	e001      	b.n	8001ac8 <HAL_GPIO_Init+0xf0>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	2bff      	cmp	r3, #255	; 0xff
 8001ace:	d802      	bhi.n	8001ad6 <HAL_GPIO_Init+0xfe>
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	e002      	b.n	8001adc <HAL_GPIO_Init+0x104>
 8001ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad8:	3b08      	subs	r3, #8
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	210f      	movs	r1, #15
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	401a      	ands	r2, r3
 8001aee:	6a39      	ldr	r1, [r7, #32]
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	fa01 f303 	lsl.w	r3, r1, r3
 8001af6:	431a      	orrs	r2, r3
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 8096 	beq.w	8001c36 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b0a:	4b59      	ldr	r3, [pc, #356]	; (8001c70 <HAL_GPIO_Init+0x298>)
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	4a58      	ldr	r2, [pc, #352]	; (8001c70 <HAL_GPIO_Init+0x298>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6193      	str	r3, [r2, #24]
 8001b16:	4b56      	ldr	r3, [pc, #344]	; (8001c70 <HAL_GPIO_Init+0x298>)
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60bb      	str	r3, [r7, #8]
 8001b20:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b22:	4a54      	ldr	r2, [pc, #336]	; (8001c74 <HAL_GPIO_Init+0x29c>)
 8001b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b26:	089b      	lsrs	r3, r3, #2
 8001b28:	3302      	adds	r3, #2
 8001b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b2e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	220f      	movs	r2, #15
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	4013      	ands	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a4b      	ldr	r2, [pc, #300]	; (8001c78 <HAL_GPIO_Init+0x2a0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_GPIO_Init+0x19e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a4a      	ldr	r2, [pc, #296]	; (8001c7c <HAL_GPIO_Init+0x2a4>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d00d      	beq.n	8001b72 <HAL_GPIO_Init+0x19a>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a49      	ldr	r2, [pc, #292]	; (8001c80 <HAL_GPIO_Init+0x2a8>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d007      	beq.n	8001b6e <HAL_GPIO_Init+0x196>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a48      	ldr	r2, [pc, #288]	; (8001c84 <HAL_GPIO_Init+0x2ac>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d101      	bne.n	8001b6a <HAL_GPIO_Init+0x192>
 8001b66:	2303      	movs	r3, #3
 8001b68:	e006      	b.n	8001b78 <HAL_GPIO_Init+0x1a0>
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	e004      	b.n	8001b78 <HAL_GPIO_Init+0x1a0>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e002      	b.n	8001b78 <HAL_GPIO_Init+0x1a0>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <HAL_GPIO_Init+0x1a0>
 8001b76:	2300      	movs	r3, #0
 8001b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b7a:	f002 0203 	and.w	r2, r2, #3
 8001b7e:	0092      	lsls	r2, r2, #2
 8001b80:	4093      	lsls	r3, r2
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b88:	493a      	ldr	r1, [pc, #232]	; (8001c74 <HAL_GPIO_Init+0x29c>)
 8001b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8c:	089b      	lsrs	r3, r3, #2
 8001b8e:	3302      	adds	r3, #2
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d006      	beq.n	8001bb0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ba2:	4b39      	ldr	r3, [pc, #228]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	4938      	ldr	r1, [pc, #224]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	600b      	str	r3, [r1, #0]
 8001bae:	e006      	b.n	8001bbe <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bb0:	4b35      	ldr	r3, [pc, #212]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	4933      	ldr	r1, [pc, #204]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001bba:	4013      	ands	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d006      	beq.n	8001bd8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bca:	4b2f      	ldr	r3, [pc, #188]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	492e      	ldr	r1, [pc, #184]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	604b      	str	r3, [r1, #4]
 8001bd6:	e006      	b.n	8001be6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bd8:	4b2b      	ldr	r3, [pc, #172]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	43db      	mvns	r3, r3
 8001be0:	4929      	ldr	r1, [pc, #164]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d006      	beq.n	8001c00 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bf2:	4b25      	ldr	r3, [pc, #148]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	4924      	ldr	r1, [pc, #144]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]
 8001bfe:	e006      	b.n	8001c0e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c00:	4b21      	ldr	r3, [pc, #132]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	43db      	mvns	r3, r3
 8001c08:	491f      	ldr	r1, [pc, #124]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d006      	beq.n	8001c28 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c1a:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	491a      	ldr	r1, [pc, #104]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	60cb      	str	r3, [r1, #12]
 8001c26:	e006      	b.n	8001c36 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c28:	4b17      	ldr	r3, [pc, #92]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	4915      	ldr	r1, [pc, #84]	; (8001c88 <HAL_GPIO_Init+0x2b0>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	3301      	adds	r3, #1
 8001c3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c42:	fa22 f303 	lsr.w	r3, r2, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f47f aed0 	bne.w	80019ec <HAL_GPIO_Init+0x14>
  }
}
 8001c4c:	bf00      	nop
 8001c4e:	372c      	adds	r7, #44	; 0x2c
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bc80      	pop	{r7}
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	10210000 	.word	0x10210000
 8001c5c:	10110000 	.word	0x10110000
 8001c60:	10120000 	.word	0x10120000
 8001c64:	10310000 	.word	0x10310000
 8001c68:	10320000 	.word	0x10320000
 8001c6c:	10220000 	.word	0x10220000
 8001c70:	40021000 	.word	0x40021000
 8001c74:	40010000 	.word	0x40010000
 8001c78:	40010800 	.word	0x40010800
 8001c7c:	40010c00 	.word	0x40010c00
 8001c80:	40011000 	.word	0x40011000
 8001c84:	40011400 	.word	0x40011400
 8001c88:	40010400 	.word	0x40010400

08001c8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	460b      	mov	r3, r1
 8001c96:	807b      	strh	r3, [r7, #2]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c9c:	787b      	ldrb	r3, [r7, #1]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d003      	beq.n	8001caa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ca2:	887a      	ldrh	r2, [r7, #2]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ca8:	e003      	b.n	8001cb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001caa:	887b      	ldrh	r3, [r7, #2]
 8001cac:	041a      	lsls	r2, r3, #16
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	611a      	str	r2, [r3, #16]
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr

08001cbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e10f      	b.n	8001eee <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d106      	bne.n	8001ce8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f003 feb4 	bl	8005a50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2224      	movs	r2, #36	; 0x24
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 0201 	bic.w	r2, r2, #1
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d00:	f001 fb02 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 8001d04:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4a7b      	ldr	r2, [pc, #492]	; (8001ef8 <HAL_I2C_Init+0x23c>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d807      	bhi.n	8001d20 <HAL_I2C_Init+0x64>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4a7a      	ldr	r2, [pc, #488]	; (8001efc <HAL_I2C_Init+0x240>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	bf94      	ite	ls
 8001d18:	2301      	movls	r3, #1
 8001d1a:	2300      	movhi	r3, #0
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	e006      	b.n	8001d2e <HAL_I2C_Init+0x72>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4a77      	ldr	r2, [pc, #476]	; (8001f00 <HAL_I2C_Init+0x244>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	bf94      	ite	ls
 8001d28:	2301      	movls	r3, #1
 8001d2a:	2300      	movhi	r3, #0
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e0db      	b.n	8001eee <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	4a72      	ldr	r2, [pc, #456]	; (8001f04 <HAL_I2C_Init+0x248>)
 8001d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3e:	0c9b      	lsrs	r3, r3, #18
 8001d40:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	430a      	orrs	r2, r1
 8001d54:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4a64      	ldr	r2, [pc, #400]	; (8001ef8 <HAL_I2C_Init+0x23c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d802      	bhi.n	8001d70 <HAL_I2C_Init+0xb4>
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	e009      	b.n	8001d84 <HAL_I2C_Init+0xc8>
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d76:	fb02 f303 	mul.w	r3, r2, r3
 8001d7a:	4a63      	ldr	r2, [pc, #396]	; (8001f08 <HAL_I2C_Init+0x24c>)
 8001d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d80:	099b      	lsrs	r3, r3, #6
 8001d82:	3301      	adds	r3, #1
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	430b      	orrs	r3, r1
 8001d8a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d96:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	4956      	ldr	r1, [pc, #344]	; (8001ef8 <HAL_I2C_Init+0x23c>)
 8001da0:	428b      	cmp	r3, r1
 8001da2:	d80d      	bhi.n	8001dc0 <HAL_I2C_Init+0x104>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	1e59      	subs	r1, r3, #1
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	fbb1 f3f3 	udiv	r3, r1, r3
 8001db2:	3301      	adds	r3, #1
 8001db4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	bf38      	it	cc
 8001dbc:	2304      	movcc	r3, #4
 8001dbe:	e04f      	b.n	8001e60 <HAL_I2C_Init+0x1a4>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d111      	bne.n	8001dec <HAL_I2C_Init+0x130>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	1e58      	subs	r0, r3, #1
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6859      	ldr	r1, [r3, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	440b      	add	r3, r1
 8001dd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dda:	3301      	adds	r3, #1
 8001ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	bf0c      	ite	eq
 8001de4:	2301      	moveq	r3, #1
 8001de6:	2300      	movne	r3, #0
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	e012      	b.n	8001e12 <HAL_I2C_Init+0x156>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	1e58      	subs	r0, r3, #1
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6859      	ldr	r1, [r3, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	440b      	add	r3, r1
 8001dfa:	0099      	lsls	r1, r3, #2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e02:	3301      	adds	r3, #1
 8001e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	bf0c      	ite	eq
 8001e0c:	2301      	moveq	r3, #1
 8001e0e:	2300      	movne	r3, #0
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_I2C_Init+0x15e>
 8001e16:	2301      	movs	r3, #1
 8001e18:	e022      	b.n	8001e60 <HAL_I2C_Init+0x1a4>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10e      	bne.n	8001e40 <HAL_I2C_Init+0x184>
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	1e58      	subs	r0, r3, #1
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6859      	ldr	r1, [r3, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	440b      	add	r3, r1
 8001e30:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e34:	3301      	adds	r3, #1
 8001e36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e3e:	e00f      	b.n	8001e60 <HAL_I2C_Init+0x1a4>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	1e58      	subs	r0, r3, #1
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6859      	ldr	r1, [r3, #4]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	0099      	lsls	r1, r3, #2
 8001e50:	440b      	add	r3, r1
 8001e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e56:	3301      	adds	r3, #1
 8001e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	6809      	ldr	r1, [r1, #0]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	69da      	ldr	r2, [r3, #28]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	430a      	orrs	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001e8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6911      	ldr	r1, [r2, #16]
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68d2      	ldr	r2, [r2, #12]
 8001e9a:	4311      	orrs	r1, r2
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	430b      	orrs	r3, r1
 8001ea2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	695a      	ldr	r2, [r3, #20]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f042 0201 	orr.w	r2, r2, #1
 8001ece:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	000186a0 	.word	0x000186a0
 8001efc:	001e847f 	.word	0x001e847f
 8001f00:	003d08ff 	.word	0x003d08ff
 8001f04:	431bde83 	.word	0x431bde83
 8001f08:	10624dd3 	.word	0x10624dd3

08001f0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b088      	sub	sp, #32
 8001f10:	af02      	add	r7, sp, #8
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	607a      	str	r2, [r7, #4]
 8001f16:	461a      	mov	r2, r3
 8001f18:	460b      	mov	r3, r1
 8001f1a:	817b      	strh	r3, [r7, #10]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f20:	f7ff f92e 	bl	8001180 <HAL_GetTick>
 8001f24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b20      	cmp	r3, #32
 8001f30:	f040 80e0 	bne.w	80020f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	2319      	movs	r3, #25
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	4970      	ldr	r1, [pc, #448]	; (8002100 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f000 fc5e 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	e0d3      	b.n	80020f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d101      	bne.n	8001f5c <HAL_I2C_Master_Transmit+0x50>
 8001f58:	2302      	movs	r3, #2
 8001f5a:	e0cc      	b.n	80020f6 <HAL_I2C_Master_Transmit+0x1ea>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d007      	beq.n	8001f82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f042 0201 	orr.w	r2, r2, #1
 8001f80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2221      	movs	r2, #33	; 0x21
 8001f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2210      	movs	r2, #16
 8001f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	893a      	ldrh	r2, [r7, #8]
 8001fb2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fb8:	b29a      	uxth	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	4a50      	ldr	r2, [pc, #320]	; (8002104 <HAL_I2C_Master_Transmit+0x1f8>)
 8001fc2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fc4:	8979      	ldrh	r1, [r7, #10]
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	6a3a      	ldr	r2, [r7, #32]
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f000 fad2 	bl	8002574 <I2C_MasterRequestWrite>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e08d      	b.n	80020f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fda:	2300      	movs	r3, #0
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	695b      	ldr	r3, [r3, #20]
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001ff0:	e066      	b.n	80020c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ff2:	697a      	ldr	r2, [r7, #20]
 8001ff4:	6a39      	ldr	r1, [r7, #32]
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f000 fcd8 	bl	80029ac <I2C_WaitOnTXEFlagUntilTimeout>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00d      	beq.n	800201e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	2b04      	cmp	r3, #4
 8002008:	d107      	bne.n	800201a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002018:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e06b      	b.n	80020f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002022:	781a      	ldrb	r2, [r3, #0]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202e:	1c5a      	adds	r2, r3, #1
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002038:	b29b      	uxth	r3, r3
 800203a:	3b01      	subs	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002046:	3b01      	subs	r3, #1
 8002048:	b29a      	uxth	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b04      	cmp	r3, #4
 800205a:	d11b      	bne.n	8002094 <HAL_I2C_Master_Transmit+0x188>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002060:	2b00      	cmp	r3, #0
 8002062:	d017      	beq.n	8002094 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002068:	781a      	ldrb	r2, [r3, #0]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800207e:	b29b      	uxth	r3, r3
 8002080:	3b01      	subs	r3, #1
 8002082:	b29a      	uxth	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208c:	3b01      	subs	r3, #1
 800208e:	b29a      	uxth	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	6a39      	ldr	r1, [r7, #32]
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 fcc8 	bl	8002a2e <I2C_WaitOnBTFFlagUntilTimeout>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00d      	beq.n	80020c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	2b04      	cmp	r3, #4
 80020aa:	d107      	bne.n	80020bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e01a      	b.n	80020f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d194      	bne.n	8001ff2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80020f0:	2300      	movs	r3, #0
 80020f2:	e000      	b.n	80020f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80020f4:	2302      	movs	r3, #2
  }
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	00100002 	.word	0x00100002
 8002104:	ffff0000 	.word	0xffff0000

08002108 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08c      	sub	sp, #48	; 0x30
 800210c:	af02      	add	r7, sp, #8
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	4608      	mov	r0, r1
 8002112:	4611      	mov	r1, r2
 8002114:	461a      	mov	r2, r3
 8002116:	4603      	mov	r3, r0
 8002118:	817b      	strh	r3, [r7, #10]
 800211a:	460b      	mov	r3, r1
 800211c:	813b      	strh	r3, [r7, #8]
 800211e:	4613      	mov	r3, r2
 8002120:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002122:	f7ff f82d 	bl	8001180 <HAL_GetTick>
 8002126:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b20      	cmp	r3, #32
 8002132:	f040 8218 	bne.w	8002566 <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	2319      	movs	r3, #25
 800213c:	2201      	movs	r2, #1
 800213e:	4981      	ldr	r1, [pc, #516]	; (8002344 <HAL_I2C_Mem_Read+0x23c>)
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 fb5d 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800214c:	2302      	movs	r3, #2
 800214e:	e20b      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_I2C_Mem_Read+0x56>
 800215a:	2302      	movs	r3, #2
 800215c:	e204      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	2b01      	cmp	r3, #1
 8002172:	d007      	beq.n	8002184 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f042 0201 	orr.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002192:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2222      	movs	r2, #34	; 0x22
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2240      	movs	r2, #64	; 0x40
 80021a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2200      	movs	r2, #0
 80021a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80021b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4a61      	ldr	r2, [pc, #388]	; (8002348 <HAL_I2C_Mem_Read+0x240>)
 80021c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021c6:	88f8      	ldrh	r0, [r7, #6]
 80021c8:	893a      	ldrh	r2, [r7, #8]
 80021ca:	8979      	ldrh	r1, [r7, #10]
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	9301      	str	r3, [sp, #4]
 80021d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	4603      	mov	r3, r0
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 fa42 	bl	8002660 <I2C_RequestMemoryRead>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e1c0      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d113      	bne.n	8002216 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ee:	2300      	movs	r3, #0
 80021f0:	623b      	str	r3, [r7, #32]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	623b      	str	r3, [r7, #32]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	623b      	str	r3, [r7, #32]
 8002202:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	e194      	b.n	8002540 <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221a:	2b01      	cmp	r3, #1
 800221c:	d11d      	bne.n	800225a <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800222c:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800222e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	61fb      	str	r3, [r7, #28]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	61fb      	str	r3, [r7, #28]
 8002244:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002254:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002256:	b662      	cpsie	i
 8002258:	e172      	b.n	8002540 <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800225e:	2b02      	cmp	r3, #2
 8002260:	d11d      	bne.n	800229e <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002270:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002272:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002274:	2300      	movs	r3, #0
 8002276:	61bb      	str	r3, [r7, #24]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	61bb      	str	r3, [r7, #24]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	61bb      	str	r3, [r7, #24]
 8002288:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002298:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800229a:	b662      	cpsie	i
 800229c:	e150      	b.n	8002540 <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80022ac:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	695b      	ldr	r3, [r3, #20]
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80022c4:	e13c      	b.n	8002540 <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	f200 80f5 	bhi.w	80024ba <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d123      	bne.n	8002320 <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 fbe7 	bl	8002ab0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e13d      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	691a      	ldr	r2, [r3, #16]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002308:	3b01      	subs	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002314:	b29b      	uxth	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800231e:	e10f      	b.n	8002540 <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002324:	2b02      	cmp	r3, #2
 8002326:	d150      	bne.n	80023ca <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800232e:	2200      	movs	r2, #0
 8002330:	4906      	ldr	r1, [pc, #24]	; (800234c <HAL_I2C_Mem_Read+0x244>)
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 fa64 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d008      	beq.n	8002350 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e112      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
 8002342:	bf00      	nop
 8002344:	00100002 	.word	0x00100002
 8002348:	ffff0000 	.word	0xffff0000
 800234c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002350:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002360:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002374:	1c5a      	adds	r2, r3, #1
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237e:	3b01      	subs	r3, #1
 8002380:	b29a      	uxth	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800238a:	b29b      	uxth	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	b29a      	uxth	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002394:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	b2d2      	uxtb	r2, r2
 80023a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	1c5a      	adds	r2, r3, #1
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b2:	3b01      	subs	r3, #1
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023be:	b29b      	uxth	r3, r3
 80023c0:	3b01      	subs	r3, #1
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023c8:	e0ba      	b.n	8002540 <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023d0:	2200      	movs	r2, #0
 80023d2:	4967      	ldr	r1, [pc, #412]	; (8002570 <HAL_I2C_Mem_Read+0x468>)
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 fa13 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e0c1      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023f2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80023f4:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002408:	1c5a      	adds	r2, r3, #1
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002412:	3b01      	subs	r3, #1
 8002414:	b29a      	uxth	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800241e:	b29b      	uxth	r3, r3
 8002420:	3b01      	subs	r3, #1
 8002422:	b29a      	uxth	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800242e:	2200      	movs	r2, #0
 8002430:	494f      	ldr	r1, [pc, #316]	; (8002570 <HAL_I2C_Mem_Read+0x468>)
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 f9e4 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e092      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002450:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	691a      	ldr	r2, [r3, #16]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	b2d2      	uxtb	r2, r2
 800245e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800246e:	3b01      	subs	r3, #1
 8002470:	b29a      	uxth	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247a:	b29b      	uxth	r3, r3
 800247c:	3b01      	subs	r3, #1
 800247e:	b29a      	uxth	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002484:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	691a      	ldr	r2, [r3, #16]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	b2d2      	uxtb	r2, r2
 8002492:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024a2:	3b01      	subs	r3, #1
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	3b01      	subs	r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024b8:	e042      	b.n	8002540 <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024bc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	f000 faf6 	bl	8002ab0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e04c      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	691a      	ldr	r2, [r3, #16]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ea:	3b01      	subs	r3, #1
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f003 0304 	and.w	r3, r3, #4
 800250a:	2b04      	cmp	r3, #4
 800250c:	d118      	bne.n	8002540 <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	691a      	ldr	r2, [r3, #16]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252a:	3b01      	subs	r3, #1
 800252c:	b29a      	uxth	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002536:	b29b      	uxth	r3, r3
 8002538:	3b01      	subs	r3, #1
 800253a:	b29a      	uxth	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002544:	2b00      	cmp	r3, #0
 8002546:	f47f aebe 	bne.w	80022c6 <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2220      	movs	r2, #32
 800254e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002562:	2300      	movs	r3, #0
 8002564:	e000      	b.n	8002568 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 8002566:	2302      	movs	r3, #2
  }
}
 8002568:	4618      	mov	r0, r3
 800256a:	3728      	adds	r7, #40	; 0x28
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	00010004 	.word	0x00010004

08002574 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af02      	add	r7, sp, #8
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	607a      	str	r2, [r7, #4]
 800257e:	603b      	str	r3, [r7, #0]
 8002580:	460b      	mov	r3, r1
 8002582:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002588:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	2b08      	cmp	r3, #8
 800258e:	d006      	beq.n	800259e <I2C_MasterRequestWrite+0x2a>
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d003      	beq.n	800259e <I2C_MasterRequestWrite+0x2a>
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800259c:	d108      	bne.n	80025b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	e00b      	b.n	80025c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b4:	2b12      	cmp	r3, #18
 80025b6:	d107      	bne.n	80025c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 f913 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e035      	b.n	8002650 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025ec:	d108      	bne.n	8002600 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025ee:	897b      	ldrh	r3, [r7, #10]
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	461a      	mov	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025fc:	611a      	str	r2, [r3, #16]
 80025fe:	e01b      	b.n	8002638 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002600:	897b      	ldrh	r3, [r7, #10]
 8002602:	11db      	asrs	r3, r3, #7
 8002604:	b2db      	uxtb	r3, r3
 8002606:	f003 0306 	and.w	r3, r3, #6
 800260a:	b2db      	uxtb	r3, r3
 800260c:	f063 030f 	orn	r3, r3, #15
 8002610:	b2da      	uxtb	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	490e      	ldr	r1, [pc, #56]	; (8002658 <I2C_MasterRequestWrite+0xe4>)
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f945 	bl	80028ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e010      	b.n	8002650 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800262e:	897b      	ldrh	r3, [r7, #10]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	4907      	ldr	r1, [pc, #28]	; (800265c <I2C_MasterRequestWrite+0xe8>)
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 f935 	bl	80028ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e000      	b.n	8002650 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	00010008 	.word	0x00010008
 800265c:	00010002 	.word	0x00010002

08002660 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	4608      	mov	r0, r1
 800266a:	4611      	mov	r1, r2
 800266c:	461a      	mov	r2, r3
 800266e:	4603      	mov	r3, r0
 8002670:	817b      	strh	r3, [r7, #10]
 8002672:	460b      	mov	r3, r1
 8002674:	813b      	strh	r3, [r7, #8]
 8002676:	4613      	mov	r3, r2
 8002678:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002688:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002698:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	6a3b      	ldr	r3, [r7, #32]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f8aa 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e09e      	b.n	80027f4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80026b6:	897b      	ldrh	r3, [r7, #10]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	461a      	mov	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c8:	6a3a      	ldr	r2, [r7, #32]
 80026ca:	494c      	ldr	r1, [pc, #304]	; (80027fc <I2C_RequestMemoryRead+0x19c>)
 80026cc:	68f8      	ldr	r0, [r7, #12]
 80026ce:	f000 f8ee 	bl	80028ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e08b      	b.n	80027f4 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026f4:	6a39      	ldr	r1, [r7, #32]
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 f958 	bl	80029ac <I2C_WaitOnTXEFlagUntilTimeout>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00d      	beq.n	800271e <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	2b04      	cmp	r3, #4
 8002708:	d107      	bne.n	800271a <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002718:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e06a      	b.n	80027f4 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800271e:	88fb      	ldrh	r3, [r7, #6]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d105      	bne.n	8002730 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002724:	893b      	ldrh	r3, [r7, #8]
 8002726:	b2da      	uxtb	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	611a      	str	r2, [r3, #16]
 800272e:	e021      	b.n	8002774 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002730:	893b      	ldrh	r3, [r7, #8]
 8002732:	0a1b      	lsrs	r3, r3, #8
 8002734:	b29b      	uxth	r3, r3
 8002736:	b2da      	uxtb	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800273e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002740:	6a39      	ldr	r1, [r7, #32]
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 f932 	bl	80029ac <I2C_WaitOnTXEFlagUntilTimeout>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00d      	beq.n	800276a <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	2b04      	cmp	r3, #4
 8002754:	d107      	bne.n	8002766 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002764:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e044      	b.n	80027f4 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800276a:	893b      	ldrh	r3, [r7, #8]
 800276c:	b2da      	uxtb	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002776:	6a39      	ldr	r1, [r7, #32]
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f000 f917 	bl	80029ac <I2C_WaitOnTXEFlagUntilTimeout>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00d      	beq.n	80027a0 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002788:	2b04      	cmp	r3, #4
 800278a:	d107      	bne.n	800279c <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800279a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e029      	b.n	80027f4 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027ae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f000 f81f 	bl	8002800 <I2C_WaitOnFlagUntilTimeout>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e013      	b.n	80027f4 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80027cc:	897b      	ldrh	r3, [r7, #10]
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	f043 0301 	orr.w	r3, r3, #1
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	6a3a      	ldr	r2, [r7, #32]
 80027e0:	4906      	ldr	r1, [pc, #24]	; (80027fc <I2C_RequestMemoryRead+0x19c>)
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f000 f863 	bl	80028ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	00010002 	.word	0x00010002

08002800 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	603b      	str	r3, [r7, #0]
 800280c:	4613      	mov	r3, r2
 800280e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002810:	e025      	b.n	800285e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002818:	d021      	beq.n	800285e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800281a:	f7fe fcb1 	bl	8001180 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	429a      	cmp	r2, r3
 8002828:	d302      	bcc.n	8002830 <I2C_WaitOnFlagUntilTimeout+0x30>
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d116      	bne.n	800285e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2220      	movs	r2, #32
 800283a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	f043 0220 	orr.w	r2, r3, #32
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e023      	b.n	80028a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	0c1b      	lsrs	r3, r3, #16
 8002862:	b2db      	uxtb	r3, r3
 8002864:	2b01      	cmp	r3, #1
 8002866:	d10d      	bne.n	8002884 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	43da      	mvns	r2, r3
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	4013      	ands	r3, r2
 8002874:	b29b      	uxth	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	bf0c      	ite	eq
 800287a:	2301      	moveq	r3, #1
 800287c:	2300      	movne	r3, #0
 800287e:	b2db      	uxtb	r3, r3
 8002880:	461a      	mov	r2, r3
 8002882:	e00c      	b.n	800289e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	43da      	mvns	r2, r3
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	4013      	ands	r3, r2
 8002890:	b29b      	uxth	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	bf0c      	ite	eq
 8002896:	2301      	moveq	r3, #1
 8002898:	2300      	movne	r3, #0
 800289a:	b2db      	uxtb	r3, r3
 800289c:	461a      	mov	r2, r3
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d0b6      	beq.n	8002812 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b084      	sub	sp, #16
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	60f8      	str	r0, [r7, #12]
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
 80028ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028bc:	e051      	b.n	8002962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028cc:	d123      	bne.n	8002916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	f043 0204 	orr.w	r2, r3, #4
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e046      	b.n	80029a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800291c:	d021      	beq.n	8002962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800291e:	f7fe fc2f 	bl	8001180 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	429a      	cmp	r2, r3
 800292c:	d302      	bcc.n	8002934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d116      	bne.n	8002962 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2220      	movs	r2, #32
 800293e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	f043 0220 	orr.w	r2, r3, #32
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e020      	b.n	80029a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	0c1b      	lsrs	r3, r3, #16
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b01      	cmp	r3, #1
 800296a:	d10c      	bne.n	8002986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	43da      	mvns	r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	4013      	ands	r3, r2
 8002978:	b29b      	uxth	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	bf14      	ite	ne
 800297e:	2301      	movne	r3, #1
 8002980:	2300      	moveq	r3, #0
 8002982:	b2db      	uxtb	r3, r3
 8002984:	e00b      	b.n	800299e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	43da      	mvns	r2, r3
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	4013      	ands	r3, r2
 8002992:	b29b      	uxth	r3, r3
 8002994:	2b00      	cmp	r3, #0
 8002996:	bf14      	ite	ne
 8002998:	2301      	movne	r3, #1
 800299a:	2300      	moveq	r3, #0
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d18d      	bne.n	80028be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3710      	adds	r7, #16
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029b8:	e02d      	b.n	8002a16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f8ce 	bl	8002b5c <I2C_IsAcknowledgeFailed>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e02d      	b.n	8002a26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029d0:	d021      	beq.n	8002a16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029d2:	f7fe fbd5 	bl	8001180 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	68ba      	ldr	r2, [r7, #8]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d302      	bcc.n	80029e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d116      	bne.n	8002a16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2220      	movs	r2, #32
 80029f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a02:	f043 0220 	orr.w	r2, r3, #32
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e007      	b.n	8002a26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a20:	2b80      	cmp	r3, #128	; 0x80
 8002a22:	d1ca      	bne.n	80029ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	60f8      	str	r0, [r7, #12]
 8002a36:	60b9      	str	r1, [r7, #8]
 8002a38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a3a:	e02d      	b.n	8002a98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a3c:	68f8      	ldr	r0, [r7, #12]
 8002a3e:	f000 f88d 	bl	8002b5c <I2C_IsAcknowledgeFailed>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e02d      	b.n	8002aa8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a52:	d021      	beq.n	8002a98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a54:	f7fe fb94 	bl	8001180 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d302      	bcc.n	8002a6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d116      	bne.n	8002a98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f043 0220 	orr.w	r2, r3, #32
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e007      	b.n	8002aa8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d1ca      	bne.n	8002a3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002abc:	e042      	b.n	8002b44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	f003 0310 	and.w	r3, r3, #16
 8002ac8:	2b10      	cmp	r3, #16
 8002aca:	d119      	bne.n	8002b00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f06f 0210 	mvn.w	r2, #16
 8002ad4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e029      	b.n	8002b54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b00:	f7fe fb3e 	bl	8001180 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d302      	bcc.n	8002b16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d116      	bne.n	8002b44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b30:	f043 0220 	orr.w	r2, r3, #32
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e007      	b.n	8002b54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b4e:	2b40      	cmp	r3, #64	; 0x40
 8002b50:	d1b5      	bne.n	8002abe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b72:	d11b      	bne.n	8002bac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2220      	movs	r2, #32
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b98:	f043 0204 	orr.w	r2, r3, #4
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e000      	b.n	8002bae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e26c      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 8087 	beq.w	8002ce6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bd8:	4b92      	ldr	r3, [pc, #584]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 030c 	and.w	r3, r3, #12
 8002be0:	2b04      	cmp	r3, #4
 8002be2:	d00c      	beq.n	8002bfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002be4:	4b8f      	ldr	r3, [pc, #572]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d112      	bne.n	8002c16 <HAL_RCC_OscConfig+0x5e>
 8002bf0:	4b8c      	ldr	r3, [pc, #560]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bfc:	d10b      	bne.n	8002c16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bfe:	4b89      	ldr	r3, [pc, #548]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d06c      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x12c>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d168      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e246      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c1e:	d106      	bne.n	8002c2e <HAL_RCC_OscConfig+0x76>
 8002c20:	4b80      	ldr	r3, [pc, #512]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a7f      	ldr	r2, [pc, #508]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c2a:	6013      	str	r3, [r2, #0]
 8002c2c:	e02e      	b.n	8002c8c <HAL_RCC_OscConfig+0xd4>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10c      	bne.n	8002c50 <HAL_RCC_OscConfig+0x98>
 8002c36:	4b7b      	ldr	r3, [pc, #492]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a7a      	ldr	r2, [pc, #488]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	4b78      	ldr	r3, [pc, #480]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a77      	ldr	r2, [pc, #476]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c4c:	6013      	str	r3, [r2, #0]
 8002c4e:	e01d      	b.n	8002c8c <HAL_RCC_OscConfig+0xd4>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c58:	d10c      	bne.n	8002c74 <HAL_RCC_OscConfig+0xbc>
 8002c5a:	4b72      	ldr	r3, [pc, #456]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a71      	ldr	r2, [pc, #452]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c64:	6013      	str	r3, [r2, #0]
 8002c66:	4b6f      	ldr	r3, [pc, #444]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a6e      	ldr	r2, [pc, #440]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	e00b      	b.n	8002c8c <HAL_RCC_OscConfig+0xd4>
 8002c74:	4b6b      	ldr	r3, [pc, #428]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a6a      	ldr	r2, [pc, #424]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	4b68      	ldr	r3, [pc, #416]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a67      	ldr	r2, [pc, #412]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d013      	beq.n	8002cbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c94:	f7fe fa74 	bl	8001180 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c9c:	f7fe fa70 	bl	8001180 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b64      	cmp	r3, #100	; 0x64
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e1fa      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cae:	4b5d      	ldr	r3, [pc, #372]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0f0      	beq.n	8002c9c <HAL_RCC_OscConfig+0xe4>
 8002cba:	e014      	b.n	8002ce6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cbc:	f7fe fa60 	bl	8001180 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc4:	f7fe fa5c 	bl	8001180 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b64      	cmp	r3, #100	; 0x64
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e1e6      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cd6:	4b53      	ldr	r3, [pc, #332]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x10c>
 8002ce2:	e000      	b.n	8002ce6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d063      	beq.n	8002dba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cf2:	4b4c      	ldr	r3, [pc, #304]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00b      	beq.n	8002d16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cfe:	4b49      	ldr	r3, [pc, #292]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b08      	cmp	r3, #8
 8002d08:	d11c      	bne.n	8002d44 <HAL_RCC_OscConfig+0x18c>
 8002d0a:	4b46      	ldr	r3, [pc, #280]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d116      	bne.n	8002d44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d16:	4b43      	ldr	r3, [pc, #268]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_RCC_OscConfig+0x176>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d001      	beq.n	8002d2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e1ba      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d2e:	4b3d      	ldr	r3, [pc, #244]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	4939      	ldr	r1, [pc, #228]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d42:	e03a      	b.n	8002dba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d020      	beq.n	8002d8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d4c:	4b36      	ldr	r3, [pc, #216]	; (8002e28 <HAL_RCC_OscConfig+0x270>)
 8002d4e:	2201      	movs	r2, #1
 8002d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d52:	f7fe fa15 	bl	8001180 <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d58:	e008      	b.n	8002d6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d5a:	f7fe fa11 	bl	8001180 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e19b      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d6c:	4b2d      	ldr	r3, [pc, #180]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d0f0      	beq.n	8002d5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d78:	4b2a      	ldr	r3, [pc, #168]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	00db      	lsls	r3, r3, #3
 8002d86:	4927      	ldr	r1, [pc, #156]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	600b      	str	r3, [r1, #0]
 8002d8c:	e015      	b.n	8002dba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d8e:	4b26      	ldr	r3, [pc, #152]	; (8002e28 <HAL_RCC_OscConfig+0x270>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d94:	f7fe f9f4 	bl	8001180 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d9c:	f7fe f9f0 	bl	8001180 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e17a      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dae:	4b1d      	ldr	r3, [pc, #116]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0308 	and.w	r3, r3, #8
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d03a      	beq.n	8002e3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d019      	beq.n	8002e02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dce:	4b17      	ldr	r3, [pc, #92]	; (8002e2c <HAL_RCC_OscConfig+0x274>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dd4:	f7fe f9d4 	bl	8001180 <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dda:	e008      	b.n	8002dee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ddc:	f7fe f9d0 	bl	8001180 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e15a      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dee:	4b0d      	ldr	r3, [pc, #52]	; (8002e24 <HAL_RCC_OscConfig+0x26c>)
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d0f0      	beq.n	8002ddc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002dfa:	2001      	movs	r0, #1
 8002dfc:	f000 faac 	bl	8003358 <RCC_Delay>
 8002e00:	e01c      	b.n	8002e3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e02:	4b0a      	ldr	r3, [pc, #40]	; (8002e2c <HAL_RCC_OscConfig+0x274>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e08:	f7fe f9ba 	bl	8001180 <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e0e:	e00f      	b.n	8002e30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e10:	f7fe f9b6 	bl	8001180 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d908      	bls.n	8002e30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e140      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
 8002e22:	bf00      	nop
 8002e24:	40021000 	.word	0x40021000
 8002e28:	42420000 	.word	0x42420000
 8002e2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e30:	4b9e      	ldr	r3, [pc, #632]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d1e9      	bne.n	8002e10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 80a6 	beq.w	8002f96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e4e:	4b97      	ldr	r3, [pc, #604]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10d      	bne.n	8002e76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e5a:	4b94      	ldr	r3, [pc, #592]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	4a93      	ldr	r2, [pc, #588]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002e60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e64:	61d3      	str	r3, [r2, #28]
 8002e66:	4b91      	ldr	r3, [pc, #580]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e72:	2301      	movs	r3, #1
 8002e74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e76:	4b8e      	ldr	r3, [pc, #568]	; (80030b0 <HAL_RCC_OscConfig+0x4f8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d118      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e82:	4b8b      	ldr	r3, [pc, #556]	; (80030b0 <HAL_RCC_OscConfig+0x4f8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a8a      	ldr	r2, [pc, #552]	; (80030b0 <HAL_RCC_OscConfig+0x4f8>)
 8002e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e8e:	f7fe f977 	bl	8001180 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e96:	f7fe f973 	bl	8001180 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b64      	cmp	r3, #100	; 0x64
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e0fd      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea8:	4b81      	ldr	r3, [pc, #516]	; (80030b0 <HAL_RCC_OscConfig+0x4f8>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d0f0      	beq.n	8002e96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d106      	bne.n	8002eca <HAL_RCC_OscConfig+0x312>
 8002ebc:	4b7b      	ldr	r3, [pc, #492]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
 8002ec0:	4a7a      	ldr	r2, [pc, #488]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ec2:	f043 0301 	orr.w	r3, r3, #1
 8002ec6:	6213      	str	r3, [r2, #32]
 8002ec8:	e02d      	b.n	8002f26 <HAL_RCC_OscConfig+0x36e>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10c      	bne.n	8002eec <HAL_RCC_OscConfig+0x334>
 8002ed2:	4b76      	ldr	r3, [pc, #472]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	4a75      	ldr	r2, [pc, #468]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ed8:	f023 0301 	bic.w	r3, r3, #1
 8002edc:	6213      	str	r3, [r2, #32]
 8002ede:	4b73      	ldr	r3, [pc, #460]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	4a72      	ldr	r2, [pc, #456]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ee4:	f023 0304 	bic.w	r3, r3, #4
 8002ee8:	6213      	str	r3, [r2, #32]
 8002eea:	e01c      	b.n	8002f26 <HAL_RCC_OscConfig+0x36e>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	2b05      	cmp	r3, #5
 8002ef2:	d10c      	bne.n	8002f0e <HAL_RCC_OscConfig+0x356>
 8002ef4:	4b6d      	ldr	r3, [pc, #436]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	4a6c      	ldr	r2, [pc, #432]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002efa:	f043 0304 	orr.w	r3, r3, #4
 8002efe:	6213      	str	r3, [r2, #32]
 8002f00:	4b6a      	ldr	r3, [pc, #424]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	4a69      	ldr	r2, [pc, #420]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f06:	f043 0301 	orr.w	r3, r3, #1
 8002f0a:	6213      	str	r3, [r2, #32]
 8002f0c:	e00b      	b.n	8002f26 <HAL_RCC_OscConfig+0x36e>
 8002f0e:	4b67      	ldr	r3, [pc, #412]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	4a66      	ldr	r2, [pc, #408]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f14:	f023 0301 	bic.w	r3, r3, #1
 8002f18:	6213      	str	r3, [r2, #32]
 8002f1a:	4b64      	ldr	r3, [pc, #400]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	4a63      	ldr	r2, [pc, #396]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f20:	f023 0304 	bic.w	r3, r3, #4
 8002f24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d015      	beq.n	8002f5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f2e:	f7fe f927 	bl	8001180 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f34:	e00a      	b.n	8002f4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f36:	f7fe f923 	bl	8001180 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d901      	bls.n	8002f4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	e0ab      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f4c:	4b57      	ldr	r3, [pc, #348]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d0ee      	beq.n	8002f36 <HAL_RCC_OscConfig+0x37e>
 8002f58:	e014      	b.n	8002f84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f5a:	f7fe f911 	bl	8001180 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f60:	e00a      	b.n	8002f78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f62:	f7fe f90d 	bl	8001180 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e095      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f78:	4b4c      	ldr	r3, [pc, #304]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1ee      	bne.n	8002f62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f84:	7dfb      	ldrb	r3, [r7, #23]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d105      	bne.n	8002f96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f8a:	4b48      	ldr	r3, [pc, #288]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	4a47      	ldr	r2, [pc, #284]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002f90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 8081 	beq.w	80030a2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fa0:	4b42      	ldr	r3, [pc, #264]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f003 030c 	and.w	r3, r3, #12
 8002fa8:	2b08      	cmp	r3, #8
 8002faa:	d061      	beq.n	8003070 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d146      	bne.n	8003042 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fb4:	4b3f      	ldr	r3, [pc, #252]	; (80030b4 <HAL_RCC_OscConfig+0x4fc>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fba:	f7fe f8e1 	bl	8001180 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fc2:	f7fe f8dd 	bl	8001180 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e067      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fd4:	4b35      	ldr	r3, [pc, #212]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f0      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fe8:	d108      	bne.n	8002ffc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fea:	4b30      	ldr	r3, [pc, #192]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fee:	f023 020f 	bic.w	r2, r3, #15
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	492d      	ldr	r1, [pc, #180]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ffc:	4b2b      	ldr	r3, [pc, #172]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a19      	ldr	r1, [r3, #32]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300c:	430b      	orrs	r3, r1
 800300e:	4927      	ldr	r1, [pc, #156]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8003010:	4313      	orrs	r3, r2
 8003012:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003014:	4b27      	ldr	r3, [pc, #156]	; (80030b4 <HAL_RCC_OscConfig+0x4fc>)
 8003016:	2201      	movs	r2, #1
 8003018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301a:	f7fe f8b1 	bl	8001180 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003022:	f7fe f8ad 	bl	8001180 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e037      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003034:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d0f0      	beq.n	8003022 <HAL_RCC_OscConfig+0x46a>
 8003040:	e02f      	b.n	80030a2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003042:	4b1c      	ldr	r3, [pc, #112]	; (80030b4 <HAL_RCC_OscConfig+0x4fc>)
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003048:	f7fe f89a 	bl	8001180 <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003050:	f7fe f896 	bl	8001180 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e020      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003062:	4b12      	ldr	r3, [pc, #72]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0x498>
 800306e:	e018      	b.n	80030a2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d101      	bne.n	800307c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e013      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800307c:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <HAL_RCC_OscConfig+0x4f4>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a1b      	ldr	r3, [r3, #32]
 800308c:	429a      	cmp	r2, r3
 800308e:	d106      	bne.n	800309e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800309a:	429a      	cmp	r2, r3
 800309c:	d001      	beq.n	80030a2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3718      	adds	r7, #24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40007000 	.word	0x40007000
 80030b4:	42420060 	.word	0x42420060

080030b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0a0      	b.n	800320e <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d020      	beq.n	800311a <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d005      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030e4:	4b4c      	ldr	r3, [pc, #304]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	4a4b      	ldr	r2, [pc, #300]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80030ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0308 	and.w	r3, r3, #8
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030fc:	4b46      	ldr	r3, [pc, #280]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a45      	ldr	r2, [pc, #276]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003102:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003106:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003108:	4b43      	ldr	r3, [pc, #268]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	4940      	ldr	r1, [pc, #256]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003116:	4313      	orrs	r3, r2
 8003118:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d040      	beq.n	80031a8 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d107      	bne.n	800313e <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800312e:	4b3a      	ldr	r3, [pc, #232]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d115      	bne.n	8003166 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e067      	b.n	800320e <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d107      	bne.n	8003156 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003146:	4b34      	ldr	r3, [pc, #208]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d109      	bne.n	8003166 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e05b      	b.n	800320e <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003156:	4b30      	ldr	r3, [pc, #192]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e053      	b.n	800320e <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003166:	4b2c      	ldr	r3, [pc, #176]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f023 0203 	bic.w	r2, r3, #3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	4929      	ldr	r1, [pc, #164]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003174:	4313      	orrs	r3, r2
 8003176:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003178:	f7fe f802 	bl	8001180 <HAL_GetTick>
 800317c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317e:	e00a      	b.n	8003196 <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003180:	f7fd fffe 	bl	8001180 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	; 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e03b      	b.n	800320e <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003196:	4b20      	ldr	r3, [pc, #128]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f003 020c 	and.w	r2, r3, #12
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d1eb      	bne.n	8003180 <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031b4:	4b18      	ldr	r3, [pc, #96]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4915      	ldr	r1, [pc, #84]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d009      	beq.n	80031e6 <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031d2:	4b11      	ldr	r3, [pc, #68]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	490d      	ldr	r1, [pc, #52]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031e6:	f000 f81f 	bl	8003228 <HAL_RCC_GetSysClockFreq>
 80031ea:	4601      	mov	r1, r0
 80031ec:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <HAL_RCC_ClockConfig+0x160>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	091b      	lsrs	r3, r3, #4
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	4a09      	ldr	r2, [pc, #36]	; (800321c <HAL_RCC_ClockConfig+0x164>)
 80031f8:	5cd3      	ldrb	r3, [r2, r3]
 80031fa:	fa21 f303 	lsr.w	r3, r1, r3
 80031fe:	4a08      	ldr	r2, [pc, #32]	; (8003220 <HAL_RCC_ClockConfig+0x168>)
 8003200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003202:	4b08      	ldr	r3, [pc, #32]	; (8003224 <HAL_RCC_ClockConfig+0x16c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fd ff78 	bl	80010fc <HAL_InitTick>

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40021000 	.word	0x40021000
 800321c:	08006678 	.word	0x08006678
 8003220:	20000008 	.word	0x20000008
 8003224:	20000000 	.word	0x20000000

08003228 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003228:	b490      	push	{r4, r7}
 800322a:	b08e      	sub	sp, #56	; 0x38
 800322c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800322e:	4b2b      	ldr	r3, [pc, #172]	; (80032dc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003230:	f107 0414 	add.w	r4, r7, #20
 8003234:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003236:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800323a:	4b29      	ldr	r3, [pc, #164]	; (80032e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800323c:	1d3c      	adds	r4, r7, #4
 800323e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003240:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003244:	2300      	movs	r3, #0
 8003246:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003248:	2300      	movs	r3, #0
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28
 800324c:	2300      	movs	r3, #0
 800324e:	637b      	str	r3, [r7, #52]	; 0x34
 8003250:	2300      	movs	r3, #0
 8003252:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003258:	4b22      	ldr	r3, [pc, #136]	; (80032e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800325e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003260:	f003 030c 	and.w	r3, r3, #12
 8003264:	2b04      	cmp	r3, #4
 8003266:	d002      	beq.n	800326e <HAL_RCC_GetSysClockFreq+0x46>
 8003268:	2b08      	cmp	r3, #8
 800326a:	d003      	beq.n	8003274 <HAL_RCC_GetSysClockFreq+0x4c>
 800326c:	e02c      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800326e:	4b1e      	ldr	r3, [pc, #120]	; (80032e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003270:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003272:	e02c      	b.n	80032ce <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003276:	0c9b      	lsrs	r3, r3, #18
 8003278:	f003 030f 	and.w	r3, r3, #15
 800327c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003280:	4413      	add	r3, r2
 8003282:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003286:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800328a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d012      	beq.n	80032b8 <HAL_RCC_GetSysClockFreq+0x90>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003292:	4b14      	ldr	r3, [pc, #80]	; (80032e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800329e:	4413      	add	r3, r2
 80032a0:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80032a4:	62bb      	str	r3, [r7, #40]	; 0x28
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	4a0f      	ldr	r2, [pc, #60]	; (80032e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80032aa:	fb02 f203 	mul.w	r2, r2, r3
 80032ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b4:	637b      	str	r3, [r7, #52]	; 0x34
 80032b6:	e004      	b.n	80032c2 <HAL_RCC_GetSysClockFreq+0x9a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ba:	4a0c      	ldr	r2, [pc, #48]	; (80032ec <HAL_RCC_GetSysClockFreq+0xc4>)
 80032bc:	fb02 f303 	mul.w	r3, r2, r3
 80032c0:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 80032c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032c4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032c6:	e002      	b.n	80032ce <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032c8:	4b09      	ldr	r3, [pc, #36]	; (80032f0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80032ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3738      	adds	r7, #56	; 0x38
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc90      	pop	{r4, r7}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	08006658 	.word	0x08006658
 80032e0:	08006668 	.word	0x08006668
 80032e4:	40021000 	.word	0x40021000
 80032e8:	00f42400 	.word	0x00f42400
 80032ec:	003d0900 	.word	0x003d0900
 80032f0:	007a1200 	.word	0x007a1200

080032f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032f8:	4b02      	ldr	r3, [pc, #8]	; (8003304 <HAL_RCC_GetHCLKFreq+0x10>)
 80032fa:	681b      	ldr	r3, [r3, #0]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	bc80      	pop	{r7}
 8003302:	4770      	bx	lr
 8003304:	20000008 	.word	0x20000008

08003308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800330c:	f7ff fff2 	bl	80032f4 <HAL_RCC_GetHCLKFreq>
 8003310:	4601      	mov	r1, r0
 8003312:	4b05      	ldr	r3, [pc, #20]	; (8003328 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	0a1b      	lsrs	r3, r3, #8
 8003318:	f003 0307 	and.w	r3, r3, #7
 800331c:	4a03      	ldr	r2, [pc, #12]	; (800332c <HAL_RCC_GetPCLK1Freq+0x24>)
 800331e:	5cd3      	ldrb	r3, [r2, r3]
 8003320:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003324:	4618      	mov	r0, r3
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40021000 	.word	0x40021000
 800332c:	08006688 	.word	0x08006688

08003330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003334:	f7ff ffde 	bl	80032f4 <HAL_RCC_GetHCLKFreq>
 8003338:	4601      	mov	r1, r0
 800333a:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_RCC_GetPCLK2Freq+0x20>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	0adb      	lsrs	r3, r3, #11
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4a03      	ldr	r2, [pc, #12]	; (8003354 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003346:	5cd3      	ldrb	r3, [r2, r3]
 8003348:	fa21 f303 	lsr.w	r3, r1, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40021000 	.word	0x40021000
 8003354:	08006688 	.word	0x08006688

08003358 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003360:	4b0a      	ldr	r3, [pc, #40]	; (800338c <RCC_Delay+0x34>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a0a      	ldr	r2, [pc, #40]	; (8003390 <RCC_Delay+0x38>)
 8003366:	fba2 2303 	umull	r2, r3, r2, r3
 800336a:	0a5b      	lsrs	r3, r3, #9
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	fb02 f303 	mul.w	r3, r2, r3
 8003372:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003374:	bf00      	nop
  }
  while (Delay --);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	1e5a      	subs	r2, r3, #1
 800337a:	60fa      	str	r2, [r7, #12]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1f9      	bne.n	8003374 <RCC_Delay+0x1c>
}
 8003380:	bf00      	nop
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	20000008 	.word	0x20000008
 8003390:	10624dd3 	.word	0x10624dd3

08003394 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	613b      	str	r3, [r7, #16]
 80033a0:	2300      	movs	r3, #0
 80033a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d07d      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80033b0:	2300      	movs	r3, #0
 80033b2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b4:	4b47      	ldr	r3, [pc, #284]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10d      	bne.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c0:	4b44      	ldr	r3, [pc, #272]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	4a43      	ldr	r2, [pc, #268]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80033c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ca:	61d3      	str	r3, [r2, #28]
 80033cc:	4b41      	ldr	r3, [pc, #260]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d4:	60bb      	str	r3, [r7, #8]
 80033d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d8:	2301      	movs	r3, #1
 80033da:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033dc:	4b3e      	ldr	r3, [pc, #248]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d118      	bne.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033e8:	4b3b      	ldr	r3, [pc, #236]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a3a      	ldr	r2, [pc, #232]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80033ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f4:	f7fd fec4 	bl	8001180 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fa:	e008      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fc:	f7fd fec0 	bl	8001180 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b64      	cmp	r3, #100	; 0x64
 8003408:	d901      	bls.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e05e      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x138>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800340e:	4b32      	ldr	r3, [pc, #200]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800341a:	4b2e      	ldr	r3, [pc, #184]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003422:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d02e      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	429a      	cmp	r2, r3
 8003436:	d027      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003438:	4b26      	ldr	r3, [pc, #152]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003440:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003442:	4b26      	ldr	r3, [pc, #152]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003444:	2201      	movs	r2, #1
 8003446:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003448:	4b24      	ldr	r3, [pc, #144]	; (80034dc <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800344e:	4a21      	ldr	r2, [pc, #132]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d014      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345e:	f7fd fe8f 	bl	8001180 <HAL_GetTick>
 8003462:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003464:	e00a      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003466:	f7fd fe8b 	bl	8001180 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	f241 3288 	movw	r2, #5000	; 0x1388
 8003474:	4293      	cmp	r3, r2
 8003476:	d901      	bls.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e027      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x138>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800347c:	4b15      	ldr	r3, [pc, #84]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d0ee      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	490f      	ldr	r1, [pc, #60]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003496:	4313      	orrs	r3, r2
 8003498:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800349a:	7dfb      	ldrb	r3, [r7, #23]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d105      	bne.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034a0:	4b0c      	ldr	r3, [pc, #48]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	4a0b      	ldr	r2, [pc, #44]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80034a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034b8:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	4903      	ldr	r1, [pc, #12]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	604b      	str	r3, [r1, #4]
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3718      	adds	r7, #24
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40007000 	.word	0x40007000
 80034dc:	42420440 	.word	0x42420440

080034e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e01d      	b.n	800352e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f002 fae0 	bl	8005acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2202      	movs	r2, #2
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3304      	adds	r3, #4
 800351c:	4619      	mov	r1, r3
 800351e:	4610      	mov	r0, r2
 8003520:	f000 fb94 	bl	8003c4c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003536:	b480      	push	{r7}
 8003538:	b085      	sub	sp, #20
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0201 	orr.w	r2, r2, #1
 800354c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2b06      	cmp	r3, #6
 800355e:	d007      	beq.n	8003570 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0201 	orr.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr

0800357c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d101      	bne.n	800358e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e01d      	b.n	80035ca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d106      	bne.n	80035a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f002 fb26 	bl	8005bf4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3304      	adds	r3, #4
 80035b8:	4619      	mov	r1, r3
 80035ba:	4610      	mov	r0, r2
 80035bc:	f000 fb46 	bl	8003c4c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b0c      	cmp	r3, #12
 80035e2:	d841      	bhi.n	8003668 <HAL_TIM_PWM_Start_IT+0x94>
 80035e4:	a201      	add	r2, pc, #4	; (adr r2, 80035ec <HAL_TIM_PWM_Start_IT+0x18>)
 80035e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ea:	bf00      	nop
 80035ec:	08003621 	.word	0x08003621
 80035f0:	08003669 	.word	0x08003669
 80035f4:	08003669 	.word	0x08003669
 80035f8:	08003669 	.word	0x08003669
 80035fc:	08003633 	.word	0x08003633
 8003600:	08003669 	.word	0x08003669
 8003604:	08003669 	.word	0x08003669
 8003608:	08003669 	.word	0x08003669
 800360c:	08003645 	.word	0x08003645
 8003610:	08003669 	.word	0x08003669
 8003614:	08003669 	.word	0x08003669
 8003618:	08003669 	.word	0x08003669
 800361c:	08003657 	.word	0x08003657
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0202 	orr.w	r2, r2, #2
 800362e:	60da      	str	r2, [r3, #12]
      break;
 8003630:	e01b      	b.n	800366a <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f042 0204 	orr.w	r2, r2, #4
 8003640:	60da      	str	r2, [r3, #12]
      break;
 8003642:	e012      	b.n	800366a <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68da      	ldr	r2, [r3, #12]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 0208 	orr.w	r2, r2, #8
 8003652:	60da      	str	r2, [r3, #12]
      break;
 8003654:	e009      	b.n	800366a <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68da      	ldr	r2, [r3, #12]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0210 	orr.w	r2, r2, #16
 8003664:	60da      	str	r2, [r3, #12]
      break;
 8003666:	e000      	b.n	800366a <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8003668:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2201      	movs	r2, #1
 8003670:	6839      	ldr	r1, [r7, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fddc 	bl	8004230 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a1a      	ldr	r2, [pc, #104]	; (80036e8 <HAL_TIM_PWM_Start_IT+0x114>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d00e      	beq.n	80036a0 <HAL_TIM_PWM_Start_IT+0xcc>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a19      	ldr	r2, [pc, #100]	; (80036ec <HAL_TIM_PWM_Start_IT+0x118>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d009      	beq.n	80036a0 <HAL_TIM_PWM_Start_IT+0xcc>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a17      	ldr	r2, [pc, #92]	; (80036f0 <HAL_TIM_PWM_Start_IT+0x11c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d004      	beq.n	80036a0 <HAL_TIM_PWM_Start_IT+0xcc>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a16      	ldr	r2, [pc, #88]	; (80036f4 <HAL_TIM_PWM_Start_IT+0x120>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d101      	bne.n	80036a4 <HAL_TIM_PWM_Start_IT+0xd0>
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <HAL_TIM_PWM_Start_IT+0xd2>
 80036a4:	2300      	movs	r3, #0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d007      	beq.n	80036ba <HAL_TIM_PWM_Start_IT+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2b06      	cmp	r3, #6
 80036ca:	d007      	beq.n	80036dc <HAL_TIM_PWM_Start_IT+0x108>
  {
    __HAL_TIM_ENABLE(htim);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0201 	orr.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40012c00 	.word	0x40012c00
 80036ec:	40014000 	.word	0x40014000
 80036f0:	40014400 	.word	0x40014400
 80036f4:	40014800 	.word	0x40014800

080036f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b02      	cmp	r3, #2
 800370c:	d122      	bne.n	8003754 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b02      	cmp	r3, #2
 800371a:	d11b      	bne.n	8003754 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f06f 0202 	mvn.w	r2, #2
 8003724:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 fa6a 	bl	8003c14 <HAL_TIM_IC_CaptureCallback>
 8003740:	e005      	b.n	800374e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 fa5d 	bl	8003c02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 fa6c 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	f003 0304 	and.w	r3, r3, #4
 800375e:	2b04      	cmp	r3, #4
 8003760:	d122      	bne.n	80037a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d11b      	bne.n	80037a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f06f 0204 	mvn.w	r2, #4
 8003778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2202      	movs	r2, #2
 800377e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800378a:	2b00      	cmp	r3, #0
 800378c:	d003      	beq.n	8003796 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 fa40 	bl	8003c14 <HAL_TIM_IC_CaptureCallback>
 8003794:	e005      	b.n	80037a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 fa33 	bl	8003c02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 fa42 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f003 0308 	and.w	r3, r3, #8
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	d122      	bne.n	80037fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f003 0308 	and.w	r3, r3, #8
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d11b      	bne.n	80037fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f06f 0208 	mvn.w	r2, #8
 80037cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2204      	movs	r2, #4
 80037d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 fa16 	bl	8003c14 <HAL_TIM_IC_CaptureCallback>
 80037e8:	e005      	b.n	80037f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 fa09 	bl	8003c02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 fa18 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	2b10      	cmp	r3, #16
 8003808:	d122      	bne.n	8003850 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	f003 0310 	and.w	r3, r3, #16
 8003814:	2b10      	cmp	r3, #16
 8003816:	d11b      	bne.n	8003850 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f06f 0210 	mvn.w	r2, #16
 8003820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2208      	movs	r2, #8
 8003826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f9ec 	bl	8003c14 <HAL_TIM_IC_CaptureCallback>
 800383c:	e005      	b.n	800384a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f9df 	bl	8003c02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 f9ee 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b01      	cmp	r3, #1
 800385c:	d10e      	bne.n	800387c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b01      	cmp	r3, #1
 800386a:	d107      	bne.n	800387c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f06f 0201 	mvn.w	r2, #1
 8003874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f001 fb7e 	bl	8004f78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003886:	2b80      	cmp	r3, #128	; 0x80
 8003888:	d10e      	bne.n	80038a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003894:	2b80      	cmp	r3, #128	; 0x80
 8003896:	d107      	bne.n	80038a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 fd35 	bl	8004312 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b2:	2b40      	cmp	r3, #64	; 0x40
 80038b4:	d10e      	bne.n	80038d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c0:	2b40      	cmp	r3, #64	; 0x40
 80038c2:	d107      	bne.n	80038d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f9b2 	bl	8003c38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	f003 0320 	and.w	r3, r3, #32
 80038de:	2b20      	cmp	r3, #32
 80038e0:	d10e      	bne.n	8003900 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	f003 0320 	and.w	r3, r3, #32
 80038ec:	2b20      	cmp	r3, #32
 80038ee:	d107      	bne.n	8003900 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f06f 0220 	mvn.w	r2, #32
 80038f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 fd00 	bl	8004300 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003900:	bf00      	nop
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800391a:	2b01      	cmp	r3, #1
 800391c:	d101      	bne.n	8003922 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800391e:	2302      	movs	r3, #2
 8003920:	e0b4      	b.n	8003a8c <HAL_TIM_PWM_ConfigChannel+0x184>
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2202      	movs	r2, #2
 800392e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b0c      	cmp	r3, #12
 8003936:	f200 809f 	bhi.w	8003a78 <HAL_TIM_PWM_ConfigChannel+0x170>
 800393a:	a201      	add	r2, pc, #4	; (adr r2, 8003940 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800393c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003940:	08003975 	.word	0x08003975
 8003944:	08003a79 	.word	0x08003a79
 8003948:	08003a79 	.word	0x08003a79
 800394c:	08003a79 	.word	0x08003a79
 8003950:	080039b5 	.word	0x080039b5
 8003954:	08003a79 	.word	0x08003a79
 8003958:	08003a79 	.word	0x08003a79
 800395c:	08003a79 	.word	0x08003a79
 8003960:	080039f7 	.word	0x080039f7
 8003964:	08003a79 	.word	0x08003a79
 8003968:	08003a79 	.word	0x08003a79
 800396c:	08003a79 	.word	0x08003a79
 8003970:	08003a37 	.word	0x08003a37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68b9      	ldr	r1, [r7, #8]
 800397a:	4618      	mov	r0, r3
 800397c:	f000 f9e6 	bl	8003d4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699a      	ldr	r2, [r3, #24]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 0208 	orr.w	r2, r2, #8
 800398e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699a      	ldr	r2, [r3, #24]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f022 0204 	bic.w	r2, r2, #4
 800399e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6999      	ldr	r1, [r3, #24]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	691a      	ldr	r2, [r3, #16]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	619a      	str	r2, [r3, #24]
      break;
 80039b2:	e062      	b.n	8003a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 fa4a 	bl	8003e54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699a      	ldr	r2, [r3, #24]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6999      	ldr	r1, [r3, #24]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	021a      	lsls	r2, r3, #8
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	430a      	orrs	r2, r1
 80039f2:	619a      	str	r2, [r3, #24]
      break;
 80039f4:	e041      	b.n	8003a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68b9      	ldr	r1, [r7, #8]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f000 faa5 	bl	8003f4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69da      	ldr	r2, [r3, #28]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f042 0208 	orr.w	r2, r2, #8
 8003a10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	69da      	ldr	r2, [r3, #28]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0204 	bic.w	r2, r2, #4
 8003a20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69d9      	ldr	r1, [r3, #28]
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	691a      	ldr	r2, [r3, #16]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	61da      	str	r2, [r3, #28]
      break;
 8003a34:	e021      	b.n	8003a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68b9      	ldr	r1, [r7, #8]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f000 fb01 	bl	8004044 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69da      	ldr	r2, [r3, #28]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	69da      	ldr	r2, [r3, #28]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69d9      	ldr	r1, [r3, #28]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	021a      	lsls	r2, r3, #8
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	61da      	str	r2, [r3, #28]
      break;
 8003a76:	e000      	b.n	8003a7a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003a78:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d101      	bne.n	8003aac <HAL_TIM_ConfigClockSource+0x18>
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	e0a6      	b.n	8003bfa <HAL_TIM_ConfigClockSource+0x166>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2202      	movs	r2, #2
 8003ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003aca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ad2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2b40      	cmp	r3, #64	; 0x40
 8003ae2:	d067      	beq.n	8003bb4 <HAL_TIM_ConfigClockSource+0x120>
 8003ae4:	2b40      	cmp	r3, #64	; 0x40
 8003ae6:	d80b      	bhi.n	8003b00 <HAL_TIM_ConfigClockSource+0x6c>
 8003ae8:	2b10      	cmp	r3, #16
 8003aea:	d073      	beq.n	8003bd4 <HAL_TIM_ConfigClockSource+0x140>
 8003aec:	2b10      	cmp	r3, #16
 8003aee:	d802      	bhi.n	8003af6 <HAL_TIM_ConfigClockSource+0x62>
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d06f      	beq.n	8003bd4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003af4:	e078      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003af6:	2b20      	cmp	r3, #32
 8003af8:	d06c      	beq.n	8003bd4 <HAL_TIM_ConfigClockSource+0x140>
 8003afa:	2b30      	cmp	r3, #48	; 0x30
 8003afc:	d06a      	beq.n	8003bd4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003afe:	e073      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b00:	2b70      	cmp	r3, #112	; 0x70
 8003b02:	d00d      	beq.n	8003b20 <HAL_TIM_ConfigClockSource+0x8c>
 8003b04:	2b70      	cmp	r3, #112	; 0x70
 8003b06:	d804      	bhi.n	8003b12 <HAL_TIM_ConfigClockSource+0x7e>
 8003b08:	2b50      	cmp	r3, #80	; 0x50
 8003b0a:	d033      	beq.n	8003b74 <HAL_TIM_ConfigClockSource+0xe0>
 8003b0c:	2b60      	cmp	r3, #96	; 0x60
 8003b0e:	d041      	beq.n	8003b94 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003b10:	e06a      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b16:	d066      	beq.n	8003be6 <HAL_TIM_ConfigClockSource+0x152>
 8003b18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b1c:	d017      	beq.n	8003b4e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003b1e:	e063      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6818      	ldr	r0, [r3, #0]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	6899      	ldr	r1, [r3, #8]
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	f000 fb5f 	bl	80041f2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b42:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68fa      	ldr	r2, [r7, #12]
 8003b4a:	609a      	str	r2, [r3, #8]
      break;
 8003b4c:	e04c      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6818      	ldr	r0, [r3, #0]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	6899      	ldr	r1, [r3, #8]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	f000 fb48 	bl	80041f2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b70:	609a      	str	r2, [r3, #8]
      break;
 8003b72:	e039      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	6859      	ldr	r1, [r3, #4]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	461a      	mov	r2, r3
 8003b82:	f000 fabf 	bl	8004104 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2150      	movs	r1, #80	; 0x50
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 fb16 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003b92:	e029      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	6859      	ldr	r1, [r3, #4]
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	f000 fadd 	bl	8004160 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2160      	movs	r1, #96	; 0x60
 8003bac:	4618      	mov	r0, r3
 8003bae:	f000 fb06 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003bb2:	e019      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6818      	ldr	r0, [r3, #0]
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	6859      	ldr	r1, [r3, #4]
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	f000 fa9f 	bl	8004104 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2140      	movs	r1, #64	; 0x40
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f000 faf6 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003bd2:	e009      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4619      	mov	r1, r3
 8003bde:	4610      	mov	r0, r2
 8003be0:	f000 faed 	bl	80041be <TIM_ITRx_SetConfig>
      break;
 8003be4:	e000      	b.n	8003be8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003be6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b083      	sub	sp, #12
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr

08003c14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c1c:	bf00      	nop
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bc80      	pop	{r7}
 8003c24:	4770      	bx	lr

08003c26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b083      	sub	sp, #12
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr

08003c38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bc80      	pop	{r7}
 8003c48:	4770      	bx	lr
	...

08003c4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a35      	ldr	r2, [pc, #212]	; (8003d34 <TIM_Base_SetConfig+0xe8>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d00b      	beq.n	8003c7c <TIM_Base_SetConfig+0x30>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c6a:	d007      	beq.n	8003c7c <TIM_Base_SetConfig+0x30>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a32      	ldr	r2, [pc, #200]	; (8003d38 <TIM_Base_SetConfig+0xec>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d003      	beq.n	8003c7c <TIM_Base_SetConfig+0x30>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a31      	ldr	r2, [pc, #196]	; (8003d3c <TIM_Base_SetConfig+0xf0>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d108      	bne.n	8003c8e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a28      	ldr	r2, [pc, #160]	; (8003d34 <TIM_Base_SetConfig+0xe8>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d017      	beq.n	8003cc6 <TIM_Base_SetConfig+0x7a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c9c:	d013      	beq.n	8003cc6 <TIM_Base_SetConfig+0x7a>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a25      	ldr	r2, [pc, #148]	; (8003d38 <TIM_Base_SetConfig+0xec>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d00f      	beq.n	8003cc6 <TIM_Base_SetConfig+0x7a>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a24      	ldr	r2, [pc, #144]	; (8003d3c <TIM_Base_SetConfig+0xf0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d00b      	beq.n	8003cc6 <TIM_Base_SetConfig+0x7a>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a23      	ldr	r2, [pc, #140]	; (8003d40 <TIM_Base_SetConfig+0xf4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d007      	beq.n	8003cc6 <TIM_Base_SetConfig+0x7a>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a22      	ldr	r2, [pc, #136]	; (8003d44 <TIM_Base_SetConfig+0xf8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d003      	beq.n	8003cc6 <TIM_Base_SetConfig+0x7a>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a21      	ldr	r2, [pc, #132]	; (8003d48 <TIM_Base_SetConfig+0xfc>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d108      	bne.n	8003cd8 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ccc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a0d      	ldr	r2, [pc, #52]	; (8003d34 <TIM_Base_SetConfig+0xe8>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00b      	beq.n	8003d1c <TIM_Base_SetConfig+0xd0>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a0e      	ldr	r2, [pc, #56]	; (8003d40 <TIM_Base_SetConfig+0xf4>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d007      	beq.n	8003d1c <TIM_Base_SetConfig+0xd0>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a0d      	ldr	r2, [pc, #52]	; (8003d44 <TIM_Base_SetConfig+0xf8>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d003      	beq.n	8003d1c <TIM_Base_SetConfig+0xd0>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a0c      	ldr	r2, [pc, #48]	; (8003d48 <TIM_Base_SetConfig+0xfc>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d103      	bne.n	8003d24 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	691a      	ldr	r2, [r3, #16]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	615a      	str	r2, [r3, #20]
}
 8003d2a:	bf00      	nop
 8003d2c:	3714      	adds	r7, #20
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr
 8003d34:	40012c00 	.word	0x40012c00
 8003d38:	40000400 	.word	0x40000400
 8003d3c:	40000800 	.word	0x40000800
 8003d40:	40014000 	.word	0x40014000
 8003d44:	40014400 	.word	0x40014400
 8003d48:	40014800 	.word	0x40014800

08003d4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b087      	sub	sp, #28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	f023 0201 	bic.w	r2, r3, #1
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 0303 	bic.w	r3, r3, #3
 8003d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f023 0302 	bic.w	r3, r3, #2
 8003d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a28      	ldr	r2, [pc, #160]	; (8003e44 <TIM_OC1_SetConfig+0xf8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d00b      	beq.n	8003dc0 <TIM_OC1_SetConfig+0x74>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a27      	ldr	r2, [pc, #156]	; (8003e48 <TIM_OC1_SetConfig+0xfc>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d007      	beq.n	8003dc0 <TIM_OC1_SetConfig+0x74>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a26      	ldr	r2, [pc, #152]	; (8003e4c <TIM_OC1_SetConfig+0x100>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d003      	beq.n	8003dc0 <TIM_OC1_SetConfig+0x74>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a25      	ldr	r2, [pc, #148]	; (8003e50 <TIM_OC1_SetConfig+0x104>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d10c      	bne.n	8003dda <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	f023 0308 	bic.w	r3, r3, #8
 8003dc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f023 0304 	bic.w	r3, r3, #4
 8003dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a19      	ldr	r2, [pc, #100]	; (8003e44 <TIM_OC1_SetConfig+0xf8>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d00b      	beq.n	8003dfa <TIM_OC1_SetConfig+0xae>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a18      	ldr	r2, [pc, #96]	; (8003e48 <TIM_OC1_SetConfig+0xfc>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d007      	beq.n	8003dfa <TIM_OC1_SetConfig+0xae>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a17      	ldr	r2, [pc, #92]	; (8003e4c <TIM_OC1_SetConfig+0x100>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d003      	beq.n	8003dfa <TIM_OC1_SetConfig+0xae>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a16      	ldr	r2, [pc, #88]	; (8003e50 <TIM_OC1_SetConfig+0x104>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d111      	bne.n	8003e1e <TIM_OC1_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	621a      	str	r2, [r3, #32]
}
 8003e38:	bf00      	nop
 8003e3a:	371c      	adds	r7, #28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40012c00 	.word	0x40012c00
 8003e48:	40014000 	.word	0x40014000
 8003e4c:	40014400 	.word	0x40014400
 8003e50:	40014800 	.word	0x40014800

08003e54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b087      	sub	sp, #28
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	f023 0210 	bic.w	r2, r3, #16
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	021b      	lsls	r3, r3, #8
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	f023 0320 	bic.w	r3, r3, #32
 8003e9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a23      	ldr	r2, [pc, #140]	; (8003f3c <TIM_OC2_SetConfig+0xe8>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d10d      	bne.n	8003ed0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003eba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ece:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a1a      	ldr	r2, [pc, #104]	; (8003f3c <TIM_OC2_SetConfig+0xe8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00b      	beq.n	8003ef0 <TIM_OC2_SetConfig+0x9c>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a19      	ldr	r2, [pc, #100]	; (8003f40 <TIM_OC2_SetConfig+0xec>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d007      	beq.n	8003ef0 <TIM_OC2_SetConfig+0x9c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a18      	ldr	r2, [pc, #96]	; (8003f44 <TIM_OC2_SetConfig+0xf0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d003      	beq.n	8003ef0 <TIM_OC2_SetConfig+0x9c>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a17      	ldr	r2, [pc, #92]	; (8003f48 <TIM_OC2_SetConfig+0xf4>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d113      	bne.n	8003f18 <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ef6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003efe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	621a      	str	r2, [r3, #32]
}
 8003f32:	bf00      	nop
 8003f34:	371c      	adds	r7, #28
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr
 8003f3c:	40012c00 	.word	0x40012c00
 8003f40:	40014000 	.word	0x40014000
 8003f44:	40014400 	.word	0x40014400
 8003f48:	40014800 	.word	0x40014800

08003f4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f023 0303 	bic.w	r3, r3, #3
 8003f82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	021b      	lsls	r3, r3, #8
 8003f9c:	697a      	ldr	r2, [r7, #20]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a23      	ldr	r2, [pc, #140]	; (8004034 <TIM_OC3_SetConfig+0xe8>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d10d      	bne.n	8003fc6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	021b      	lsls	r3, r3, #8
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a1a      	ldr	r2, [pc, #104]	; (8004034 <TIM_OC3_SetConfig+0xe8>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00b      	beq.n	8003fe6 <TIM_OC3_SetConfig+0x9a>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a19      	ldr	r2, [pc, #100]	; (8004038 <TIM_OC3_SetConfig+0xec>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d007      	beq.n	8003fe6 <TIM_OC3_SetConfig+0x9a>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a18      	ldr	r2, [pc, #96]	; (800403c <TIM_OC3_SetConfig+0xf0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d003      	beq.n	8003fe6 <TIM_OC3_SetConfig+0x9a>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a17      	ldr	r2, [pc, #92]	; (8004040 <TIM_OC3_SetConfig+0xf4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d113      	bne.n	800400e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	011b      	lsls	r3, r3, #4
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	4313      	orrs	r3, r2
 800400c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	621a      	str	r2, [r3, #32]
}
 8004028:	bf00      	nop
 800402a:	371c      	adds	r7, #28
 800402c:	46bd      	mov	sp, r7
 800402e:	bc80      	pop	{r7}
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	40012c00 	.word	0x40012c00
 8004038:	40014000 	.word	0x40014000
 800403c:	40014400 	.word	0x40014400
 8004040:	40014800 	.word	0x40014800

08004044 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800407a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	021b      	lsls	r3, r3, #8
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	4313      	orrs	r3, r2
 8004086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800408e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	031b      	lsls	r3, r3, #12
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a15      	ldr	r2, [pc, #84]	; (80040f4 <TIM_OC4_SetConfig+0xb0>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d00b      	beq.n	80040bc <TIM_OC4_SetConfig+0x78>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	4a14      	ldr	r2, [pc, #80]	; (80040f8 <TIM_OC4_SetConfig+0xb4>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d007      	beq.n	80040bc <TIM_OC4_SetConfig+0x78>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a13      	ldr	r2, [pc, #76]	; (80040fc <TIM_OC4_SetConfig+0xb8>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d003      	beq.n	80040bc <TIM_OC4_SetConfig+0x78>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a12      	ldr	r2, [pc, #72]	; (8004100 <TIM_OC4_SetConfig+0xbc>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d109      	bne.n	80040d0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	019b      	lsls	r3, r3, #6
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	621a      	str	r2, [r3, #32]
}
 80040ea:	bf00      	nop
 80040ec:	371c      	adds	r7, #28
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr
 80040f4:	40012c00 	.word	0x40012c00
 80040f8:	40014000 	.word	0x40014000
 80040fc:	40014400 	.word	0x40014400
 8004100:	40014800 	.word	0x40014800

08004104 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004104:	b480      	push	{r7}
 8004106:	b087      	sub	sp, #28
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	f023 0201 	bic.w	r2, r3, #1
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800412e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	011b      	lsls	r3, r3, #4
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	4313      	orrs	r3, r2
 8004138:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	f023 030a 	bic.w	r3, r3, #10
 8004140:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	4313      	orrs	r3, r2
 8004148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	621a      	str	r2, [r3, #32]
}
 8004156:	bf00      	nop
 8004158:	371c      	adds	r7, #28
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	f023 0210 	bic.w	r2, r3, #16
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800418a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	031b      	lsls	r3, r3, #12
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	4313      	orrs	r3, r2
 8004194:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800419c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	621a      	str	r2, [r3, #32]
}
 80041b4:	bf00      	nop
 80041b6:	371c      	adds	r7, #28
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr

080041be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041be:	b480      	push	{r7}
 80041c0:	b085      	sub	sp, #20
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
 80041c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4313      	orrs	r3, r2
 80041dc:	f043 0307 	orr.w	r3, r3, #7
 80041e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	609a      	str	r2, [r3, #8]
}
 80041e8:	bf00      	nop
 80041ea:	3714      	adds	r7, #20
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bc80      	pop	{r7}
 80041f0:	4770      	bx	lr

080041f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b087      	sub	sp, #28
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	607a      	str	r2, [r7, #4]
 80041fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800420c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	021a      	lsls	r2, r3, #8
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	431a      	orrs	r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4313      	orrs	r3, r2
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	4313      	orrs	r3, r2
 800421e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	609a      	str	r2, [r3, #8]
}
 8004226:	bf00      	nop
 8004228:	371c      	adds	r7, #28
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr

08004230 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 031f 	and.w	r3, r3, #31
 8004242:	2201      	movs	r2, #1
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6a1a      	ldr	r2, [r3, #32]
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	43db      	mvns	r3, r3
 8004252:	401a      	ands	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6a1a      	ldr	r2, [r3, #32]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f003 031f 	and.w	r3, r3, #31
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	fa01 f303 	lsl.w	r3, r1, r3
 8004268:	431a      	orrs	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	621a      	str	r2, [r3, #32]
}
 800426e:	bf00      	nop
 8004270:	371c      	adds	r7, #28
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004288:	2b01      	cmp	r3, #1
 800428a:	d101      	bne.n	8004290 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800428c:	2302      	movs	r3, #2
 800428e:	e032      	b.n	80042f6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2202      	movs	r2, #2
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042c8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68ba      	ldr	r2, [r7, #8]
 80042e2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bc80      	pop	{r7}
 80042fe:	4770      	bx	lr

08004300 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr

08004312 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004312:	b480      	push	{r7}
 8004314:	b083      	sub	sp, #12
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800431a:	bf00      	nop
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr

08004324 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e03f      	b.n	80043b6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d106      	bne.n	8004350 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f001 fcc4 	bl	8005cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2224      	movs	r2, #36	; 0x24
 8004354:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68da      	ldr	r2, [r3, #12]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004366:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f829 	bl	80043c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800437c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	695a      	ldr	r2, [r3, #20]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800438c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68da      	ldr	r2, [r3, #12]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800439c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2220      	movs	r2, #32
 80043b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
	...

080043c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68da      	ldr	r2, [r3, #12]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	430a      	orrs	r2, r1
 80043dc:	611a      	str	r2, [r3, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

#if defined(USART_CR1_OVER8)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	689a      	ldr	r2, [r3, #8]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	431a      	orrs	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69db      	ldr	r3, [r3, #28]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004400:	f023 030c 	bic.w	r3, r3, #12
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6812      	ldr	r2, [r2, #0]
 8004408:	68f9      	ldr	r1, [r7, #12]
 800440a:	430b      	orrs	r3, r1
 800440c:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	699a      	ldr	r2, [r3, #24]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	615a      	str	r2, [r3, #20]

#if defined(USART_CR1_OVER8)
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800442c:	f040 80a5 	bne.w	800457a <UART_SetConfig+0x1ba>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if(huart->Instance == USART1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4aa4      	ldr	r2, [pc, #656]	; (80046c8 <UART_SetConfig+0x308>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d14f      	bne.n	80044da <UART_SetConfig+0x11a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800443a:	f7fe ff79 	bl	8003330 <HAL_RCC_GetPCLK2Freq>
 800443e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	009a      	lsls	r2, r3, #2
 800444a:	441a      	add	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	fbb2 f3f3 	udiv	r3, r2, r3
 8004456:	4a9d      	ldr	r2, [pc, #628]	; (80046cc <UART_SetConfig+0x30c>)
 8004458:	fba2 2303 	umull	r2, r3, r2, r3
 800445c:	095b      	lsrs	r3, r3, #5
 800445e:	0119      	lsls	r1, r3, #4
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	4613      	mov	r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	009a      	lsls	r2, r3, #2
 800446a:	441a      	add	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	fbb2 f2f3 	udiv	r2, r2, r3
 8004476:	4b95      	ldr	r3, [pc, #596]	; (80046cc <UART_SetConfig+0x30c>)
 8004478:	fba3 0302 	umull	r0, r3, r3, r2
 800447c:	095b      	lsrs	r3, r3, #5
 800447e:	2064      	movs	r0, #100	; 0x64
 8004480:	fb00 f303 	mul.w	r3, r0, r3
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	3332      	adds	r3, #50	; 0x32
 800448a:	4a90      	ldr	r2, [pc, #576]	; (80046cc <UART_SetConfig+0x30c>)
 800448c:	fba2 2303 	umull	r2, r3, r2, r3
 8004490:	095b      	lsrs	r3, r3, #5
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004498:	4419      	add	r1, r3
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	009a      	lsls	r2, r3, #2
 80044a4:	441a      	add	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80044b0:	4b86      	ldr	r3, [pc, #536]	; (80046cc <UART_SetConfig+0x30c>)
 80044b2:	fba3 0302 	umull	r0, r3, r3, r2
 80044b6:	095b      	lsrs	r3, r3, #5
 80044b8:	2064      	movs	r0, #100	; 0x64
 80044ba:	fb00 f303 	mul.w	r3, r0, r3
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	00db      	lsls	r3, r3, #3
 80044c2:	3332      	adds	r3, #50	; 0x32
 80044c4:	4a81      	ldr	r2, [pc, #516]	; (80046cc <UART_SetConfig+0x30c>)
 80044c6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ca:	095b      	lsrs	r3, r3, #5
 80044cc:	f003 0207 	and.w	r2, r3, #7
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	440a      	add	r2, r1
 80044d6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80044d8:	e0f1      	b.n	80046be <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 80044da:	f7fe ff15 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 80044de:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	4613      	mov	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	4413      	add	r3, r2
 80044e8:	009a      	lsls	r2, r3, #2
 80044ea:	441a      	add	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f6:	4a75      	ldr	r2, [pc, #468]	; (80046cc <UART_SetConfig+0x30c>)
 80044f8:	fba2 2303 	umull	r2, r3, r2, r3
 80044fc:	095b      	lsrs	r3, r3, #5
 80044fe:	0119      	lsls	r1, r3, #4
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	4613      	mov	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4413      	add	r3, r2
 8004508:	009a      	lsls	r2, r3, #2
 800450a:	441a      	add	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	fbb2 f2f3 	udiv	r2, r2, r3
 8004516:	4b6d      	ldr	r3, [pc, #436]	; (80046cc <UART_SetConfig+0x30c>)
 8004518:	fba3 0302 	umull	r0, r3, r3, r2
 800451c:	095b      	lsrs	r3, r3, #5
 800451e:	2064      	movs	r0, #100	; 0x64
 8004520:	fb00 f303 	mul.w	r3, r0, r3
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	3332      	adds	r3, #50	; 0x32
 800452a:	4a68      	ldr	r2, [pc, #416]	; (80046cc <UART_SetConfig+0x30c>)
 800452c:	fba2 2303 	umull	r2, r3, r2, r3
 8004530:	095b      	lsrs	r3, r3, #5
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004538:	4419      	add	r1, r3
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	4613      	mov	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4413      	add	r3, r2
 8004542:	009a      	lsls	r2, r3, #2
 8004544:	441a      	add	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004550:	4b5e      	ldr	r3, [pc, #376]	; (80046cc <UART_SetConfig+0x30c>)
 8004552:	fba3 0302 	umull	r0, r3, r3, r2
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	2064      	movs	r0, #100	; 0x64
 800455a:	fb00 f303 	mul.w	r3, r0, r3
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	3332      	adds	r3, #50	; 0x32
 8004564:	4a59      	ldr	r2, [pc, #356]	; (80046cc <UART_SetConfig+0x30c>)
 8004566:	fba2 2303 	umull	r2, r3, r2, r3
 800456a:	095b      	lsrs	r3, r3, #5
 800456c:	f003 0207 	and.w	r2, r3, #7
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	440a      	add	r2, r1
 8004576:	609a      	str	r2, [r3, #8]
}
 8004578:	e0a1      	b.n	80046be <UART_SetConfig+0x2fe>
    if(huart->Instance == USART1)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a52      	ldr	r2, [pc, #328]	; (80046c8 <UART_SetConfig+0x308>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d14e      	bne.n	8004622 <UART_SetConfig+0x262>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004584:	f7fe fed4 	bl	8003330 <HAL_RCC_GetPCLK2Freq>
 8004588:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	4613      	mov	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4413      	add	r3, r2
 8004592:	009a      	lsls	r2, r3, #2
 8004594:	441a      	add	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a0:	4a4a      	ldr	r2, [pc, #296]	; (80046cc <UART_SetConfig+0x30c>)
 80045a2:	fba2 2303 	umull	r2, r3, r2, r3
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	0119      	lsls	r1, r3, #4
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	009a      	lsls	r2, r3, #2
 80045b4:	441a      	add	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80045c0:	4b42      	ldr	r3, [pc, #264]	; (80046cc <UART_SetConfig+0x30c>)
 80045c2:	fba3 0302 	umull	r0, r3, r3, r2
 80045c6:	095b      	lsrs	r3, r3, #5
 80045c8:	2064      	movs	r0, #100	; 0x64
 80045ca:	fb00 f303 	mul.w	r3, r0, r3
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	011b      	lsls	r3, r3, #4
 80045d2:	3332      	adds	r3, #50	; 0x32
 80045d4:	4a3d      	ldr	r2, [pc, #244]	; (80046cc <UART_SetConfig+0x30c>)
 80045d6:	fba2 2303 	umull	r2, r3, r2, r3
 80045da:	095b      	lsrs	r3, r3, #5
 80045dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045e0:	4419      	add	r1, r3
 80045e2:	68ba      	ldr	r2, [r7, #8]
 80045e4:	4613      	mov	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	009a      	lsls	r2, r3, #2
 80045ec:	441a      	add	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80045f8:	4b34      	ldr	r3, [pc, #208]	; (80046cc <UART_SetConfig+0x30c>)
 80045fa:	fba3 0302 	umull	r0, r3, r3, r2
 80045fe:	095b      	lsrs	r3, r3, #5
 8004600:	2064      	movs	r0, #100	; 0x64
 8004602:	fb00 f303 	mul.w	r3, r0, r3
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	011b      	lsls	r3, r3, #4
 800460a:	3332      	adds	r3, #50	; 0x32
 800460c:	4a2f      	ldr	r2, [pc, #188]	; (80046cc <UART_SetConfig+0x30c>)
 800460e:	fba2 2303 	umull	r2, r3, r2, r3
 8004612:	095b      	lsrs	r3, r3, #5
 8004614:	f003 020f 	and.w	r2, r3, #15
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	440a      	add	r2, r1
 800461e:	609a      	str	r2, [r3, #8]
}
 8004620:	e04d      	b.n	80046be <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004622:	f7fe fe71 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 8004626:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	4613      	mov	r3, r2
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	009a      	lsls	r2, r3, #2
 8004632:	441a      	add	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	fbb2 f3f3 	udiv	r3, r2, r3
 800463e:	4a23      	ldr	r2, [pc, #140]	; (80046cc <UART_SetConfig+0x30c>)
 8004640:	fba2 2303 	umull	r2, r3, r2, r3
 8004644:	095b      	lsrs	r3, r3, #5
 8004646:	0119      	lsls	r1, r3, #4
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	4613      	mov	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4413      	add	r3, r2
 8004650:	009a      	lsls	r2, r3, #2
 8004652:	441a      	add	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	fbb2 f2f3 	udiv	r2, r2, r3
 800465e:	4b1b      	ldr	r3, [pc, #108]	; (80046cc <UART_SetConfig+0x30c>)
 8004660:	fba3 0302 	umull	r0, r3, r3, r2
 8004664:	095b      	lsrs	r3, r3, #5
 8004666:	2064      	movs	r0, #100	; 0x64
 8004668:	fb00 f303 	mul.w	r3, r0, r3
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	3332      	adds	r3, #50	; 0x32
 8004672:	4a16      	ldr	r2, [pc, #88]	; (80046cc <UART_SetConfig+0x30c>)
 8004674:	fba2 2303 	umull	r2, r3, r2, r3
 8004678:	095b      	lsrs	r3, r3, #5
 800467a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800467e:	4419      	add	r1, r3
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	4613      	mov	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4413      	add	r3, r2
 8004688:	009a      	lsls	r2, r3, #2
 800468a:	441a      	add	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	fbb2 f2f3 	udiv	r2, r2, r3
 8004696:	4b0d      	ldr	r3, [pc, #52]	; (80046cc <UART_SetConfig+0x30c>)
 8004698:	fba3 0302 	umull	r0, r3, r3, r2
 800469c:	095b      	lsrs	r3, r3, #5
 800469e:	2064      	movs	r0, #100	; 0x64
 80046a0:	fb00 f303 	mul.w	r3, r0, r3
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	011b      	lsls	r3, r3, #4
 80046a8:	3332      	adds	r3, #50	; 0x32
 80046aa:	4a08      	ldr	r2, [pc, #32]	; (80046cc <UART_SetConfig+0x30c>)
 80046ac:	fba2 2303 	umull	r2, r3, r2, r3
 80046b0:	095b      	lsrs	r3, r3, #5
 80046b2:	f003 020f 	and.w	r2, r3, #15
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	440a      	add	r2, r1
 80046bc:	609a      	str	r2, [r3, #8]
}
 80046be:	bf00      	nop
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40013800 	.word	0x40013800
 80046cc:	51eb851f 	.word	0x51eb851f

080046d0 <kalmanInit>:
 *  Created on: 13.11.2018
 *      Author: user
 */
#include "Kalman.h"

void kalmanInit(){
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
/*Variables used to adjust filter*/


	Q_angle = 0.0005f;
 80046d4:	4b11      	ldr	r3, [pc, #68]	; (800471c <kalmanInit+0x4c>)
 80046d6:	4a12      	ldr	r2, [pc, #72]	; (8004720 <kalmanInit+0x50>)
 80046d8:	601a      	str	r2, [r3, #0]
	Q_bias = 0.0005f;
 80046da:	4b12      	ldr	r3, [pc, #72]	; (8004724 <kalmanInit+0x54>)
 80046dc:	4a10      	ldr	r2, [pc, #64]	; (8004720 <kalmanInit+0x50>)
 80046de:	601a      	str	r2, [r3, #0]
	R_measure = 0.0003f;
 80046e0:	4b11      	ldr	r3, [pc, #68]	; (8004728 <kalmanInit+0x58>)
 80046e2:	4a12      	ldr	r2, [pc, #72]	; (800472c <kalmanInit+0x5c>)
 80046e4:	601a      	str	r2, [r3, #0]

	_angle = 0.0f; // Reset the angle
 80046e6:	4b12      	ldr	r3, [pc, #72]	; (8004730 <kalmanInit+0x60>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	801a      	strh	r2, [r3, #0]
	_bias = 0.0f; // Reset bias
 80046ec:	4b11      	ldr	r3, [pc, #68]	; (8004734 <kalmanInit+0x64>)
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]

	P[0][0] = 0.0f;
 80046f4:	4b10      	ldr	r3, [pc, #64]	; (8004738 <kalmanInit+0x68>)
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
	P[0][1] = 0.0f;
 80046fc:	4b0e      	ldr	r3, [pc, #56]	; (8004738 <kalmanInit+0x68>)
 80046fe:	f04f 0200 	mov.w	r2, #0
 8004702:	605a      	str	r2, [r3, #4]
	P[1][0] = 0.0f;
 8004704:	4b0c      	ldr	r3, [pc, #48]	; (8004738 <kalmanInit+0x68>)
 8004706:	f04f 0200 	mov.w	r2, #0
 800470a:	609a      	str	r2, [r3, #8]
	P[1][1] = 0.0f;
 800470c:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <kalmanInit+0x68>)
 800470e:	f04f 0200 	mov.w	r2, #0
 8004712:	60da      	str	r2, [r3, #12]
}
 8004714:	bf00      	nop
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr
 800471c:	200000c0 	.word	0x200000c0
 8004720:	3a03126f 	.word	0x3a03126f
 8004724:	200000b0 	.word	0x200000b0
 8004728:	200000e0 	.word	0x200000e0
 800472c:	399d4952 	.word	0x399d4952
 8004730:	200000ec 	.word	0x200000ec
 8004734:	200000fc 	.word	0x200000fc
 8004738:	20000100 	.word	0x20000100

0800473c <getKalmanAngle>:


int16_t getKalmanAngle(float newAngle, float newRate, float dt) {
 800473c:	b590      	push	{r4, r7, lr}
 800473e:	b08b      	sub	sp, #44	; 0x2c
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]

    _rate = newRate - _bias;
 8004748:	4b8f      	ldr	r3, [pc, #572]	; (8004988 <getKalmanAngle+0x24c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4619      	mov	r1, r3
 800474e:	68b8      	ldr	r0, [r7, #8]
 8004750:	f7fc fa46 	bl	8000be0 <__aeabi_fsub>
 8004754:	4603      	mov	r3, r0
 8004756:	461a      	mov	r2, r3
 8004758:	4b8c      	ldr	r3, [pc, #560]	; (800498c <getKalmanAngle+0x250>)
 800475a:	601a      	str	r2, [r3, #0]
    _angle += dt * _rate;
 800475c:	4b8c      	ldr	r3, [pc, #560]	; (8004990 <getKalmanAngle+0x254>)
 800475e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004762:	4618      	mov	r0, r3
 8004764:	f7fc faf2 	bl	8000d4c <__aeabi_i2f>
 8004768:	4604      	mov	r4, r0
 800476a:	4b88      	ldr	r3, [pc, #544]	; (800498c <getKalmanAngle+0x250>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	4618      	mov	r0, r3
 8004772:	f7fc fb3f 	bl	8000df4 <__aeabi_fmul>
 8004776:	4603      	mov	r3, r0
 8004778:	4619      	mov	r1, r3
 800477a:	4620      	mov	r0, r4
 800477c:	f7fc fa32 	bl	8000be4 <__addsf3>
 8004780:	4603      	mov	r3, r0
 8004782:	4618      	mov	r0, r3
 8004784:	f7fc fc86 	bl	8001094 <__aeabi_f2iz>
 8004788:	4603      	mov	r3, r0
 800478a:	b21a      	sxth	r2, r3
 800478c:	4b80      	ldr	r3, [pc, #512]	; (8004990 <getKalmanAngle+0x254>)
 800478e:	801a      	strh	r2, [r3, #0]

    // Update estimation error covariance - Project the error covariance ahead
    P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Q_angle);
 8004790:	4b80      	ldr	r3, [pc, #512]	; (8004994 <getKalmanAngle+0x258>)
 8004792:	681c      	ldr	r4, [r3, #0]
 8004794:	4b7f      	ldr	r3, [pc, #508]	; (8004994 <getKalmanAngle+0x258>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	6879      	ldr	r1, [r7, #4]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fc fb2a 	bl	8000df4 <__aeabi_fmul>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	4b7b      	ldr	r3, [pc, #492]	; (8004994 <getKalmanAngle+0x258>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	4619      	mov	r1, r3
 80047aa:	4610      	mov	r0, r2
 80047ac:	f7fc fa18 	bl	8000be0 <__aeabi_fsub>
 80047b0:	4603      	mov	r3, r0
 80047b2:	461a      	mov	r2, r3
 80047b4:	4b77      	ldr	r3, [pc, #476]	; (8004994 <getKalmanAngle+0x258>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	4619      	mov	r1, r3
 80047ba:	4610      	mov	r0, r2
 80047bc:	f7fc fa10 	bl	8000be0 <__aeabi_fsub>
 80047c0:	4603      	mov	r3, r0
 80047c2:	461a      	mov	r2, r3
 80047c4:	4b74      	ldr	r3, [pc, #464]	; (8004998 <getKalmanAngle+0x25c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4619      	mov	r1, r3
 80047ca:	4610      	mov	r0, r2
 80047cc:	f7fc fa0a 	bl	8000be4 <__addsf3>
 80047d0:	4603      	mov	r3, r0
 80047d2:	6879      	ldr	r1, [r7, #4]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7fc fb0d 	bl	8000df4 <__aeabi_fmul>
 80047da:	4603      	mov	r3, r0
 80047dc:	4619      	mov	r1, r3
 80047de:	4620      	mov	r0, r4
 80047e0:	f7fc fa00 	bl	8000be4 <__addsf3>
 80047e4:	4603      	mov	r3, r0
 80047e6:	461a      	mov	r2, r3
 80047e8:	4b6a      	ldr	r3, [pc, #424]	; (8004994 <getKalmanAngle+0x258>)
 80047ea:	601a      	str	r2, [r3, #0]
    P[0][1] -= dt * P[1][1];
 80047ec:	4b69      	ldr	r3, [pc, #420]	; (8004994 <getKalmanAngle+0x258>)
 80047ee:	685c      	ldr	r4, [r3, #4]
 80047f0:	4b68      	ldr	r3, [pc, #416]	; (8004994 <getKalmanAngle+0x258>)
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	6879      	ldr	r1, [r7, #4]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7fc fafc 	bl	8000df4 <__aeabi_fmul>
 80047fc:	4603      	mov	r3, r0
 80047fe:	4619      	mov	r1, r3
 8004800:	4620      	mov	r0, r4
 8004802:	f7fc f9ed 	bl	8000be0 <__aeabi_fsub>
 8004806:	4603      	mov	r3, r0
 8004808:	461a      	mov	r2, r3
 800480a:	4b62      	ldr	r3, [pc, #392]	; (8004994 <getKalmanAngle+0x258>)
 800480c:	605a      	str	r2, [r3, #4]
    P[1][0] -= dt * P[1][1];
 800480e:	4b61      	ldr	r3, [pc, #388]	; (8004994 <getKalmanAngle+0x258>)
 8004810:	689c      	ldr	r4, [r3, #8]
 8004812:	4b60      	ldr	r3, [pc, #384]	; (8004994 <getKalmanAngle+0x258>)
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	6879      	ldr	r1, [r7, #4]
 8004818:	4618      	mov	r0, r3
 800481a:	f7fc faeb 	bl	8000df4 <__aeabi_fmul>
 800481e:	4603      	mov	r3, r0
 8004820:	4619      	mov	r1, r3
 8004822:	4620      	mov	r0, r4
 8004824:	f7fc f9dc 	bl	8000be0 <__aeabi_fsub>
 8004828:	4603      	mov	r3, r0
 800482a:	461a      	mov	r2, r3
 800482c:	4b59      	ldr	r3, [pc, #356]	; (8004994 <getKalmanAngle+0x258>)
 800482e:	609a      	str	r2, [r3, #8]
    P[1][1] += Q_bias * dt;
 8004830:	4b58      	ldr	r3, [pc, #352]	; (8004994 <getKalmanAngle+0x258>)
 8004832:	68dc      	ldr	r4, [r3, #12]
 8004834:	4b59      	ldr	r3, [pc, #356]	; (800499c <getKalmanAngle+0x260>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4618      	mov	r0, r3
 800483c:	f7fc fada 	bl	8000df4 <__aeabi_fmul>
 8004840:	4603      	mov	r3, r0
 8004842:	4619      	mov	r1, r3
 8004844:	4620      	mov	r0, r4
 8004846:	f7fc f9cd 	bl	8000be4 <__addsf3>
 800484a:	4603      	mov	r3, r0
 800484c:	461a      	mov	r2, r3
 800484e:	4b51      	ldr	r3, [pc, #324]	; (8004994 <getKalmanAngle+0x258>)
 8004850:	60da      	str	r2, [r3, #12]

    // Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
    // Calculate Kalman gain - Compute the Kalman gain
    float S = P[0][0] + R_measure; // Estimate error
 8004852:	4b50      	ldr	r3, [pc, #320]	; (8004994 <getKalmanAngle+0x258>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	4b52      	ldr	r3, [pc, #328]	; (80049a0 <getKalmanAngle+0x264>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4619      	mov	r1, r3
 800485c:	4610      	mov	r0, r2
 800485e:	f7fc f9c1 	bl	8000be4 <__addsf3>
 8004862:	4603      	mov	r3, r0
 8004864:	627b      	str	r3, [r7, #36]	; 0x24

    //Calculate Kalman gain
    float K[2]; // Kalman gain - This is a 2x1 vector
    K[0] = P[0][0] / S;
 8004866:	4b4b      	ldr	r3, [pc, #300]	; (8004994 <getKalmanAngle+0x258>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800486c:	4618      	mov	r0, r3
 800486e:	f7fc fb75 	bl	8000f5c <__aeabi_fdiv>
 8004872:	4603      	mov	r3, r0
 8004874:	613b      	str	r3, [r7, #16]
    K[1] = P[1][0] / S;
 8004876:	4b47      	ldr	r3, [pc, #284]	; (8004994 <getKalmanAngle+0x258>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800487c:	4618      	mov	r0, r3
 800487e:	f7fc fb6d 	bl	8000f5c <__aeabi_fdiv>
 8004882:	4603      	mov	r3, r0
 8004884:	617b      	str	r3, [r7, #20]

    // Calculate angle and bias - Update estimate with measurement zk (newAngle)
    float y = newAngle - _angle; // Angle difference
 8004886:	4b42      	ldr	r3, [pc, #264]	; (8004990 <getKalmanAngle+0x254>)
 8004888:	f9b3 3000 	ldrsh.w	r3, [r3]
 800488c:	4618      	mov	r0, r3
 800488e:	f7fc fa5d 	bl	8000d4c <__aeabi_i2f>
 8004892:	4603      	mov	r3, r0
 8004894:	4619      	mov	r1, r3
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f7fc f9a2 	bl	8000be0 <__aeabi_fsub>
 800489c:	4603      	mov	r3, r0
 800489e:	623b      	str	r3, [r7, #32]

    //Update angle and bias
    _angle += (int16_t)(K[0] * y);
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	6a39      	ldr	r1, [r7, #32]
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7fc faa5 	bl	8000df4 <__aeabi_fmul>
 80048aa:	4603      	mov	r3, r0
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7fc fbf1 	bl	8001094 <__aeabi_f2iz>
 80048b2:	4603      	mov	r3, r0
 80048b4:	b21b      	sxth	r3, r3
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	4b35      	ldr	r3, [pc, #212]	; (8004990 <getKalmanAngle+0x254>)
 80048ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048be:	b29b      	uxth	r3, r3
 80048c0:	4413      	add	r3, r2
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	b21a      	sxth	r2, r3
 80048c6:	4b32      	ldr	r3, [pc, #200]	; (8004990 <getKalmanAngle+0x254>)
 80048c8:	801a      	strh	r2, [r3, #0]
    _bias += K[1] * y;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	6a39      	ldr	r1, [r7, #32]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7fc fa90 	bl	8000df4 <__aeabi_fmul>
 80048d4:	4603      	mov	r3, r0
 80048d6:	461a      	mov	r2, r3
 80048d8:	4b2b      	ldr	r3, [pc, #172]	; (8004988 <getKalmanAngle+0x24c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4619      	mov	r1, r3
 80048de:	4610      	mov	r0, r2
 80048e0:	f7fc f980 	bl	8000be4 <__addsf3>
 80048e4:	4603      	mov	r3, r0
 80048e6:	461a      	mov	r2, r3
 80048e8:	4b27      	ldr	r3, [pc, #156]	; (8004988 <getKalmanAngle+0x24c>)
 80048ea:	601a      	str	r2, [r3, #0]

    // Calculate estimation error covariance - Update the error covariance
    float P00_temp = P[0][0];
 80048ec:	4b29      	ldr	r3, [pc, #164]	; (8004994 <getKalmanAngle+0x258>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	61fb      	str	r3, [r7, #28]
    float P01_temp = P[0][1];
 80048f2:	4b28      	ldr	r3, [pc, #160]	; (8004994 <getKalmanAngle+0x258>)
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	61bb      	str	r3, [r7, #24]

    P[0][0] -= K[0] * P00_temp;
 80048f8:	4b26      	ldr	r3, [pc, #152]	; (8004994 <getKalmanAngle+0x258>)
 80048fa:	681c      	ldr	r4, [r3, #0]
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	69f9      	ldr	r1, [r7, #28]
 8004900:	4618      	mov	r0, r3
 8004902:	f7fc fa77 	bl	8000df4 <__aeabi_fmul>
 8004906:	4603      	mov	r3, r0
 8004908:	4619      	mov	r1, r3
 800490a:	4620      	mov	r0, r4
 800490c:	f7fc f968 	bl	8000be0 <__aeabi_fsub>
 8004910:	4603      	mov	r3, r0
 8004912:	461a      	mov	r2, r3
 8004914:	4b1f      	ldr	r3, [pc, #124]	; (8004994 <getKalmanAngle+0x258>)
 8004916:	601a      	str	r2, [r3, #0]
    P[0][1] -= K[0] * P01_temp;
 8004918:	4b1e      	ldr	r3, [pc, #120]	; (8004994 <getKalmanAngle+0x258>)
 800491a:	685c      	ldr	r4, [r3, #4]
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	69b9      	ldr	r1, [r7, #24]
 8004920:	4618      	mov	r0, r3
 8004922:	f7fc fa67 	bl	8000df4 <__aeabi_fmul>
 8004926:	4603      	mov	r3, r0
 8004928:	4619      	mov	r1, r3
 800492a:	4620      	mov	r0, r4
 800492c:	f7fc f958 	bl	8000be0 <__aeabi_fsub>
 8004930:	4603      	mov	r3, r0
 8004932:	461a      	mov	r2, r3
 8004934:	4b17      	ldr	r3, [pc, #92]	; (8004994 <getKalmanAngle+0x258>)
 8004936:	605a      	str	r2, [r3, #4]
    P[1][0] -= K[1] * P00_temp;
 8004938:	4b16      	ldr	r3, [pc, #88]	; (8004994 <getKalmanAngle+0x258>)
 800493a:	689c      	ldr	r4, [r3, #8]
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	69f9      	ldr	r1, [r7, #28]
 8004940:	4618      	mov	r0, r3
 8004942:	f7fc fa57 	bl	8000df4 <__aeabi_fmul>
 8004946:	4603      	mov	r3, r0
 8004948:	4619      	mov	r1, r3
 800494a:	4620      	mov	r0, r4
 800494c:	f7fc f948 	bl	8000be0 <__aeabi_fsub>
 8004950:	4603      	mov	r3, r0
 8004952:	461a      	mov	r2, r3
 8004954:	4b0f      	ldr	r3, [pc, #60]	; (8004994 <getKalmanAngle+0x258>)
 8004956:	609a      	str	r2, [r3, #8]
    P[1][1] -= K[1] * P01_temp;
 8004958:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <getKalmanAngle+0x258>)
 800495a:	68dc      	ldr	r4, [r3, #12]
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	69b9      	ldr	r1, [r7, #24]
 8004960:	4618      	mov	r0, r3
 8004962:	f7fc fa47 	bl	8000df4 <__aeabi_fmul>
 8004966:	4603      	mov	r3, r0
 8004968:	4619      	mov	r1, r3
 800496a:	4620      	mov	r0, r4
 800496c:	f7fc f938 	bl	8000be0 <__aeabi_fsub>
 8004970:	4603      	mov	r3, r0
 8004972:	461a      	mov	r2, r3
 8004974:	4b07      	ldr	r3, [pc, #28]	; (8004994 <getKalmanAngle+0x258>)
 8004976:	60da      	str	r2, [r3, #12]

    return _angle;
 8004978:	4b05      	ldr	r3, [pc, #20]	; (8004990 <getKalmanAngle+0x254>)
 800497a:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 800497e:	4618      	mov	r0, r3
 8004980:	372c      	adds	r7, #44	; 0x2c
 8004982:	46bd      	mov	sp, r7
 8004984:	bd90      	pop	{r4, r7, pc}
 8004986:	bf00      	nop
 8004988:	200000fc 	.word	0x200000fc
 800498c:	200000d4 	.word	0x200000d4
 8004990:	200000ec 	.word	0x200000ec
 8004994:	20000100 	.word	0x20000100
 8004998:	200000c0 	.word	0x200000c0
 800499c:	200000b0 	.word	0x200000b0
 80049a0:	200000e0 	.word	0x200000e0

080049a4 <PID_Init>:
#include "PID.h"
#include "stm32f1xx_hal.h"
#include "main.h"
#include "math.h"

void PID_Init(){
 80049a4:	b490      	push	{r4, r7}
 80049a6:	af00      	add	r7, sp, #0
	speedIntegral = 0;
 80049a8:	4b0a      	ldr	r3, [pc, #40]	; (80049d4 <PID_Init+0x30>)
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	601a      	str	r2, [r3, #0]
	angleIntegral = 0;
 80049b0:	4b09      	ldr	r3, [pc, #36]	; (80049d8 <PID_Init+0x34>)
 80049b2:	f04f 0200 	mov.w	r2, #0
 80049b6:	601a      	str	r2, [r3, #0]
	previousError = 0;
 80049b8:	4a08      	ldr	r2, [pc, #32]	; (80049dc <PID_Init+0x38>)
 80049ba:	f04f 0300 	mov.w	r3, #0
 80049be:	f04f 0400 	mov.w	r4, #0
 80049c2:	e9c2 3400 	strd	r3, r4, [r2]
	previousSpeed = 0;
 80049c6:	4b06      	ldr	r3, [pc, #24]	; (80049e0 <PID_Init+0x3c>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	801a      	strh	r2, [r3, #0]
}
 80049cc:	bf00      	nop
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc90      	pop	{r4, r7}
 80049d2:	4770      	bx	lr
 80049d4:	200000f4 	.word	0x200000f4
 80049d8:	200000f0 	.word	0x200000f0
 80049dc:	200000b8 	.word	0x200000b8
 80049e0:	200000e4 	.word	0x200000e4

080049e4 <anglePID>:


void anglePID(float refAngle, int8_t realAngle){
 80049e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80049e8:	b08d      	sub	sp, #52	; 0x34
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
 80049ee:	460b      	mov	r3, r1
 80049f0:	70fb      	strb	r3, [r7, #3]

	double error;
	float Kp = 5; //5.85
 80049f2:	4b68      	ldr	r3, [pc, #416]	; (8004b94 <anglePID+0x1b0>)
 80049f4:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Ki = 0;
 80049f6:	f04f 0300 	mov.w	r3, #0
 80049fa:	62bb      	str	r3, [r7, #40]	; 0x28
	float Kd = 0;
 80049fc:	f04f 0300 	mov.w	r3, #0
 8004a00:	627b      	str	r3, [r7, #36]	; 0x24
	double v = 0;
 8004a02:	f04f 0300 	mov.w	r3, #0
 8004a06:	f04f 0400 	mov.w	r4, #0
 8004a0a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	float dt = ((1 + TIM2->PSC)*(1+TIM2->ARR))/24000000;
 8004a0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a14:	3301      	adds	r3, #1
 8004a16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004a1a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004a1c:	3201      	adds	r2, #1
 8004a1e:	fb02 f303 	mul.w	r3, r2, r3
 8004a22:	4a5d      	ldr	r2, [pc, #372]	; (8004b98 <anglePID+0x1b4>)
 8004a24:	fba2 2303 	umull	r2, r3, r2, r3
 8004a28:	0d5b      	lsrs	r3, r3, #21
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fc f98a 	bl	8000d44 <__aeabi_ui2f>
 8004a30:	4603      	mov	r3, r0
 8004a32:	617b      	str	r3, [r7, #20]
	/*
	if(realAngle >= (refAngle - 3) && realAngle <= (refAngle + 3)){
		realAngle = refAngle;
	}
*/
	error = refAngle - realAngle;
 8004a34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7fc f987 	bl	8000d4c <__aeabi_i2f>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	4619      	mov	r1, r3
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7fc f8cc 	bl	8000be0 <__aeabi_fsub>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7fb fd44 	bl	80004d8 <__aeabi_f2d>
 8004a50:	4603      	mov	r3, r0
 8004a52:	460c      	mov	r4, r1
 8004a54:	e9c7 3402 	strd	r3, r4, [r7, #8]
	angleIntegral = angleIntegral  + error * dt;
 8004a58:	4b50      	ldr	r3, [pc, #320]	; (8004b9c <anglePID+0x1b8>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7fb fd3b 	bl	80004d8 <__aeabi_f2d>
 8004a62:	4604      	mov	r4, r0
 8004a64:	460d      	mov	r5, r1
 8004a66:	6978      	ldr	r0, [r7, #20]
 8004a68:	f7fb fd36 	bl	80004d8 <__aeabi_f2d>
 8004a6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a70:	f7fb fd8a 	bl	8000588 <__aeabi_dmul>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4620      	mov	r0, r4
 8004a7a:	4629      	mov	r1, r5
 8004a7c:	f7fb fbce 	bl	800021c <__adddf3>
 8004a80:	4603      	mov	r3, r0
 8004a82:	460c      	mov	r4, r1
 8004a84:	4618      	mov	r0, r3
 8004a86:	4621      	mov	r1, r4
 8004a88:	f7fc f856 	bl	8000b38 <__aeabi_d2f>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	4b43      	ldr	r3, [pc, #268]	; (8004b9c <anglePID+0x1b8>)
 8004a90:	601a      	str	r2, [r3, #0]
	v = Kp*(error + (Kd* (error - previousError) / dt) + Ki * angleIntegral);// * 1.33;
 8004a92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a94:	f7fb fd20 	bl	80004d8 <__aeabi_f2d>
 8004a98:	4605      	mov	r5, r0
 8004a9a:	460e      	mov	r6, r1
 8004a9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004a9e:	f7fb fd1b 	bl	80004d8 <__aeabi_f2d>
 8004aa2:	4680      	mov	r8, r0
 8004aa4:	4689      	mov	r9, r1
 8004aa6:	4b3e      	ldr	r3, [pc, #248]	; (8004ba0 <anglePID+0x1bc>)
 8004aa8:	cb18      	ldmia	r3, {r3, r4}
 8004aaa:	461a      	mov	r2, r3
 8004aac:	4623      	mov	r3, r4
 8004aae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ab2:	f7fb fbb1 	bl	8000218 <__aeabi_dsub>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	460c      	mov	r4, r1
 8004aba:	461a      	mov	r2, r3
 8004abc:	4623      	mov	r3, r4
 8004abe:	4640      	mov	r0, r8
 8004ac0:	4649      	mov	r1, r9
 8004ac2:	f7fb fd61 	bl	8000588 <__aeabi_dmul>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	460c      	mov	r4, r1
 8004aca:	4698      	mov	r8, r3
 8004acc:	46a1      	mov	r9, r4
 8004ace:	6978      	ldr	r0, [r7, #20]
 8004ad0:	f7fb fd02 	bl	80004d8 <__aeabi_f2d>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	460c      	mov	r4, r1
 8004ad8:	461a      	mov	r2, r3
 8004ada:	4623      	mov	r3, r4
 8004adc:	4640      	mov	r0, r8
 8004ade:	4649      	mov	r1, r9
 8004ae0:	f7fb fe7c 	bl	80007dc <__aeabi_ddiv>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	460c      	mov	r4, r1
 8004ae8:	4618      	mov	r0, r3
 8004aea:	4621      	mov	r1, r4
 8004aec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004af0:	f7fb fb94 	bl	800021c <__adddf3>
 8004af4:	4603      	mov	r3, r0
 8004af6:	460c      	mov	r4, r1
 8004af8:	4698      	mov	r8, r3
 8004afa:	46a1      	mov	r9, r4
 8004afc:	4b27      	ldr	r3, [pc, #156]	; (8004b9c <anglePID+0x1b8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7fc f976 	bl	8000df4 <__aeabi_fmul>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7fb fce4 	bl	80004d8 <__aeabi_f2d>
 8004b10:	4603      	mov	r3, r0
 8004b12:	460c      	mov	r4, r1
 8004b14:	461a      	mov	r2, r3
 8004b16:	4623      	mov	r3, r4
 8004b18:	4640      	mov	r0, r8
 8004b1a:	4649      	mov	r1, r9
 8004b1c:	f7fb fb7e 	bl	800021c <__adddf3>
 8004b20:	4603      	mov	r3, r0
 8004b22:	460c      	mov	r4, r1
 8004b24:	461a      	mov	r2, r3
 8004b26:	4623      	mov	r3, r4
 8004b28:	4628      	mov	r0, r5
 8004b2a:	4631      	mov	r1, r6
 8004b2c:	f7fb fd2c 	bl	8000588 <__aeabi_dmul>
 8004b30:	4603      	mov	r3, r0
 8004b32:	460c      	mov	r4, r1
 8004b34:	e9c7 3406 	strd	r3, r4, [r7, #24]

	if(v < 0){
 8004b38:	f04f 0200 	mov.w	r2, #0
 8004b3c:	f04f 0300 	mov.w	r3, #0
 8004b40:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004b44:	f7fb ff92 	bl	8000a6c <__aeabi_dcmplt>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00d      	beq.n	8004b6a <anglePID+0x186>
		_dir = BACKWARD;
 8004b4e:	4b15      	ldr	r3, [pc, #84]	; (8004ba4 <anglePID+0x1c0>)
 8004b50:	2201      	movs	r2, #1
 8004b52:	701a      	strb	r2, [r3, #0]
		 _speed = -(int)(v);
 8004b54:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004b58:	f7fb ffc6 	bl	8000ae8 <__aeabi_d2iz>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	425b      	negs	r3, r3
 8004b62:	b29a      	uxth	r2, r3
 8004b64:	4b10      	ldr	r3, [pc, #64]	; (8004ba8 <anglePID+0x1c4>)
 8004b66:	801a      	strh	r2, [r3, #0]
 8004b68:	e00a      	b.n	8004b80 <anglePID+0x19c>
	}
	else{
		_dir = FORWARD;
 8004b6a:	4b0e      	ldr	r3, [pc, #56]	; (8004ba4 <anglePID+0x1c0>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	701a      	strb	r2, [r3, #0]
		_speed = (int)(v);
 8004b70:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004b74:	f7fb ffb8 	bl	8000ae8 <__aeabi_d2iz>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ba8 <anglePID+0x1c4>)
 8004b7e:	801a      	strh	r2, [r3, #0]

	/*if(_speed != previousSpeed){
		changeSpeed(_speed);
	}*/

	previousError = error;
 8004b80:	4a07      	ldr	r2, [pc, #28]	; (8004ba0 <anglePID+0x1bc>)
 8004b82:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004b86:	e9c2 3400 	strd	r3, r4, [r2]
}
 8004b8a:	bf00      	nop
 8004b8c:	3734      	adds	r7, #52	; 0x34
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b94:	40a00000 	.word	0x40a00000
 8004b98:	165e9f81 	.word	0x165e9f81
 8004b9c:	200000f0 	.word	0x200000f0
 8004ba0:	200000b8 	.word	0x200000b8
 8004ba4:	200000d8 	.word	0x200000d8
 8004ba8:	200000d0 	.word	0x200000d0

08004bac <gy521_Init>:
 */
#include "gy521.h"
 I2C_HandleTypeDef hi2c1;


void gy521_Init(){
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af02      	add	r7, sp, #8
	  uint8_t d[2];
	  d[0] = 0x6B;
 8004bb2:	236b      	movs	r3, #107	; 0x6b
 8004bb4:	713b      	strb	r3, [r7, #4]
	  d[1] = 0x00;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	717b      	strb	r3, [r7, #5]
	  while(HAL_I2C_Master_Transmit(&hi2c1, ADDR, (uint8_t*)d,2,100) != HAL_OK){}
 8004bba:	bf00      	nop
 8004bbc:	1d3a      	adds	r2, r7, #4
 8004bbe:	2364      	movs	r3, #100	; 0x64
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	2302      	movs	r3, #2
 8004bc4:	21d0      	movs	r1, #208	; 0xd0
 8004bc6:	4812      	ldr	r0, [pc, #72]	; (8004c10 <gy521_Init+0x64>)
 8004bc8:	f7fd f9a0 	bl	8001f0c <HAL_I2C_Master_Transmit>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f4      	bne.n	8004bbc <gy521_Init+0x10>
	  HAL_Delay(200);
 8004bd2:	20c8      	movs	r0, #200	; 0xc8
 8004bd4:	f7fc fb00 	bl	80011d8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bde:	480d      	ldr	r0, [pc, #52]	; (8004c14 <gy521_Init+0x68>)
 8004be0:	f7fd f854 	bl	8001c8c <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 8004be4:	20c8      	movs	r0, #200	; 0xc8
 8004be6:	f7fc faf7 	bl	80011d8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8004bea:	2201      	movs	r2, #1
 8004bec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bf0:	4808      	ldr	r0, [pc, #32]	; (8004c14 <gy521_Init+0x68>)
 8004bf2:	f7fd f84b 	bl	8001c8c <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 8004bf6:	20c8      	movs	r0, #200	; 0xc8
 8004bf8:	f7fc faee 	bl	80011d8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c02:	4804      	ldr	r0, [pc, #16]	; (8004c14 <gy521_Init+0x68>)
 8004c04:	f7fd f842 	bl	8001c8c <HAL_GPIO_WritePin>

}
 8004c08:	bf00      	nop
 8004c0a:	3708      	adds	r7, #8
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	20000110 	.word	0x20000110
 8004c14:	40010c00 	.word	0x40010c00

08004c18 <getAcc_X>:
	HAL_I2C_Mem_Read(&hi2c1, ADDR, GYRO_ZOUT_L , 1, &temp[1], sizeof(temp[1]), HAL_MAX_DELAY);

	value = ((temp[0] << 8) | temp[1]);
	return value;
}
int16_t getAcc_X(){
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af04      	add	r7, sp, #16
	int16_t value;
	uint8_t temp[2];


	HAL_I2C_Mem_Read(&hi2c1, ADDR, ACCEL_XOUT_H, 1, &temp[0], sizeof(temp[0]), HAL_MAX_DELAY);
 8004c1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c22:	9302      	str	r3, [sp, #8]
 8004c24:	2301      	movs	r3, #1
 8004c26:	9301      	str	r3, [sp, #4]
 8004c28:	1d3b      	adds	r3, r7, #4
 8004c2a:	9300      	str	r3, [sp, #0]
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	223b      	movs	r2, #59	; 0x3b
 8004c30:	21d0      	movs	r1, #208	; 0xd0
 8004c32:	480f      	ldr	r0, [pc, #60]	; (8004c70 <getAcc_X+0x58>)
 8004c34:	f7fd fa68 	bl	8002108 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, ADDR, ACCEL_XOUT_L, 1, &temp[1], sizeof(temp[1]), HAL_MAX_DELAY);
 8004c38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c3c:	9302      	str	r3, [sp, #8]
 8004c3e:	2301      	movs	r3, #1
 8004c40:	9301      	str	r3, [sp, #4]
 8004c42:	1d3b      	adds	r3, r7, #4
 8004c44:	3301      	adds	r3, #1
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	2301      	movs	r3, #1
 8004c4a:	223c      	movs	r2, #60	; 0x3c
 8004c4c:	21d0      	movs	r1, #208	; 0xd0
 8004c4e:	4808      	ldr	r0, [pc, #32]	; (8004c70 <getAcc_X+0x58>)
 8004c50:	f7fd fa5a 	bl	8002108 <HAL_I2C_Mem_Read>

	value = ((temp[0] << 8) | temp[1]);
 8004c54:	793b      	ldrb	r3, [r7, #4]
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	b21a      	sxth	r2, r3
 8004c5a:	797b      	ldrb	r3, [r7, #5]
 8004c5c:	b21b      	sxth	r3, r3
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	80fb      	strh	r3, [r7, #6]
	return value;
 8004c62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3708      	adds	r7, #8
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20000110 	.word	0x20000110

08004c74 <getAcc_Y>:
int16_t getAcc_Y(){
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af04      	add	r7, sp, #16
	int16_t value;
	uint8_t temp[2];

	HAL_I2C_Mem_Read(&hi2c1, ADDR, ACCEL_YOUT_H, 1, &temp[0], sizeof(temp[0]), HAL_MAX_DELAY);
 8004c7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c7e:	9302      	str	r3, [sp, #8]
 8004c80:	2301      	movs	r3, #1
 8004c82:	9301      	str	r3, [sp, #4]
 8004c84:	1d3b      	adds	r3, r7, #4
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	2301      	movs	r3, #1
 8004c8a:	223d      	movs	r2, #61	; 0x3d
 8004c8c:	21d0      	movs	r1, #208	; 0xd0
 8004c8e:	480f      	ldr	r0, [pc, #60]	; (8004ccc <getAcc_Y+0x58>)
 8004c90:	f7fd fa3a 	bl	8002108 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, ADDR, ACCEL_YOUT_L, 1, &temp[1], sizeof(temp[1]), HAL_MAX_DELAY);
 8004c94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c98:	9302      	str	r3, [sp, #8]
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	9301      	str	r3, [sp, #4]
 8004c9e:	1d3b      	adds	r3, r7, #4
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	223e      	movs	r2, #62	; 0x3e
 8004ca8:	21d0      	movs	r1, #208	; 0xd0
 8004caa:	4808      	ldr	r0, [pc, #32]	; (8004ccc <getAcc_Y+0x58>)
 8004cac:	f7fd fa2c 	bl	8002108 <HAL_I2C_Mem_Read>

	value = ((temp[0] << 8) | temp[1]);
 8004cb0:	793b      	ldrb	r3, [r7, #4]
 8004cb2:	021b      	lsls	r3, r3, #8
 8004cb4:	b21a      	sxth	r2, r3
 8004cb6:	797b      	ldrb	r3, [r7, #5]
 8004cb8:	b21b      	sxth	r3, r3
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	80fb      	strh	r3, [r7, #6]
	return value;
 8004cbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000110 	.word	0x20000110

08004cd0 <getAcc_Z>:
int16_t getAcc_Z(){
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af04      	add	r7, sp, #16
	int16_t value;
	uint8_t temp[2];

	HAL_I2C_Mem_Read(&hi2c1, ADDR, ACCEL_ZOUT_H, 1, &temp[0], sizeof(temp[0]), HAL_MAX_DELAY);
 8004cd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cda:	9302      	str	r3, [sp, #8]
 8004cdc:	2301      	movs	r3, #1
 8004cde:	9301      	str	r3, [sp, #4]
 8004ce0:	1d3b      	adds	r3, r7, #4
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	223f      	movs	r2, #63	; 0x3f
 8004ce8:	21d0      	movs	r1, #208	; 0xd0
 8004cea:	480f      	ldr	r0, [pc, #60]	; (8004d28 <getAcc_Z+0x58>)
 8004cec:	f7fd fa0c 	bl	8002108 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, ADDR, ACCEL_ZOUT_L, 1, &temp[1], sizeof(temp[1]), HAL_MAX_DELAY);
 8004cf0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cf4:	9302      	str	r3, [sp, #8]
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	9301      	str	r3, [sp, #4]
 8004cfa:	1d3b      	adds	r3, r7, #4
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	9300      	str	r3, [sp, #0]
 8004d00:	2301      	movs	r3, #1
 8004d02:	2240      	movs	r2, #64	; 0x40
 8004d04:	21d0      	movs	r1, #208	; 0xd0
 8004d06:	4808      	ldr	r0, [pc, #32]	; (8004d28 <getAcc_Z+0x58>)
 8004d08:	f7fd f9fe 	bl	8002108 <HAL_I2C_Mem_Read>

	value = ((temp[0] << 8) | temp[1]);
 8004d0c:	793b      	ldrb	r3, [r7, #4]
 8004d0e:	021b      	lsls	r3, r3, #8
 8004d10:	b21a      	sxth	r2, r3
 8004d12:	797b      	ldrb	r3, [r7, #5]
 8004d14:	b21b      	sxth	r3, r3
 8004d16:	4313      	orrs	r3, r2
 8004d18:	80fb      	strh	r3, [r7, #6]
	return value;
 8004d1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	20000110 	.word	0x20000110
 8004d2c:	00000000 	.word	0x00000000

08004d30 <getAccelPitch>:


float getAccelPitch(){
 8004d30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d34:	b085      	sub	sp, #20
 8004d36:	af00      	add	r7, sp, #0

	float Ax = (float)(getAcc_X() * ACCEL_RESOLUTION) / (float)INT16_MAX;
 8004d38:	f7ff ff6e 	bl	8004c18 <getAcc_X>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7fb fbb8 	bl	80004b4 <__aeabi_i2d>
 8004d44:	4602      	mov	r2, r0
 8004d46:	460b      	mov	r3, r1
 8004d48:	f7fb fa68 	bl	800021c <__adddf3>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	4610      	mov	r0, r2
 8004d52:	4619      	mov	r1, r3
 8004d54:	f7fb fef0 	bl	8000b38 <__aeabi_d2f>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	4945      	ldr	r1, [pc, #276]	; (8004e70 <getAccelPitch+0x140>)
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7fc f8fd 	bl	8000f5c <__aeabi_fdiv>
 8004d62:	4603      	mov	r3, r0
 8004d64:	60fb      	str	r3, [r7, #12]
	float Ay = (float)(getAcc_Y() * ACCEL_RESOLUTION) / (float)INT16_MAX;
 8004d66:	f7ff ff85 	bl	8004c74 <getAcc_Y>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7fb fba1 	bl	80004b4 <__aeabi_i2d>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	f7fb fa51 	bl	800021c <__adddf3>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	4610      	mov	r0, r2
 8004d80:	4619      	mov	r1, r3
 8004d82:	f7fb fed9 	bl	8000b38 <__aeabi_d2f>
 8004d86:	4603      	mov	r3, r0
 8004d88:	4939      	ldr	r1, [pc, #228]	; (8004e70 <getAccelPitch+0x140>)
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7fc f8e6 	bl	8000f5c <__aeabi_fdiv>
 8004d90:	4603      	mov	r3, r0
 8004d92:	60bb      	str	r3, [r7, #8]
	float Az = (float)(getAcc_Z() * ACCEL_RESOLUTION) / (float)INT16_MAX;
 8004d94:	f7ff ff9c 	bl	8004cd0 <getAcc_Z>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fb fb8a 	bl	80004b4 <__aeabi_i2d>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	f7fb fa3a 	bl	800021c <__adddf3>
 8004da8:	4602      	mov	r2, r0
 8004daa:	460b      	mov	r3, r1
 8004dac:	4610      	mov	r0, r2
 8004dae:	4619      	mov	r1, r3
 8004db0:	f7fb fec2 	bl	8000b38 <__aeabi_d2f>
 8004db4:	4603      	mov	r3, r0
 8004db6:	492e      	ldr	r1, [pc, #184]	; (8004e70 <getAccelPitch+0x140>)
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7fc f8cf 	bl	8000f5c <__aeabi_fdiv>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	607b      	str	r3, [r7, #4]

	float accelAngle = (double)((-atan2(sqrt(Ay*Ay + Ax*Ax),Az)*180/3.14) + 90);
 8004dc2:	68b9      	ldr	r1, [r7, #8]
 8004dc4:	68b8      	ldr	r0, [r7, #8]
 8004dc6:	f7fc f815 	bl	8000df4 <__aeabi_fmul>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	461e      	mov	r6, r3
 8004dce:	68f9      	ldr	r1, [r7, #12]
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f7fc f80f 	bl	8000df4 <__aeabi_fmul>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	4619      	mov	r1, r3
 8004dda:	4630      	mov	r0, r6
 8004ddc:	f7fb ff02 	bl	8000be4 <__addsf3>
 8004de0:	4603      	mov	r3, r0
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7fb fb78 	bl	80004d8 <__aeabi_f2d>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4610      	mov	r0, r2
 8004dee:	4619      	mov	r1, r3
 8004df0:	f001 f8b6 	bl	8005f60 <sqrt>
 8004df4:	4680      	mov	r8, r0
 8004df6:	4689      	mov	r9, r1
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f7fb fb6d 	bl	80004d8 <__aeabi_f2d>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	460b      	mov	r3, r1
 8004e02:	4640      	mov	r0, r8
 8004e04:	4649      	mov	r1, r9
 8004e06:	f001 f8a9 	bl	8005f5c <atan2>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	4614      	mov	r4, r2
 8004e10:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8004e14:	f04f 0200 	mov.w	r2, #0
 8004e18:	4b16      	ldr	r3, [pc, #88]	; (8004e74 <getAccelPitch+0x144>)
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	f7fb fbb3 	bl	8000588 <__aeabi_dmul>
 8004e22:	4603      	mov	r3, r0
 8004e24:	460c      	mov	r4, r1
 8004e26:	4618      	mov	r0, r3
 8004e28:	4621      	mov	r1, r4
 8004e2a:	a30f      	add	r3, pc, #60	; (adr r3, 8004e68 <getAccelPitch+0x138>)
 8004e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e30:	f7fb fcd4 	bl	80007dc <__aeabi_ddiv>
 8004e34:	4603      	mov	r3, r0
 8004e36:	460c      	mov	r4, r1
 8004e38:	4618      	mov	r0, r3
 8004e3a:	4621      	mov	r1, r4
 8004e3c:	f04f 0200 	mov.w	r2, #0
 8004e40:	4b0d      	ldr	r3, [pc, #52]	; (8004e78 <getAccelPitch+0x148>)
 8004e42:	f7fb f9eb 	bl	800021c <__adddf3>
 8004e46:	4603      	mov	r3, r0
 8004e48:	460c      	mov	r4, r1
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	f7fb fe73 	bl	8000b38 <__aeabi_d2f>
 8004e52:	4603      	mov	r3, r0
 8004e54:	603b      	str	r3, [r7, #0]

	return accelAngle;
 8004e56:	683b      	ldr	r3, [r7, #0]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3714      	adds	r7, #20
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e62:	bf00      	nop
 8004e64:	f3af 8000 	nop.w
 8004e68:	51eb851f 	.word	0x51eb851f
 8004e6c:	40091eb8 	.word	0x40091eb8
 8004e70:	46fffe00 	.word	0x46fffe00
 8004e74:	40668000 	.word	0x40668000
 8004e78:	40568000 	.word	0x40568000
 8004e7c:	00000000 	.word	0x00000000

08004e80 <getGyroPitch>:

float getGyroPitch(float gyroAngle , int16_t rawGyro){
 8004e80:	b5b0      	push	{r4, r5, r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	460b      	mov	r3, r1
 8004e8a:	807b      	strh	r3, [r7, #2]
	float Gy = getGyroYRate(rawGyro);
 8004e8c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f000 f825 	bl	8004ee0 <getGyroYRate>
 8004e96:	60f8      	str	r0, [r7, #12]
	gyroAngle = gyroAngle + Gy * 0.001;
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f7fb fb1d 	bl	80004d8 <__aeabi_f2d>
 8004e9e:	4604      	mov	r4, r0
 8004ea0:	460d      	mov	r5, r1
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f7fb fb18 	bl	80004d8 <__aeabi_f2d>
 8004ea8:	a30b      	add	r3, pc, #44	; (adr r3, 8004ed8 <getGyroPitch+0x58>)
 8004eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eae:	f7fb fb6b 	bl	8000588 <__aeabi_dmul>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	4620      	mov	r0, r4
 8004eb8:	4629      	mov	r1, r5
 8004eba:	f7fb f9af 	bl	800021c <__adddf3>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	460c      	mov	r4, r1
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	4621      	mov	r1, r4
 8004ec6:	f7fb fe37 	bl	8000b38 <__aeabi_d2f>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	607b      	str	r3, [r7, #4]

	return gyroAngle;
 8004ece:	687b      	ldr	r3, [r7, #4]
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bdb0      	pop	{r4, r5, r7, pc}
 8004ed8:	d2f1a9fc 	.word	0xd2f1a9fc
 8004edc:	3f50624d 	.word	0x3f50624d

08004ee0 <getGyroYRate>:

float getGyroYRate(int16_t rawGyro){
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	80fb      	strh	r3, [r7, #6]
	float zero = 80.75;
 8004eea:	4b0c      	ldr	r3, [pc, #48]	; (8004f1c <getGyroYRate+0x3c>)
 8004eec:	60fb      	str	r3, [r7, #12]
	float gYRate = (float)(rawGyro-zero) / 131.0;
 8004eee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fb ff2a 	bl	8000d4c <__aeabi_i2f>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	68f9      	ldr	r1, [r7, #12]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7fb fe6f 	bl	8000be0 <__aeabi_fsub>
 8004f02:	4603      	mov	r3, r0
 8004f04:	4906      	ldr	r1, [pc, #24]	; (8004f20 <getGyroYRate+0x40>)
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fc f828 	bl	8000f5c <__aeabi_fdiv>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	60bb      	str	r3, [r7, #8]

	return gYRate;
 8004f10:	68bb      	ldr	r3, [r7, #8]
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	42a18000 	.word	0x42a18000
 8004f20:	43030000 	.word	0x43030000

08004f24 <complementaryFilter>:

int8_t complementaryFilter(float gyro, float accel){
 8004f24:	b590      	push	{r4, r7, lr}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
	float u = 0.1;
 8004f2e:	4b11      	ldr	r3, [pc, #68]	; (8004f74 <complementaryFilter+0x50>)
 8004f30:	60fb      	str	r3, [r7, #12]
	float theta = u * gyro + (1-u) * accel;
 8004f32:	6879      	ldr	r1, [r7, #4]
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f7fb ff5d 	bl	8000df4 <__aeabi_fmul>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	461c      	mov	r4, r3
 8004f3e:	68f9      	ldr	r1, [r7, #12]
 8004f40:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004f44:	f7fb fe4c 	bl	8000be0 <__aeabi_fsub>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	6839      	ldr	r1, [r7, #0]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7fb ff51 	bl	8000df4 <__aeabi_fmul>
 8004f52:	4603      	mov	r3, r0
 8004f54:	4619      	mov	r1, r3
 8004f56:	4620      	mov	r0, r4
 8004f58:	f7fb fe44 	bl	8000be4 <__addsf3>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	60bb      	str	r3, [r7, #8]

	return (int)(theta);
 8004f60:	68b8      	ldr	r0, [r7, #8]
 8004f62:	f7fc f897 	bl	8001094 <__aeabi_f2iz>
 8004f66:	4603      	mov	r3, r0
 8004f68:	b25b      	sxtb	r3, r3
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd90      	pop	{r4, r7, pc}
 8004f72:	bf00      	nop
 8004f74:	3dcccccd 	.word	0x3dcccccd

08004f78 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM3_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM15_Init(void);
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004f78:	b590      	push	{r4, r7, lr}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f88:	d106      	bne.n	8004f98 <HAL_TIM_PeriodElapsedCallback+0x20>
		moveRobot(150,_dir);
 8004f8a:	4b3d      	ldr	r3, [pc, #244]	; (8005080 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	4619      	mov	r1, r3
 8004f92:	2096      	movs	r0, #150	; 0x96
 8004f94:	f000 fcbc 	bl	8005910 <moveRobot>
	}
	if(htim->Instance == TIM4){
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a39      	ldr	r2, [pc, #228]	; (8005084 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d107      	bne.n	8004fb2 <HAL_TIM_PeriodElapsedCallback+0x3a>
		anglePID(0,theta);
 8004fa2:	4b39      	ldr	r3, [pc, #228]	; (8005088 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8004fa4:	f993 3000 	ldrsb.w	r3, [r3]
 8004fa8:	4619      	mov	r1, r3
 8004faa:	f04f 0000 	mov.w	r0, #0
 8004fae:	f7ff fd19 	bl	80049e4 <anglePID>
	if(htim->Instance == TIM6){
		//frequency = 100Hz
		//_v = getSpeed();
		//_steps = 0;
	}
	if(htim->Instance == TIM7){
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a35      	ldr	r2, [pc, #212]	; (800508c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d15d      	bne.n	8005078 <HAL_TIM_PeriodElapsedCallback+0x100>
		//frequency = 1kHz
		gyroAngle = getGyroPitch(gyroAngle, rawGyro);
 8004fbc:	4b34      	ldr	r3, [pc, #208]	; (8005090 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004fbe:	681c      	ldr	r4, [r3, #0]
 8004fc0:	4b34      	ldr	r3, [pc, #208]	; (8005094 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7fc f865 	bl	8001094 <__aeabi_f2iz>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	b21b      	sxth	r3, r3
 8004fce:	4619      	mov	r1, r3
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	f7ff ff55 	bl	8004e80 <getGyroPitch>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	4b2d      	ldr	r3, [pc, #180]	; (8005090 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004fda:	601a      	str	r2, [r3, #0]
		accAngle = rawAccel;
 8004fdc:	4b2e      	ldr	r3, [pc, #184]	; (8005098 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a2e      	ldr	r2, [pc, #184]	; (800509c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004fe2:	6013      	str	r3, [r2, #0]
		cnt++;
 8004fe4:	4b2e      	ldr	r3, [pc, #184]	; (80050a0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	3301      	adds	r3, #1
 8004fea:	b2da      	uxtb	r2, r3
 8004fec:	4b2c      	ldr	r3, [pc, #176]	; (80050a0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004fee:	701a      	strb	r2, [r3, #0]
		if(cnt <= 40){
 8004ff0:	4b2b      	ldr	r3, [pc, #172]	; (80050a0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	2b28      	cmp	r3, #40	; 0x28
 8004ff6:	d813      	bhi.n	8005020 <HAL_TIM_PeriodElapsedCallback+0xa8>

			currentAngle = currentAngle + complementaryFilter(gyroAngle, accAngle);
 8004ff8:	4b25      	ldr	r3, [pc, #148]	; (8005090 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	4b27      	ldr	r3, [pc, #156]	; (800509c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4619      	mov	r1, r3
 8005002:	4610      	mov	r0, r2
 8005004:	f7ff ff8e 	bl	8004f24 <complementaryFilter>
 8005008:	4603      	mov	r3, r0
 800500a:	b29a      	uxth	r2, r3
 800500c:	4b25      	ldr	r3, [pc, #148]	; (80050a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800500e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005012:	b29b      	uxth	r3, r3
 8005014:	4413      	add	r3, r2
 8005016:	b29b      	uxth	r3, r3
 8005018:	b21a      	sxth	r2, r3
 800501a:	4b22      	ldr	r3, [pc, #136]	; (80050a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800501c:	801a      	strh	r2, [r3, #0]
			theta = getKalmanAngle(test,getGyroYRate(rawGyro), 0.04);
			currentAngle = 0;
			cnt = 0;
		}
	}
}
 800501e:	e02b      	b.n	8005078 <HAL_TIM_PeriodElapsedCallback+0x100>
			test = currentAngle /40;
 8005020:	4b20      	ldr	r3, [pc, #128]	; (80050a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8005022:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005026:	4a20      	ldr	r2, [pc, #128]	; (80050a8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8005028:	fb82 1203 	smull	r1, r2, r2, r3
 800502c:	1112      	asrs	r2, r2, #4
 800502e:	17db      	asrs	r3, r3, #31
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	b21b      	sxth	r3, r3
 8005034:	4618      	mov	r0, r3
 8005036:	f7fb fe89 	bl	8000d4c <__aeabi_i2f>
 800503a:	4602      	mov	r2, r0
 800503c:	4b1b      	ldr	r3, [pc, #108]	; (80050ac <HAL_TIM_PeriodElapsedCallback+0x134>)
 800503e:	601a      	str	r2, [r3, #0]
			theta = getKalmanAngle(test,getGyroYRate(rawGyro), 0.04);
 8005040:	4b1a      	ldr	r3, [pc, #104]	; (80050ac <HAL_TIM_PeriodElapsedCallback+0x134>)
 8005042:	681c      	ldr	r4, [r3, #0]
 8005044:	4b13      	ldr	r3, [pc, #76]	; (8005094 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4618      	mov	r0, r3
 800504a:	f7fc f823 	bl	8001094 <__aeabi_f2iz>
 800504e:	4603      	mov	r3, r0
 8005050:	b21b      	sxth	r3, r3
 8005052:	4618      	mov	r0, r3
 8005054:	f7ff ff44 	bl	8004ee0 <getGyroYRate>
 8005058:	4603      	mov	r3, r0
 800505a:	4a15      	ldr	r2, [pc, #84]	; (80050b0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800505c:	4619      	mov	r1, r3
 800505e:	4620      	mov	r0, r4
 8005060:	f7ff fb6c 	bl	800473c <getKalmanAngle>
 8005064:	4603      	mov	r3, r0
 8005066:	b25a      	sxtb	r2, r3
 8005068:	4b07      	ldr	r3, [pc, #28]	; (8005088 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800506a:	701a      	strb	r2, [r3, #0]
			currentAngle = 0;
 800506c:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800506e:	2200      	movs	r2, #0
 8005070:	801a      	strh	r2, [r3, #0]
			cnt = 0;
 8005072:	4b0b      	ldr	r3, [pc, #44]	; (80050a0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8005074:	2200      	movs	r2, #0
 8005076:	701a      	strb	r2, [r3, #0]
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	bd90      	pop	{r4, r7, pc}
 8005080:	200000d8 	.word	0x200000d8
 8005084:	40000800 	.word	0x40000800
 8005088:	20000224 	.word	0x20000224
 800508c:	40001400 	.word	0x40001400
 8005090:	20000098 	.word	0x20000098
 8005094:	2000009c 	.word	0x2000009c
 8005098:	200000a0 	.word	0x200000a0
 800509c:	20000094 	.word	0x20000094
 80050a0:	200000a4 	.word	0x200000a4
 80050a4:	200000a6 	.word	0x200000a6
 80050a8:	66666667 	.word	0x66666667
 80050ac:	200000e8 	.word	0x200000e8
 80050b0:	3d23d70a 	.word	0x3d23d70a

080050b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80050b8:	f7fc f812 	bl	80010e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80050bc:	f000 f866 	bl	800518c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80050c0:	f000 fb12 	bl	80056e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80050c4:	f000 f8f6 	bl	80052b4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80050c8:	f000 fae4 	bl	8005694 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80050cc:	f000 f920 	bl	8005310 <MX_TIM2_Init>
  MX_TIM4_Init();
 80050d0:	f000 f9d8 	bl	8005484 <MX_TIM4_Init>
  MX_TIM6_Init();
 80050d4:	f000 fa24 	bl	8005520 <MX_TIM6_Init>
  MX_TIM7_Init();
 80050d8:	f000 fa58 	bl	800558c <MX_TIM7_Init>
  MX_TIM3_Init();
 80050dc:	f000 f964 	bl	80053a8 <MX_TIM3_Init>
  MX_ADC1_Init();
 80050e0:	f000 f8aa 	bl	8005238 <MX_ADC1_Init>
  MX_TIM15_Init();
 80050e4:	f000 fa86 	bl	80055f4 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  PID_Init();
 80050e8:	f7ff fc5c 	bl	80049a4 <PID_Init>
  motorsInit();
 80050ec:	f000 fbac 	bl	8005848 <motorsInit>
  gy521_Init();
 80050f0:	f7ff fd5c 	bl	8004bac <gy521_Init>
  gyroAngle = getAccelPitch();
 80050f4:	f7ff fe1c 	bl	8004d30 <getAccelPitch>
 80050f8:	4602      	mov	r2, r0
 80050fa:	4b1a      	ldr	r3, [pc, #104]	; (8005164 <main+0xb0>)
 80050fc:	601a      	str	r2, [r3, #0]
  accAngle = gyroAngle;
 80050fe:	4b19      	ldr	r3, [pc, #100]	; (8005164 <main+0xb0>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a19      	ldr	r2, [pc, #100]	; (8005168 <main+0xb4>)
 8005104:	6013      	str	r3, [r2, #0]
  _angle = gyroAngle;
 8005106:	4b17      	ldr	r3, [pc, #92]	; (8005164 <main+0xb0>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4618      	mov	r0, r3
 800510c:	f7fb ffc2 	bl	8001094 <__aeabi_f2iz>
 8005110:	4603      	mov	r3, r0
 8005112:	b21a      	sxth	r2, r3
 8005114:	4b15      	ldr	r3, [pc, #84]	; (800516c <main+0xb8>)
 8005116:	801a      	strh	r2, [r3, #0]
  kalmanInit();
 8005118:	f7ff fada 	bl	80046d0 <kalmanInit>
  HAL_TIM_Base_Start_IT(&htim2);
 800511c:	4814      	ldr	r0, [pc, #80]	; (8005170 <main+0xbc>)
 800511e:	f7fe fa0a 	bl	8003536 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8005122:	4814      	ldr	r0, [pc, #80]	; (8005174 <main+0xc0>)
 8005124:	f7fe fa07 	bl	8003536 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8005128:	4813      	ldr	r0, [pc, #76]	; (8005178 <main+0xc4>)
 800512a:	f7fe fa04 	bl	8003536 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 800512e:	4813      	ldr	r0, [pc, #76]	; (800517c <main+0xc8>)
 8005130:	f7fe fa01 	bl	8003536 <HAL_TIM_Base_Start_IT>
  HAL_SetTickFreq(HAL_TICK_FREQ_DEFAULT);
 8005134:	2001      	movs	r0, #1
 8005136:	f7fc f82d 	bl	8001194 <HAL_SetTickFreq>
  test = 0;
 800513a:	4b11      	ldr	r3, [pc, #68]	; (8005180 <main+0xcc>)
 800513c:	f04f 0200 	mov.w	r2, #0
 8005140:	601a      	str	r2, [r3, #0]

  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 8005142:	2104      	movs	r1, #4
 8005144:	480f      	ldr	r0, [pc, #60]	; (8005184 <main+0xd0>)
 8005146:	f7fe fa45 	bl	80035d4 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 800514a:	2108      	movs	r1, #8
 800514c:	480d      	ldr	r0, [pc, #52]	; (8005184 <main+0xd0>)
 800514e:	f7fe fa41 	bl	80035d4 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 8005152:	210c      	movs	r1, #12
 8005154:	480b      	ldr	r0, [pc, #44]	; (8005184 <main+0xd0>)
 8005156:	f7fe fa3d 	bl	80035d4 <HAL_TIM_PWM_Start_IT>

  HAL_ADC_Start(&hadc1);
 800515a:	480b      	ldr	r0, [pc, #44]	; (8005188 <main+0xd4>)
 800515c:	f7fc f936 	bl	80013cc <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
 8005160:	e7fe      	b.n	8005160 <main+0xac>
 8005162:	bf00      	nop
 8005164:	20000098 	.word	0x20000098
 8005168:	20000094 	.word	0x20000094
 800516c:	200000ec 	.word	0x200000ec
 8005170:	200002d8 	.word	0x200002d8
 8005174:	20000164 	.word	0x20000164
 8005178:	20000298 	.word	0x20000298
 800517c:	20000318 	.word	0x20000318
 8005180:	200000e8 	.word	0x200000e8
 8005184:	200001e4 	.word	0x200001e4
 8005188:	20000228 	.word	0x20000228

0800518c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b092      	sub	sp, #72	; 0x48
 8005190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005192:	f107 0320 	add.w	r3, r7, #32
 8005196:	2228      	movs	r2, #40	; 0x28
 8005198:	2100      	movs	r1, #0
 800519a:	4618      	mov	r0, r3
 800519c:	f000 fed6 	bl	8005f4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80051a0:	f107 030c 	add.w	r3, r7, #12
 80051a4:	2200      	movs	r2, #0
 80051a6:	601a      	str	r2, [r3, #0]
 80051a8:	605a      	str	r2, [r3, #4]
 80051aa:	609a      	str	r2, [r3, #8]
 80051ac:	60da      	str	r2, [r3, #12]
 80051ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80051b0:	463b      	mov	r3, r7
 80051b2:	2200      	movs	r2, #0
 80051b4:	601a      	str	r2, [r3, #0]
 80051b6:	605a      	str	r2, [r3, #4]
 80051b8:	609a      	str	r2, [r3, #8]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80051ba:	2301      	movs	r3, #1
 80051bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80051be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80051c2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV10;
 80051c4:	2309      	movs	r3, #9
 80051c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80051c8:	2302      	movs	r3, #2
 80051ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80051cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80051d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 80051d2:	f44f 1350 	mov.w	r3, #3407872	; 0x340000
 80051d6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051d8:	f107 0320 	add.w	r3, r7, #32
 80051dc:	4618      	mov	r0, r3
 80051de:	f7fd fceb 	bl	8002bb8 <HAL_RCC_OscConfig>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d001      	beq.n	80051ec <SystemClock_Config+0x60>
  {
    Error_Handler();
 80051e8:	f000 fae0 	bl	80057ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051ec:	230f      	movs	r3, #15
 80051ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80051f0:	2302      	movs	r3, #2
 80051f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051f4:	2300      	movs	r3, #0
 80051f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80051f8:	2300      	movs	r3, #0
 80051fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80051fc:	2300      	movs	r3, #0
 80051fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005200:	f107 030c 	add.w	r3, r7, #12
 8005204:	2100      	movs	r1, #0
 8005206:	4618      	mov	r0, r3
 8005208:	f7fd ff56 	bl	80030b8 <HAL_RCC_ClockConfig>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8005212:	f000 facb 	bl	80057ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005216:	2302      	movs	r3, #2
 8005218:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800521a:	2300      	movs	r3, #0
 800521c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800521e:	463b      	mov	r3, r7
 8005220:	4618      	mov	r0, r3
 8005222:	f7fe f8b7 	bl	8003394 <HAL_RCCEx_PeriphCLKConfig>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800522c:	f000 fabe 	bl	80057ac <Error_Handler>
  }
}
 8005230:	bf00      	nop
 8005232:	3748      	adds	r7, #72	; 0x48
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800523e:	1d3b      	adds	r3, r7, #4
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	605a      	str	r2, [r3, #4]
 8005246:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8005248:	4b18      	ldr	r3, [pc, #96]	; (80052ac <MX_ADC1_Init+0x74>)
 800524a:	4a19      	ldr	r2, [pc, #100]	; (80052b0 <MX_ADC1_Init+0x78>)
 800524c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800524e:	4b17      	ldr	r3, [pc, #92]	; (80052ac <MX_ADC1_Init+0x74>)
 8005250:	2200      	movs	r2, #0
 8005252:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005254:	4b15      	ldr	r3, [pc, #84]	; (80052ac <MX_ADC1_Init+0x74>)
 8005256:	2200      	movs	r2, #0
 8005258:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800525a:	4b14      	ldr	r3, [pc, #80]	; (80052ac <MX_ADC1_Init+0x74>)
 800525c:	2200      	movs	r2, #0
 800525e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005260:	4b12      	ldr	r3, [pc, #72]	; (80052ac <MX_ADC1_Init+0x74>)
 8005262:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8005266:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005268:	4b10      	ldr	r3, [pc, #64]	; (80052ac <MX_ADC1_Init+0x74>)
 800526a:	2200      	movs	r2, #0
 800526c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800526e:	4b0f      	ldr	r3, [pc, #60]	; (80052ac <MX_ADC1_Init+0x74>)
 8005270:	2201      	movs	r2, #1
 8005272:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005274:	480d      	ldr	r0, [pc, #52]	; (80052ac <MX_ADC1_Init+0x74>)
 8005276:	f7fb ffd1 	bl	800121c <HAL_ADC_Init>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8005280:	f000 fa94 	bl	80057ac <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005284:	2301      	movs	r3, #1
 8005286:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005288:	2301      	movs	r3, #1
 800528a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800528c:	2300      	movs	r3, #0
 800528e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005290:	1d3b      	adds	r3, r7, #4
 8005292:	4619      	mov	r1, r3
 8005294:	4805      	ldr	r0, [pc, #20]	; (80052ac <MX_ADC1_Init+0x74>)
 8005296:	f7fc f90d 	bl	80014b4 <HAL_ADC_ConfigChannel>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d001      	beq.n	80052a4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80052a0:	f000 fa84 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80052a4:	bf00      	nop
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	20000228 	.word	0x20000228
 80052b0:	40012400 	.word	0x40012400

080052b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80052b8:	4b12      	ldr	r3, [pc, #72]	; (8005304 <MX_I2C1_Init+0x50>)
 80052ba:	4a13      	ldr	r2, [pc, #76]	; (8005308 <MX_I2C1_Init+0x54>)
 80052bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80052be:	4b11      	ldr	r3, [pc, #68]	; (8005304 <MX_I2C1_Init+0x50>)
 80052c0:	4a12      	ldr	r2, [pc, #72]	; (800530c <MX_I2C1_Init+0x58>)
 80052c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80052c4:	4b0f      	ldr	r3, [pc, #60]	; (8005304 <MX_I2C1_Init+0x50>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80052ca:	4b0e      	ldr	r3, [pc, #56]	; (8005304 <MX_I2C1_Init+0x50>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80052d0:	4b0c      	ldr	r3, [pc, #48]	; (8005304 <MX_I2C1_Init+0x50>)
 80052d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80052d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80052d8:	4b0a      	ldr	r3, [pc, #40]	; (8005304 <MX_I2C1_Init+0x50>)
 80052da:	2200      	movs	r2, #0
 80052dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80052de:	4b09      	ldr	r3, [pc, #36]	; (8005304 <MX_I2C1_Init+0x50>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80052e4:	4b07      	ldr	r3, [pc, #28]	; (8005304 <MX_I2C1_Init+0x50>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80052ea:	4b06      	ldr	r3, [pc, #24]	; (8005304 <MX_I2C1_Init+0x50>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80052f0:	4804      	ldr	r0, [pc, #16]	; (8005304 <MX_I2C1_Init+0x50>)
 80052f2:	f7fc fce3 	bl	8001cbc <HAL_I2C_Init>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80052fc:	f000 fa56 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005300:	bf00      	nop
 8005302:	bd80      	pop	{r7, pc}
 8005304:	20000110 	.word	0x20000110
 8005308:	40005400 	.word	0x40005400
 800530c:	000186a0 	.word	0x000186a0

08005310 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005316:	f107 0308 	add.w	r3, r7, #8
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]
 800531e:	605a      	str	r2, [r3, #4]
 8005320:	609a      	str	r2, [r3, #8]
 8005322:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005324:	463b      	mov	r3, r7
 8005326:	2200      	movs	r2, #0
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800532c:	4b1d      	ldr	r3, [pc, #116]	; (80053a4 <MX_TIM2_Init+0x94>)
 800532e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005332:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8005334:	4b1b      	ldr	r3, [pc, #108]	; (80053a4 <MX_TIM2_Init+0x94>)
 8005336:	22ef      	movs	r2, #239	; 0xef
 8005338:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800533a:	4b1a      	ldr	r3, [pc, #104]	; (80053a4 <MX_TIM2_Init+0x94>)
 800533c:	2200      	movs	r2, #0
 800533e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8005340:	4b18      	ldr	r3, [pc, #96]	; (80053a4 <MX_TIM2_Init+0x94>)
 8005342:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005346:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005348:	4b16      	ldr	r3, [pc, #88]	; (80053a4 <MX_TIM2_Init+0x94>)
 800534a:	2200      	movs	r2, #0
 800534c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800534e:	4b15      	ldr	r3, [pc, #84]	; (80053a4 <MX_TIM2_Init+0x94>)
 8005350:	2200      	movs	r2, #0
 8005352:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005354:	4813      	ldr	r0, [pc, #76]	; (80053a4 <MX_TIM2_Init+0x94>)
 8005356:	f7fe f8c3 	bl	80034e0 <HAL_TIM_Base_Init>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005360:	f000 fa24 	bl	80057ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005368:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800536a:	f107 0308 	add.w	r3, r7, #8
 800536e:	4619      	mov	r1, r3
 8005370:	480c      	ldr	r0, [pc, #48]	; (80053a4 <MX_TIM2_Init+0x94>)
 8005372:	f7fe fb8f 	bl	8003a94 <HAL_TIM_ConfigClockSource>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800537c:	f000 fa16 	bl	80057ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005380:	2300      	movs	r3, #0
 8005382:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005384:	2300      	movs	r3, #0
 8005386:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005388:	463b      	mov	r3, r7
 800538a:	4619      	mov	r1, r3
 800538c:	4805      	ldr	r0, [pc, #20]	; (80053a4 <MX_TIM2_Init+0x94>)
 800538e:	f7fe ff73 	bl	8004278 <HAL_TIMEx_MasterConfigSynchronization>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005398:	f000 fa08 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800539c:	bf00      	nop
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	200002d8 	.word	0x200002d8

080053a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b08a      	sub	sp, #40	; 0x28
 80053ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053ae:	f107 0320 	add.w	r3, r7, #32
 80053b2:	2200      	movs	r2, #0
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80053b8:	1d3b      	adds	r3, r7, #4
 80053ba:	2200      	movs	r2, #0
 80053bc:	601a      	str	r2, [r3, #0]
 80053be:	605a      	str	r2, [r3, #4]
 80053c0:	609a      	str	r2, [r3, #8]
 80053c2:	60da      	str	r2, [r3, #12]
 80053c4:	611a      	str	r2, [r3, #16]
 80053c6:	615a      	str	r2, [r3, #20]
 80053c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80053ca:	4b2c      	ldr	r3, [pc, #176]	; (800547c <MX_TIM3_Init+0xd4>)
 80053cc:	4a2c      	ldr	r2, [pc, #176]	; (8005480 <MX_TIM3_Init+0xd8>)
 80053ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 93;
 80053d0:	4b2a      	ldr	r3, [pc, #168]	; (800547c <MX_TIM3_Init+0xd4>)
 80053d2:	225d      	movs	r2, #93	; 0x5d
 80053d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053d6:	4b29      	ldr	r3, [pc, #164]	; (800547c <MX_TIM3_Init+0xd4>)
 80053d8:	2200      	movs	r2, #0
 80053da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 254;
 80053dc:	4b27      	ldr	r3, [pc, #156]	; (800547c <MX_TIM3_Init+0xd4>)
 80053de:	22fe      	movs	r2, #254	; 0xfe
 80053e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053e2:	4b26      	ldr	r3, [pc, #152]	; (800547c <MX_TIM3_Init+0xd4>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053e8:	4b24      	ldr	r3, [pc, #144]	; (800547c <MX_TIM3_Init+0xd4>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80053ee:	4823      	ldr	r0, [pc, #140]	; (800547c <MX_TIM3_Init+0xd4>)
 80053f0:	f7fe f8c4 	bl	800357c <HAL_TIM_PWM_Init>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80053fa:	f000 f9d7 	bl	80057ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053fe:	2300      	movs	r3, #0
 8005400:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005402:	2300      	movs	r3, #0
 8005404:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005406:	f107 0320 	add.w	r3, r7, #32
 800540a:	4619      	mov	r1, r3
 800540c:	481b      	ldr	r0, [pc, #108]	; (800547c <MX_TIM3_Init+0xd4>)
 800540e:	f7fe ff33 	bl	8004278 <HAL_TIMEx_MasterConfigSynchronization>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8005418:	f000 f9c8 	bl	80057ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800541c:	2360      	movs	r3, #96	; 0x60
 800541e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005420:	2300      	movs	r3, #0
 8005422:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005424:	2300      	movs	r3, #0
 8005426:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005428:	2300      	movs	r3, #0
 800542a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800542c:	1d3b      	adds	r3, r7, #4
 800542e:	2204      	movs	r2, #4
 8005430:	4619      	mov	r1, r3
 8005432:	4812      	ldr	r0, [pc, #72]	; (800547c <MX_TIM3_Init+0xd4>)
 8005434:	f7fe fa68 	bl	8003908 <HAL_TIM_PWM_ConfigChannel>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800543e:	f000 f9b5 	bl	80057ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005442:	1d3b      	adds	r3, r7, #4
 8005444:	2208      	movs	r2, #8
 8005446:	4619      	mov	r1, r3
 8005448:	480c      	ldr	r0, [pc, #48]	; (800547c <MX_TIM3_Init+0xd4>)
 800544a:	f7fe fa5d 	bl	8003908 <HAL_TIM_PWM_ConfigChannel>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005454:	f000 f9aa 	bl	80057ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005458:	1d3b      	adds	r3, r7, #4
 800545a:	220c      	movs	r2, #12
 800545c:	4619      	mov	r1, r3
 800545e:	4807      	ldr	r0, [pc, #28]	; (800547c <MX_TIM3_Init+0xd4>)
 8005460:	f7fe fa52 	bl	8003908 <HAL_TIM_PWM_ConfigChannel>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 800546a:	f000 f99f 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800546e:	4803      	ldr	r0, [pc, #12]	; (800547c <MX_TIM3_Init+0xd4>)
 8005470:	f000 fbe6 	bl	8005c40 <HAL_TIM_MspPostInit>

}
 8005474:	bf00      	nop
 8005476:	3728      	adds	r7, #40	; 0x28
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}
 800547c:	200001e4 	.word	0x200001e4
 8005480:	40000400 	.word	0x40000400

08005484 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800548a:	f107 0308 	add.w	r3, r7, #8
 800548e:	2200      	movs	r2, #0
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	605a      	str	r2, [r3, #4]
 8005494:	609a      	str	r2, [r3, #8]
 8005496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005498:	463b      	mov	r3, r7
 800549a:	2200      	movs	r2, #0
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80054a0:	4b1d      	ldr	r3, [pc, #116]	; (8005518 <MX_TIM4_Init+0x94>)
 80054a2:	4a1e      	ldr	r2, [pc, #120]	; (800551c <MX_TIM4_Init+0x98>)
 80054a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9999;
 80054a6:	4b1c      	ldr	r3, [pc, #112]	; (8005518 <MX_TIM4_Init+0x94>)
 80054a8:	f242 720f 	movw	r2, #9999	; 0x270f
 80054ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054ae:	4b1a      	ldr	r3, [pc, #104]	; (8005518 <MX_TIM4_Init+0x94>)
 80054b0:	2200      	movs	r2, #0
 80054b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 239;
 80054b4:	4b18      	ldr	r3, [pc, #96]	; (8005518 <MX_TIM4_Init+0x94>)
 80054b6:	22ef      	movs	r2, #239	; 0xef
 80054b8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054ba:	4b17      	ldr	r3, [pc, #92]	; (8005518 <MX_TIM4_Init+0x94>)
 80054bc:	2200      	movs	r2, #0
 80054be:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054c0:	4b15      	ldr	r3, [pc, #84]	; (8005518 <MX_TIM4_Init+0x94>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80054c6:	4814      	ldr	r0, [pc, #80]	; (8005518 <MX_TIM4_Init+0x94>)
 80054c8:	f7fe f80a 	bl	80034e0 <HAL_TIM_Base_Init>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80054d2:	f000 f96b 	bl	80057ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80054dc:	f107 0308 	add.w	r3, r7, #8
 80054e0:	4619      	mov	r1, r3
 80054e2:	480d      	ldr	r0, [pc, #52]	; (8005518 <MX_TIM4_Init+0x94>)
 80054e4:	f7fe fad6 	bl	8003a94 <HAL_TIM_ConfigClockSource>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80054ee:	f000 f95d 	bl	80057ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80054f2:	2300      	movs	r3, #0
 80054f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80054f6:	2300      	movs	r3, #0
 80054f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80054fa:	463b      	mov	r3, r7
 80054fc:	4619      	mov	r1, r3
 80054fe:	4806      	ldr	r0, [pc, #24]	; (8005518 <MX_TIM4_Init+0x94>)
 8005500:	f7fe feba 	bl	8004278 <HAL_TIMEx_MasterConfigSynchronization>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800550a:	f000 f94f 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800550e:	bf00      	nop
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	20000164 	.word	0x20000164
 800551c:	40000800 	.word	0x40000800

08005520 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005526:	463b      	mov	r3, r7
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800552e:	4b15      	ldr	r3, [pc, #84]	; (8005584 <MX_TIM6_Init+0x64>)
 8005530:	4a15      	ldr	r2, [pc, #84]	; (8005588 <MX_TIM6_Init+0x68>)
 8005532:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 239;
 8005534:	4b13      	ldr	r3, [pc, #76]	; (8005584 <MX_TIM6_Init+0x64>)
 8005536:	22ef      	movs	r2, #239	; 0xef
 8005538:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800553a:	4b12      	ldr	r3, [pc, #72]	; (8005584 <MX_TIM6_Init+0x64>)
 800553c:	2200      	movs	r2, #0
 800553e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8005540:	4b10      	ldr	r3, [pc, #64]	; (8005584 <MX_TIM6_Init+0x64>)
 8005542:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005546:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005548:	4b0e      	ldr	r3, [pc, #56]	; (8005584 <MX_TIM6_Init+0x64>)
 800554a:	2200      	movs	r2, #0
 800554c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800554e:	480d      	ldr	r0, [pc, #52]	; (8005584 <MX_TIM6_Init+0x64>)
 8005550:	f7fd ffc6 	bl	80034e0 <HAL_TIM_Base_Init>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800555a:	f000 f927 	bl	80057ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800555e:	2300      	movs	r3, #0
 8005560:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005562:	2300      	movs	r3, #0
 8005564:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005566:	463b      	mov	r3, r7
 8005568:	4619      	mov	r1, r3
 800556a:	4806      	ldr	r0, [pc, #24]	; (8005584 <MX_TIM6_Init+0x64>)
 800556c:	f7fe fe84 	bl	8004278 <HAL_TIMEx_MasterConfigSynchronization>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8005576:	f000 f919 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800557a:	bf00      	nop
 800557c:	3708      	adds	r7, #8
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	20000298 	.word	0x20000298
 8005588:	40001000 	.word	0x40001000

0800558c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005592:	463b      	mov	r3, r7
 8005594:	2200      	movs	r2, #0
 8005596:	601a      	str	r2, [r3, #0]
 8005598:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800559a:	4b14      	ldr	r3, [pc, #80]	; (80055ec <MX_TIM7_Init+0x60>)
 800559c:	4a14      	ldr	r2, [pc, #80]	; (80055f0 <MX_TIM7_Init+0x64>)
 800559e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 99;
 80055a0:	4b12      	ldr	r3, [pc, #72]	; (80055ec <MX_TIM7_Init+0x60>)
 80055a2:	2263      	movs	r2, #99	; 0x63
 80055a4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055a6:	4b11      	ldr	r3, [pc, #68]	; (80055ec <MX_TIM7_Init+0x60>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 239;
 80055ac:	4b0f      	ldr	r3, [pc, #60]	; (80055ec <MX_TIM7_Init+0x60>)
 80055ae:	22ef      	movs	r2, #239	; 0xef
 80055b0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055b2:	4b0e      	ldr	r3, [pc, #56]	; (80055ec <MX_TIM7_Init+0x60>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80055b8:	480c      	ldr	r0, [pc, #48]	; (80055ec <MX_TIM7_Init+0x60>)
 80055ba:	f7fd ff91 	bl	80034e0 <HAL_TIM_Base_Init>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d001      	beq.n	80055c8 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80055c4:	f000 f8f2 	bl	80057ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055c8:	2300      	movs	r3, #0
 80055ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055cc:	2300      	movs	r3, #0
 80055ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80055d0:	463b      	mov	r3, r7
 80055d2:	4619      	mov	r1, r3
 80055d4:	4805      	ldr	r0, [pc, #20]	; (80055ec <MX_TIM7_Init+0x60>)
 80055d6:	f7fe fe4f 	bl	8004278 <HAL_TIMEx_MasterConfigSynchronization>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80055e0:	f000 f8e4 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80055e4:	bf00      	nop
 80055e6:	3708      	adds	r7, #8
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	20000318 	.word	0x20000318
 80055f0:	40001400 	.word	0x40001400

080055f4 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80055fa:	f107 0308 	add.w	r3, r7, #8
 80055fe:	2200      	movs	r2, #0
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	605a      	str	r2, [r3, #4]
 8005604:	609a      	str	r2, [r3, #8]
 8005606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005608:	463b      	mov	r3, r7
 800560a:	2200      	movs	r2, #0
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005610:	4b1e      	ldr	r3, [pc, #120]	; (800568c <MX_TIM15_Init+0x98>)
 8005612:	4a1f      	ldr	r2, [pc, #124]	; (8005690 <MX_TIM15_Init+0x9c>)
 8005614:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8005616:	4b1d      	ldr	r3, [pc, #116]	; (800568c <MX_TIM15_Init+0x98>)
 8005618:	2200      	movs	r2, #0
 800561a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800561c:	4b1b      	ldr	r3, [pc, #108]	; (800568c <MX_TIM15_Init+0x98>)
 800561e:	2200      	movs	r2, #0
 8005620:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 0;
 8005622:	4b1a      	ldr	r3, [pc, #104]	; (800568c <MX_TIM15_Init+0x98>)
 8005624:	2200      	movs	r2, #0
 8005626:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005628:	4b18      	ldr	r3, [pc, #96]	; (800568c <MX_TIM15_Init+0x98>)
 800562a:	2200      	movs	r2, #0
 800562c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800562e:	4b17      	ldr	r3, [pc, #92]	; (800568c <MX_TIM15_Init+0x98>)
 8005630:	2200      	movs	r2, #0
 8005632:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005634:	4b15      	ldr	r3, [pc, #84]	; (800568c <MX_TIM15_Init+0x98>)
 8005636:	2200      	movs	r2, #0
 8005638:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800563a:	4814      	ldr	r0, [pc, #80]	; (800568c <MX_TIM15_Init+0x98>)
 800563c:	f7fd ff50 	bl	80034e0 <HAL_TIM_Base_Init>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <MX_TIM15_Init+0x56>
  {
    Error_Handler();
 8005646:	f000 f8b1 	bl	80057ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800564a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800564e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005650:	f107 0308 	add.w	r3, r7, #8
 8005654:	4619      	mov	r1, r3
 8005656:	480d      	ldr	r0, [pc, #52]	; (800568c <MX_TIM15_Init+0x98>)
 8005658:	f7fe fa1c 	bl	8003a94 <HAL_TIM_ConfigClockSource>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d001      	beq.n	8005666 <MX_TIM15_Init+0x72>
  {
    Error_Handler();
 8005662:	f000 f8a3 	bl	80057ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005666:	2300      	movs	r3, #0
 8005668:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800566a:	2300      	movs	r3, #0
 800566c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800566e:	463b      	mov	r3, r7
 8005670:	4619      	mov	r1, r3
 8005672:	4806      	ldr	r0, [pc, #24]	; (800568c <MX_TIM15_Init+0x98>)
 8005674:	f7fe fe00 	bl	8004278 <HAL_TIMEx_MasterConfigSynchronization>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <MX_TIM15_Init+0x8e>
  {
    Error_Handler();
 800567e:	f000 f895 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8005682:	bf00      	nop
 8005684:	3718      	adds	r7, #24
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	200001a4 	.word	0x200001a4
 8005690:	40014000 	.word	0x40014000

08005694 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005698:	4b11      	ldr	r3, [pc, #68]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 800569a:	4a12      	ldr	r2, [pc, #72]	; (80056e4 <MX_USART1_UART_Init+0x50>)
 800569c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800569e:	4b10      	ldr	r3, [pc, #64]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80056a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80056a6:	4b0e      	ldr	r3, [pc, #56]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80056ac:	4b0c      	ldr	r3, [pc, #48]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056ae:	2200      	movs	r2, #0
 80056b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80056b2:	4b0b      	ldr	r3, [pc, #44]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80056b8:	4b09      	ldr	r3, [pc, #36]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056ba:	220c      	movs	r2, #12
 80056bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80056be:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80056c4:	4b06      	ldr	r3, [pc, #24]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80056ca:	4805      	ldr	r0, [pc, #20]	; (80056e0 <MX_USART1_UART_Init+0x4c>)
 80056cc:	f7fe fe2a 	bl	8004324 <HAL_UART_Init>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80056d6:	f000 f869 	bl	80057ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80056da:	bf00      	nop
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	20000258 	.word	0x20000258
 80056e4:	40013800 	.word	0x40013800

080056e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056ee:	f107 0310 	add.w	r3, r7, #16
 80056f2:	2200      	movs	r2, #0
 80056f4:	601a      	str	r2, [r3, #0]
 80056f6:	605a      	str	r2, [r3, #4]
 80056f8:	609a      	str	r2, [r3, #8]
 80056fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80056fc:	4b28      	ldr	r3, [pc, #160]	; (80057a0 <MX_GPIO_Init+0xb8>)
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	4a27      	ldr	r2, [pc, #156]	; (80057a0 <MX_GPIO_Init+0xb8>)
 8005702:	f043 0320 	orr.w	r3, r3, #32
 8005706:	6193      	str	r3, [r2, #24]
 8005708:	4b25      	ldr	r3, [pc, #148]	; (80057a0 <MX_GPIO_Init+0xb8>)
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	f003 0320 	and.w	r3, r3, #32
 8005710:	60fb      	str	r3, [r7, #12]
 8005712:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005714:	4b22      	ldr	r3, [pc, #136]	; (80057a0 <MX_GPIO_Init+0xb8>)
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	4a21      	ldr	r2, [pc, #132]	; (80057a0 <MX_GPIO_Init+0xb8>)
 800571a:	f043 0304 	orr.w	r3, r3, #4
 800571e:	6193      	str	r3, [r2, #24]
 8005720:	4b1f      	ldr	r3, [pc, #124]	; (80057a0 <MX_GPIO_Init+0xb8>)
 8005722:	699b      	ldr	r3, [r3, #24]
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	60bb      	str	r3, [r7, #8]
 800572a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800572c:	4b1c      	ldr	r3, [pc, #112]	; (80057a0 <MX_GPIO_Init+0xb8>)
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	4a1b      	ldr	r2, [pc, #108]	; (80057a0 <MX_GPIO_Init+0xb8>)
 8005732:	f043 0308 	orr.w	r3, r3, #8
 8005736:	6193      	str	r3, [r2, #24]
 8005738:	4b19      	ldr	r3, [pc, #100]	; (80057a0 <MX_GPIO_Init+0xb8>)
 800573a:	699b      	ldr	r3, [r3, #24]
 800573c:	f003 0308 	and.w	r3, r3, #8
 8005740:	607b      	str	r3, [r7, #4]
 8005742:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 8005744:	2200      	movs	r2, #0
 8005746:	f24f 1138 	movw	r1, #61752	; 0xf138
 800574a:	4816      	ldr	r0, [pc, #88]	; (80057a4 <MX_GPIO_Init+0xbc>)
 800574c:	f7fc fa9e 	bl	8001c8c <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8005750:	2200      	movs	r2, #0
 8005752:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005756:	4814      	ldr	r0, [pc, #80]	; (80057a8 <MX_GPIO_Init+0xc0>)
 8005758:	f7fc fa98 	bl	8001c8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 
                           PB3 PB4 PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800575c:	f24f 1338 	movw	r3, #61752	; 0xf138
 8005760:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005762:	2301      	movs	r3, #1
 8005764:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005766:	2300      	movs	r3, #0
 8005768:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800576a:	2302      	movs	r3, #2
 800576c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800576e:	f107 0310 	add.w	r3, r7, #16
 8005772:	4619      	mov	r1, r3
 8005774:	480b      	ldr	r0, [pc, #44]	; (80057a4 <MX_GPIO_Init+0xbc>)
 8005776:	f7fc f92f 	bl	80019d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800577a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800577e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005780:	2301      	movs	r3, #1
 8005782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005784:	2300      	movs	r3, #0
 8005786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005788:	2302      	movs	r3, #2
 800578a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800578c:	f107 0310 	add.w	r3, r7, #16
 8005790:	4619      	mov	r1, r3
 8005792:	4805      	ldr	r0, [pc, #20]	; (80057a8 <MX_GPIO_Init+0xc0>)
 8005794:	f7fc f920 	bl	80019d8 <HAL_GPIO_Init>

}
 8005798:	bf00      	nop
 800579a:	3720      	adds	r7, #32
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40021000 	.word	0x40021000
 80057a4:	40010c00 	.word	0x40010c00
 80057a8:	40010800 	.word	0x40010800

080057ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80057b0:	e7fe      	b.n	80057b0 <Error_Handler+0x4>
 80057b2:	0000      	movs	r0, r0
 80057b4:	0000      	movs	r0, r0
	...

080057b8 <changeSpeed>:
	float v = _steps * 30;
	return v;
}


void changeSpeed(int rpm){
 80057b8:	b590      	push	{r4, r7, lr}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
	if(rpm > 120){
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b78      	cmp	r3, #120	; 0x78
 80057c4:	dd01      	ble.n	80057ca <changeSpeed+0x12>
		rpm = 120;
 80057c6:	2378      	movs	r3, #120	; 0x78
 80057c8:	607b      	str	r3, [r7, #4]
	}

	if(rpm != 0){
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d025      	beq.n	800581c <changeSpeed+0x64>
		int ARR = (100000/(rpm *3.33))-1;
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f7fa fe6f 	bl	80004b4 <__aeabi_i2d>
 80057d6:	a316      	add	r3, pc, #88	; (adr r3, 8005830 <changeSpeed+0x78>)
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f7fa fed4 	bl	8000588 <__aeabi_dmul>
 80057e0:	4603      	mov	r3, r0
 80057e2:	460c      	mov	r4, r1
 80057e4:	461a      	mov	r2, r3
 80057e6:	4623      	mov	r3, r4
 80057e8:	a113      	add	r1, pc, #76	; (adr r1, 8005838 <changeSpeed+0x80>)
 80057ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057ee:	f7fa fff5 	bl	80007dc <__aeabi_ddiv>
 80057f2:	4603      	mov	r3, r0
 80057f4:	460c      	mov	r4, r1
 80057f6:	4618      	mov	r0, r3
 80057f8:	4621      	mov	r1, r4
 80057fa:	f04f 0200 	mov.w	r2, #0
 80057fe:	4b10      	ldr	r3, [pc, #64]	; (8005840 <changeSpeed+0x88>)
 8005800:	f7fa fd0a 	bl	8000218 <__aeabi_dsub>
 8005804:	4603      	mov	r3, r0
 8005806:	460c      	mov	r4, r1
 8005808:	4618      	mov	r0, r3
 800580a:	4621      	mov	r1, r4
 800580c:	f7fb f96c 	bl	8000ae8 <__aeabi_d2iz>
 8005810:	4603      	mov	r3, r0
 8005812:	60fb      	str	r3, [r7, #12]
		TIM2->ARR = ARR;
 8005814:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
	_speed = rpm;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	b29a      	uxth	r2, r3
 8005820:	4b08      	ldr	r3, [pc, #32]	; (8005844 <changeSpeed+0x8c>)
 8005822:	801a      	strh	r2, [r3, #0]

}
 8005824:	bf00      	nop
 8005826:	3714      	adds	r7, #20
 8005828:	46bd      	mov	sp, r7
 800582a:	bd90      	pop	{r4, r7, pc}
 800582c:	f3af 8000 	nop.w
 8005830:	0a3d70a4 	.word	0x0a3d70a4
 8005834:	400aa3d7 	.word	0x400aa3d7
 8005838:	00000000 	.word	0x00000000
 800583c:	40f86a00 	.word	0x40f86a00
 8005840:	3ff00000 	.word	0x3ff00000
 8005844:	200000d0 	.word	0x200000d0

08005848 <motorsInit>:


void motorsInit(){
 8005848:	b580      	push	{r7, lr}
 800584a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEFT_MOTOR_I1_PORT, LEFT_MOTOR_I1, GPIO_PIN_RESET);
 800584c:	2200      	movs	r2, #0
 800584e:	2120      	movs	r1, #32
 8005850:	4808      	ldr	r0, [pc, #32]	; (8005874 <motorsInit+0x2c>)
 8005852:	f7fc fa1b 	bl	8001c8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_I1_PORT, RIGHT_MOTOR_I1, GPIO_PIN_RESET);
 8005856:	2200      	movs	r2, #0
 8005858:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800585c:	4805      	ldr	r0, [pc, #20]	; (8005874 <motorsInit+0x2c>)
 800585e:	f7fc fa15 	bl	8001c8c <HAL_GPIO_WritePin>
	_steps = 0;
 8005862:	4b05      	ldr	r3, [pc, #20]	; (8005878 <motorsInit+0x30>)
 8005864:	2200      	movs	r2, #0
 8005866:	801a      	strh	r2, [r3, #0]
	_v = 0;
 8005868:	4b04      	ldr	r3, [pc, #16]	; (800587c <motorsInit+0x34>)
 800586a:	2200      	movs	r2, #0
 800586c:	801a      	strh	r2, [r3, #0]
}
 800586e:	bf00      	nop
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	40010c00 	.word	0x40010c00
 8005878:	200000c8 	.word	0x200000c8
 800587c:	200000f8 	.word	0x200000f8

08005880 <stepBoth>:
		HAL_GPIO_WritePin(LEFT_MOTOR_STEP_PORT, LEFT_MOTOR_STEP, GPIO_PIN_RESET);
	}

}

void stepBoth(direction dir){
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	4603      	mov	r3, r0
 8005888:	71fb      	strb	r3, [r7, #7]
	if(dir == FORWARD){
 800588a:	79fb      	ldrb	r3, [r7, #7]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d10c      	bne.n	80058aa <stepBoth+0x2a>
		HAL_GPIO_WritePin(RIGHT_MOTOR_DIR_PORT, RIGHT_MOTOR_DIR, GPIO_PIN_SET);
 8005890:	2201      	movs	r2, #1
 8005892:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005896:	481b      	ldr	r0, [pc, #108]	; (8005904 <stepBoth+0x84>)
 8005898:	f7fc f9f8 	bl	8001c8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LEFT_MOTOR_DIR_PORT, LEFT_MOTOR_DIR, GPIO_PIN_RESET);
 800589c:	2200      	movs	r2, #0
 800589e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80058a2:	4819      	ldr	r0, [pc, #100]	; (8005908 <stepBoth+0x88>)
 80058a4:	f7fc f9f2 	bl	8001c8c <HAL_GPIO_WritePin>
 80058a8:	e00b      	b.n	80058c2 <stepBoth+0x42>
	}
	else{
		HAL_GPIO_WritePin(RIGHT_MOTOR_DIR_PORT, RIGHT_MOTOR_DIR, GPIO_PIN_RESET);
 80058aa:	2200      	movs	r2, #0
 80058ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80058b0:	4814      	ldr	r0, [pc, #80]	; (8005904 <stepBoth+0x84>)
 80058b2:	f7fc f9eb 	bl	8001c8c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LEFT_MOTOR_DIR_PORT, LEFT_MOTOR_DIR, GPIO_PIN_SET);
 80058b6:	2201      	movs	r2, #1
 80058b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80058bc:	4812      	ldr	r0, [pc, #72]	; (8005908 <stepBoth+0x88>)
 80058be:	f7fc f9e5 	bl	8001c8c <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(RIGHT_MOTOR_STEP_PORT, RIGHT_MOTOR_STEP, GPIO_PIN_SET);
 80058c2:	2201      	movs	r2, #1
 80058c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80058c8:	480e      	ldr	r0, [pc, #56]	; (8005904 <stepBoth+0x84>)
 80058ca:	f7fc f9df 	bl	8001c8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT_MOTOR_STEP_PORT, LEFT_MOTOR_STEP, GPIO_PIN_SET);
 80058ce:	2201      	movs	r2, #1
 80058d0:	2108      	movs	r1, #8
 80058d2:	480c      	ldr	r0, [pc, #48]	; (8005904 <stepBoth+0x84>)
 80058d4:	f7fc f9da 	bl	8001c8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT_MOTOR_STEP_PORT, LEFT_MOTOR_STEP, GPIO_PIN_RESET);
 80058d8:	2200      	movs	r2, #0
 80058da:	2108      	movs	r1, #8
 80058dc:	4809      	ldr	r0, [pc, #36]	; (8005904 <stepBoth+0x84>)
 80058de:	f7fc f9d5 	bl	8001c8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_STEP_PORT, RIGHT_MOTOR_STEP, GPIO_PIN_RESET);
 80058e2:	2200      	movs	r2, #0
 80058e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80058e8:	4806      	ldr	r0, [pc, #24]	; (8005904 <stepBoth+0x84>)
 80058ea:	f7fc f9cf 	bl	8001c8c <HAL_GPIO_WritePin>

	_steps++;
 80058ee:	4b07      	ldr	r3, [pc, #28]	; (800590c <stepBoth+0x8c>)
 80058f0:	881b      	ldrh	r3, [r3, #0]
 80058f2:	3301      	adds	r3, #1
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	4b05      	ldr	r3, [pc, #20]	; (800590c <stepBoth+0x8c>)
 80058f8:	801a      	strh	r2, [r3, #0]
}
 80058fa:	bf00      	nop
 80058fc:	3708      	adds	r7, #8
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	40010c00 	.word	0x40010c00
 8005908:	40010800 	.word	0x40010800
 800590c:	200000c8 	.word	0x200000c8

08005910 <moveRobot>:


void moveRobot(uint16_t speed, direction dir){
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	4603      	mov	r3, r0
 8005918:	460a      	mov	r2, r1
 800591a:	80fb      	strh	r3, [r7, #6]
 800591c:	4613      	mov	r3, r2
 800591e:	717b      	strb	r3, [r7, #5]
	_steps++;
 8005920:	4b11      	ldr	r3, [pc, #68]	; (8005968 <moveRobot+0x58>)
 8005922:	881b      	ldrh	r3, [r3, #0]
 8005924:	3301      	adds	r3, #1
 8005926:	b29a      	uxth	r2, r3
 8005928:	4b0f      	ldr	r3, [pc, #60]	; (8005968 <moveRobot+0x58>)
 800592a:	801a      	strh	r2, [r3, #0]
	if(_speed != previousSpeed){
 800592c:	4b0f      	ldr	r3, [pc, #60]	; (800596c <moveRobot+0x5c>)
 800592e:	881b      	ldrh	r3, [r3, #0]
 8005930:	b29b      	uxth	r3, r3
 8005932:	461a      	mov	r2, r3
 8005934:	4b0e      	ldr	r3, [pc, #56]	; (8005970 <moveRobot+0x60>)
 8005936:	f9b3 3000 	ldrsh.w	r3, [r3]
 800593a:	429a      	cmp	r2, r3
 800593c:	d005      	beq.n	800594a <moveRobot+0x3a>
	changeSpeed(_speed);
 800593e:	4b0b      	ldr	r3, [pc, #44]	; (800596c <moveRobot+0x5c>)
 8005940:	881b      	ldrh	r3, [r3, #0]
 8005942:	b29b      	uxth	r3, r3
 8005944:	4618      	mov	r0, r3
 8005946:	f7ff ff37 	bl	80057b8 <changeSpeed>
	}
	//stepSingle(RIGHT,dir);
	//stepSingle(LEFT,dir);
	stepBoth(dir);
 800594a:	797b      	ldrb	r3, [r7, #5]
 800594c:	4618      	mov	r0, r3
 800594e:	f7ff ff97 	bl	8005880 <stepBoth>
	previousSpeed = _speed;
 8005952:	4b06      	ldr	r3, [pc, #24]	; (800596c <moveRobot+0x5c>)
 8005954:	881b      	ldrh	r3, [r3, #0]
 8005956:	b29b      	uxth	r3, r3
 8005958:	b21a      	sxth	r2, r3
 800595a:	4b05      	ldr	r3, [pc, #20]	; (8005970 <moveRobot+0x60>)
 800595c:	801a      	strh	r2, [r3, #0]
}
 800595e:	bf00      	nop
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	200000c8 	.word	0x200000c8
 800596c:	200000d0 	.word	0x200000d0
 8005970:	200000e4 	.word	0x200000e4

08005974 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800597a:	4b15      	ldr	r3, [pc, #84]	; (80059d0 <HAL_MspInit+0x5c>)
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	4a14      	ldr	r2, [pc, #80]	; (80059d0 <HAL_MspInit+0x5c>)
 8005980:	f043 0301 	orr.w	r3, r3, #1
 8005984:	6193      	str	r3, [r2, #24]
 8005986:	4b12      	ldr	r3, [pc, #72]	; (80059d0 <HAL_MspInit+0x5c>)
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	60bb      	str	r3, [r7, #8]
 8005990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005992:	4b0f      	ldr	r3, [pc, #60]	; (80059d0 <HAL_MspInit+0x5c>)
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	4a0e      	ldr	r2, [pc, #56]	; (80059d0 <HAL_MspInit+0x5c>)
 8005998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800599c:	61d3      	str	r3, [r2, #28]
 800599e:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <HAL_MspInit+0x5c>)
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059a6:	607b      	str	r3, [r7, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80059aa:	4b0a      	ldr	r3, [pc, #40]	; (80059d4 <HAL_MspInit+0x60>)
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	60fb      	str	r3, [r7, #12]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80059be:	60fb      	str	r3, [r7, #12]
 80059c0:	4a04      	ldr	r2, [pc, #16]	; (80059d4 <HAL_MspInit+0x60>)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059c6:	bf00      	nop
 80059c8:	3714      	adds	r7, #20
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bc80      	pop	{r7}
 80059ce:	4770      	bx	lr
 80059d0:	40021000 	.word	0x40021000
 80059d4:	40010000 	.word	0x40010000

080059d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b088      	sub	sp, #32
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059e0:	f107 0310 	add.w	r3, r7, #16
 80059e4:	2200      	movs	r2, #0
 80059e6:	601a      	str	r2, [r3, #0]
 80059e8:	605a      	str	r2, [r3, #4]
 80059ea:	609a      	str	r2, [r3, #8]
 80059ec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a14      	ldr	r2, [pc, #80]	; (8005a44 <HAL_ADC_MspInit+0x6c>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d121      	bne.n	8005a3c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80059f8:	4b13      	ldr	r3, [pc, #76]	; (8005a48 <HAL_ADC_MspInit+0x70>)
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	4a12      	ldr	r2, [pc, #72]	; (8005a48 <HAL_ADC_MspInit+0x70>)
 80059fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a02:	6193      	str	r3, [r2, #24]
 8005a04:	4b10      	ldr	r3, [pc, #64]	; (8005a48 <HAL_ADC_MspInit+0x70>)
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a0c:	60fb      	str	r3, [r7, #12]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a10:	4b0d      	ldr	r3, [pc, #52]	; (8005a48 <HAL_ADC_MspInit+0x70>)
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	4a0c      	ldr	r2, [pc, #48]	; (8005a48 <HAL_ADC_MspInit+0x70>)
 8005a16:	f043 0304 	orr.w	r3, r3, #4
 8005a1a:	6193      	str	r3, [r2, #24]
 8005a1c:	4b0a      	ldr	r3, [pc, #40]	; (8005a48 <HAL_ADC_MspInit+0x70>)
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	f003 0304 	and.w	r3, r3, #4
 8005a24:	60bb      	str	r3, [r7, #8]
 8005a26:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = ADC_S1_Pin|ADC_S2_Pin|ADC_S3_Pin;
 8005a28:	230e      	movs	r3, #14
 8005a2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a30:	f107 0310 	add.w	r3, r7, #16
 8005a34:	4619      	mov	r1, r3
 8005a36:	4805      	ldr	r0, [pc, #20]	; (8005a4c <HAL_ADC_MspInit+0x74>)
 8005a38:	f7fb ffce 	bl	80019d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005a3c:	bf00      	nop
 8005a3e:	3720      	adds	r7, #32
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	40012400 	.word	0x40012400
 8005a48:	40021000 	.word	0x40021000
 8005a4c:	40010800 	.word	0x40010800

08005a50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b088      	sub	sp, #32
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a58:	f107 0310 	add.w	r3, r7, #16
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	601a      	str	r2, [r3, #0]
 8005a60:	605a      	str	r2, [r3, #4]
 8005a62:	609a      	str	r2, [r3, #8]
 8005a64:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a15      	ldr	r2, [pc, #84]	; (8005ac0 <HAL_I2C_MspInit+0x70>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d123      	bne.n	8005ab8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a70:	4b14      	ldr	r3, [pc, #80]	; (8005ac4 <HAL_I2C_MspInit+0x74>)
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	4a13      	ldr	r2, [pc, #76]	; (8005ac4 <HAL_I2C_MspInit+0x74>)
 8005a76:	f043 0308 	orr.w	r3, r3, #8
 8005a7a:	6193      	str	r3, [r2, #24]
 8005a7c:	4b11      	ldr	r3, [pc, #68]	; (8005ac4 <HAL_I2C_MspInit+0x74>)
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	f003 0308 	and.w	r3, r3, #8
 8005a84:	60fb      	str	r3, [r7, #12]
 8005a86:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005a88:	23c0      	movs	r3, #192	; 0xc0
 8005a8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005a8c:	2312      	movs	r3, #18
 8005a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a90:	2303      	movs	r3, #3
 8005a92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a94:	f107 0310 	add.w	r3, r7, #16
 8005a98:	4619      	mov	r1, r3
 8005a9a:	480b      	ldr	r0, [pc, #44]	; (8005ac8 <HAL_I2C_MspInit+0x78>)
 8005a9c:	f7fb ff9c 	bl	80019d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005aa0:	4b08      	ldr	r3, [pc, #32]	; (8005ac4 <HAL_I2C_MspInit+0x74>)
 8005aa2:	69db      	ldr	r3, [r3, #28]
 8005aa4:	4a07      	ldr	r2, [pc, #28]	; (8005ac4 <HAL_I2C_MspInit+0x74>)
 8005aa6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005aaa:	61d3      	str	r3, [r2, #28]
 8005aac:	4b05      	ldr	r3, [pc, #20]	; (8005ac4 <HAL_I2C_MspInit+0x74>)
 8005aae:	69db      	ldr	r3, [r3, #28]
 8005ab0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ab4:	60bb      	str	r3, [r7, #8]
 8005ab6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005ab8:	bf00      	nop
 8005aba:	3720      	adds	r7, #32
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	40005400 	.word	0x40005400
 8005ac4:	40021000 	.word	0x40021000
 8005ac8:	40010c00 	.word	0x40010c00

08005acc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b088      	sub	sp, #32
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005adc:	d114      	bne.n	8005b08 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005ade:	4b40      	ldr	r3, [pc, #256]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	4a3f      	ldr	r2, [pc, #252]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005ae4:	f043 0301 	orr.w	r3, r3, #1
 8005ae8:	61d3      	str	r3, [r2, #28]
 8005aea:	4b3d      	ldr	r3, [pc, #244]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	f003 0301 	and.w	r3, r3, #1
 8005af2:	61fb      	str	r3, [r7, #28]
 8005af4:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005af6:	2200      	movs	r2, #0
 8005af8:	2100      	movs	r1, #0
 8005afa:	201c      	movs	r0, #28
 8005afc:	f7fb ff35 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005b00:	201c      	movs	r0, #28
 8005b02:	f7fb ff4e 	bl	80019a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8005b06:	e066      	b.n	8005bd6 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM4)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a35      	ldr	r2, [pc, #212]	; (8005be4 <HAL_TIM_Base_MspInit+0x118>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d114      	bne.n	8005b3c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005b12:	4b33      	ldr	r3, [pc, #204]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	4a32      	ldr	r2, [pc, #200]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b18:	f043 0304 	orr.w	r3, r3, #4
 8005b1c:	61d3      	str	r3, [r2, #28]
 8005b1e:	4b30      	ldr	r3, [pc, #192]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	f003 0304 	and.w	r3, r3, #4
 8005b26:	61bb      	str	r3, [r7, #24]
 8005b28:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	201e      	movs	r0, #30
 8005b30:	f7fb ff1b 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005b34:	201e      	movs	r0, #30
 8005b36:	f7fb ff34 	bl	80019a2 <HAL_NVIC_EnableIRQ>
}
 8005b3a:	e04c      	b.n	8005bd6 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM6)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a29      	ldr	r2, [pc, #164]	; (8005be8 <HAL_TIM_Base_MspInit+0x11c>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d114      	bne.n	8005b70 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005b46:	4b26      	ldr	r3, [pc, #152]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b48:	69db      	ldr	r3, [r3, #28]
 8005b4a:	4a25      	ldr	r2, [pc, #148]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b4c:	f043 0310 	orr.w	r3, r3, #16
 8005b50:	61d3      	str	r3, [r2, #28]
 8005b52:	4b23      	ldr	r3, [pc, #140]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	f003 0310 	and.w	r3, r3, #16
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005b5e:	2200      	movs	r2, #0
 8005b60:	2100      	movs	r1, #0
 8005b62:	2036      	movs	r0, #54	; 0x36
 8005b64:	f7fb ff01 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005b68:	2036      	movs	r0, #54	; 0x36
 8005b6a:	f7fb ff1a 	bl	80019a2 <HAL_NVIC_EnableIRQ>
}
 8005b6e:	e032      	b.n	8005bd6 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM7)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a1d      	ldr	r2, [pc, #116]	; (8005bec <HAL_TIM_Base_MspInit+0x120>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d114      	bne.n	8005ba4 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b7a:	4b19      	ldr	r3, [pc, #100]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	4a18      	ldr	r2, [pc, #96]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b80:	f043 0320 	orr.w	r3, r3, #32
 8005b84:	61d3      	str	r3, [r2, #28]
 8005b86:	4b16      	ldr	r3, [pc, #88]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	f003 0320 	and.w	r3, r3, #32
 8005b8e:	613b      	str	r3, [r7, #16]
 8005b90:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005b92:	2200      	movs	r2, #0
 8005b94:	2100      	movs	r1, #0
 8005b96:	2037      	movs	r0, #55	; 0x37
 8005b98:	f7fb fee7 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005b9c:	2037      	movs	r0, #55	; 0x37
 8005b9e:	f7fb ff00 	bl	80019a2 <HAL_NVIC_EnableIRQ>
}
 8005ba2:	e018      	b.n	8005bd6 <HAL_TIM_Base_MspInit+0x10a>
  else if(htim_base->Instance==TIM15)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a11      	ldr	r2, [pc, #68]	; (8005bf0 <HAL_TIM_Base_MspInit+0x124>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d113      	bne.n	8005bd6 <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005bae:	4b0c      	ldr	r3, [pc, #48]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	4a0b      	ldr	r2, [pc, #44]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bb8:	6193      	str	r3, [r2, #24]
 8005bba:	4b09      	ldr	r3, [pc, #36]	; (8005be0 <HAL_TIM_Base_MspInit+0x114>)
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bc2:	60fb      	str	r3, [r7, #12]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	2100      	movs	r1, #0
 8005bca:	2018      	movs	r0, #24
 8005bcc:	f7fb fecd 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005bd0:	2018      	movs	r0, #24
 8005bd2:	f7fb fee6 	bl	80019a2 <HAL_NVIC_EnableIRQ>
}
 8005bd6:	bf00      	nop
 8005bd8:	3720      	adds	r7, #32
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	40021000 	.word	0x40021000
 8005be4:	40000800 	.word	0x40000800
 8005be8:	40001000 	.word	0x40001000
 8005bec:	40001400 	.word	0x40001400
 8005bf0:	40014000 	.word	0x40014000

08005bf4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a0d      	ldr	r2, [pc, #52]	; (8005c38 <HAL_TIM_PWM_MspInit+0x44>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d113      	bne.n	8005c2e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005c06:	4b0d      	ldr	r3, [pc, #52]	; (8005c3c <HAL_TIM_PWM_MspInit+0x48>)
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	4a0c      	ldr	r2, [pc, #48]	; (8005c3c <HAL_TIM_PWM_MspInit+0x48>)
 8005c0c:	f043 0302 	orr.w	r3, r3, #2
 8005c10:	61d3      	str	r3, [r2, #28]
 8005c12:	4b0a      	ldr	r3, [pc, #40]	; (8005c3c <HAL_TIM_PWM_MspInit+0x48>)
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	60fb      	str	r3, [r7, #12]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005c1e:	2200      	movs	r2, #0
 8005c20:	2100      	movs	r1, #0
 8005c22:	201d      	movs	r0, #29
 8005c24:	f7fb fea1 	bl	800196a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005c28:	201d      	movs	r0, #29
 8005c2a:	f7fb feba 	bl	80019a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005c2e:	bf00      	nop
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40000400 	.word	0x40000400
 8005c3c:	40021000 	.word	0x40021000

08005c40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b088      	sub	sp, #32
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c48:	f107 0310 	add.w	r3, r7, #16
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	601a      	str	r2, [r3, #0]
 8005c50:	605a      	str	r2, [r3, #4]
 8005c52:	609a      	str	r2, [r3, #8]
 8005c54:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a1b      	ldr	r2, [pc, #108]	; (8005cc8 <HAL_TIM_MspPostInit+0x88>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d12f      	bne.n	8005cc0 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c60:	4b1a      	ldr	r3, [pc, #104]	; (8005ccc <HAL_TIM_MspPostInit+0x8c>)
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	4a19      	ldr	r2, [pc, #100]	; (8005ccc <HAL_TIM_MspPostInit+0x8c>)
 8005c66:	f043 0304 	orr.w	r3, r3, #4
 8005c6a:	6193      	str	r3, [r2, #24]
 8005c6c:	4b17      	ldr	r3, [pc, #92]	; (8005ccc <HAL_TIM_MspPostInit+0x8c>)
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	f003 0304 	and.w	r3, r3, #4
 8005c74:	60fb      	str	r3, [r7, #12]
 8005c76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c78:	4b14      	ldr	r3, [pc, #80]	; (8005ccc <HAL_TIM_MspPostInit+0x8c>)
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	4a13      	ldr	r2, [pc, #76]	; (8005ccc <HAL_TIM_MspPostInit+0x8c>)
 8005c7e:	f043 0308 	orr.w	r3, r3, #8
 8005c82:	6193      	str	r3, [r2, #24]
 8005c84:	4b11      	ldr	r3, [pc, #68]	; (8005ccc <HAL_TIM_MspPostInit+0x8c>)
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	f003 0308 	and.w	r3, r3, #8
 8005c8c:	60bb      	str	r3, [r7, #8]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005c90:	2380      	movs	r3, #128	; 0x80
 8005c92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c94:	2302      	movs	r3, #2
 8005c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c98:	2302      	movs	r3, #2
 8005c9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c9c:	f107 0310 	add.w	r3, r7, #16
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	480b      	ldr	r0, [pc, #44]	; (8005cd0 <HAL_TIM_MspPostInit+0x90>)
 8005ca4:	f7fb fe98 	bl	80019d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cac:	2302      	movs	r3, #2
 8005cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cb4:	f107 0310 	add.w	r3, r7, #16
 8005cb8:	4619      	mov	r1, r3
 8005cba:	4806      	ldr	r0, [pc, #24]	; (8005cd4 <HAL_TIM_MspPostInit+0x94>)
 8005cbc:	f7fb fe8c 	bl	80019d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005cc0:	bf00      	nop
 8005cc2:	3720      	adds	r7, #32
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	40000400 	.word	0x40000400
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	40010800 	.word	0x40010800
 8005cd4:	40010c00 	.word	0x40010c00

08005cd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b088      	sub	sp, #32
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ce0:	f107 0310 	add.w	r3, r7, #16
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	605a      	str	r2, [r3, #4]
 8005cea:	609a      	str	r2, [r3, #8]
 8005cec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a1c      	ldr	r2, [pc, #112]	; (8005d64 <HAL_UART_MspInit+0x8c>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d131      	bne.n	8005d5c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005cf8:	4b1b      	ldr	r3, [pc, #108]	; (8005d68 <HAL_UART_MspInit+0x90>)
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	4a1a      	ldr	r2, [pc, #104]	; (8005d68 <HAL_UART_MspInit+0x90>)
 8005cfe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d02:	6193      	str	r3, [r2, #24]
 8005d04:	4b18      	ldr	r3, [pc, #96]	; (8005d68 <HAL_UART_MspInit+0x90>)
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d0c:	60fb      	str	r3, [r7, #12]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d10:	4b15      	ldr	r3, [pc, #84]	; (8005d68 <HAL_UART_MspInit+0x90>)
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	4a14      	ldr	r2, [pc, #80]	; (8005d68 <HAL_UART_MspInit+0x90>)
 8005d16:	f043 0304 	orr.w	r3, r3, #4
 8005d1a:	6193      	str	r3, [r2, #24]
 8005d1c:	4b12      	ldr	r3, [pc, #72]	; (8005d68 <HAL_UART_MspInit+0x90>)
 8005d1e:	699b      	ldr	r3, [r3, #24]
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	60bb      	str	r3, [r7, #8]
 8005d26:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005d28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d2e:	2302      	movs	r3, #2
 8005d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d32:	2303      	movs	r3, #3
 8005d34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d36:	f107 0310 	add.w	r3, r7, #16
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	480b      	ldr	r0, [pc, #44]	; (8005d6c <HAL_UART_MspInit+0x94>)
 8005d3e:	f7fb fe4b 	bl	80019d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005d42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d50:	f107 0310 	add.w	r3, r7, #16
 8005d54:	4619      	mov	r1, r3
 8005d56:	4805      	ldr	r0, [pc, #20]	; (8005d6c <HAL_UART_MspInit+0x94>)
 8005d58:	f7fb fe3e 	bl	80019d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005d5c:	bf00      	nop
 8005d5e:	3720      	adds	r7, #32
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40013800 	.word	0x40013800
 8005d68:	40021000 	.word	0x40021000
 8005d6c:	40010800 	.word	0x40010800

08005d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005d70:	b480      	push	{r7}
 8005d72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005d74:	bf00      	nop
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bc80      	pop	{r7}
 8005d7a:	4770      	bx	lr

08005d7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005d80:	e7fe      	b.n	8005d80 <HardFault_Handler+0x4>

08005d82 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005d82:	b480      	push	{r7}
 8005d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005d86:	e7fe      	b.n	8005d86 <MemManage_Handler+0x4>

08005d88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005d8c:	e7fe      	b.n	8005d8c <BusFault_Handler+0x4>

08005d8e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005d8e:	b480      	push	{r7}
 8005d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005d92:	e7fe      	b.n	8005d92 <UsageFault_Handler+0x4>

08005d94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005d94:	b480      	push	{r7}
 8005d96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005d98:	bf00      	nop
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bc80      	pop	{r7}
 8005d9e:	4770      	bx	lr

08005da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005da0:	b480      	push	{r7}
 8005da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005da4:	bf00      	nop
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bc80      	pop	{r7}
 8005daa:	4770      	bx	lr

08005dac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005dac:	b480      	push	{r7}
 8005dae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005db0:	bf00      	nop
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bc80      	pop	{r7}
 8005db6:	4770      	bx	lr

08005db8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005dbc:	f7fb f9ce 	bl	800115c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005dc0:	bf00      	nop
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8005dc8:	4802      	ldr	r0, [pc, #8]	; (8005dd4 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8005dca:	f7fd fc95 	bl	80036f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8005dce:	bf00      	nop
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	200001a4 	.word	0x200001a4

08005dd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005ddc:	4802      	ldr	r0, [pc, #8]	; (8005de8 <TIM2_IRQHandler+0x10>)
 8005dde:	f7fd fc8b 	bl	80036f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005de2:	bf00      	nop
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	200002d8 	.word	0x200002d8

08005dec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005df0:	4802      	ldr	r0, [pc, #8]	; (8005dfc <TIM3_IRQHandler+0x10>)
 8005df2:	f7fd fc81 	bl	80036f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005df6:	bf00      	nop
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	200001e4 	.word	0x200001e4

08005e00 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005e04:	4802      	ldr	r0, [pc, #8]	; (8005e10 <TIM4_IRQHandler+0x10>)
 8005e06:	f7fd fc77 	bl	80036f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005e0a:	bf00      	nop
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	20000164 	.word	0x20000164

08005e14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005e18:	4802      	ldr	r0, [pc, #8]	; (8005e24 <TIM6_DAC_IRQHandler+0x10>)
 8005e1a:	f7fd fc6d 	bl	80036f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005e1e:	bf00      	nop
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20000298 	.word	0x20000298

08005e28 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005e2c:	4802      	ldr	r0, [pc, #8]	; (8005e38 <TIM7_IRQHandler+0x10>)
 8005e2e:	f7fd fc63 	bl	80036f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005e32:	bf00      	nop
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	20000318 	.word	0x20000318

08005e3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005e40:	4b17      	ldr	r3, [pc, #92]	; (8005ea0 <SystemInit+0x64>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a16      	ldr	r2, [pc, #88]	; (8005ea0 <SystemInit+0x64>)
 8005e46:	f043 0301 	orr.w	r3, r3, #1
 8005e4a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005e4c:	4b14      	ldr	r3, [pc, #80]	; (8005ea0 <SystemInit+0x64>)
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	4913      	ldr	r1, [pc, #76]	; (8005ea0 <SystemInit+0x64>)
 8005e52:	4b14      	ldr	r3, [pc, #80]	; (8005ea4 <SystemInit+0x68>)
 8005e54:	4013      	ands	r3, r2
 8005e56:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005e58:	4b11      	ldr	r3, [pc, #68]	; (8005ea0 <SystemInit+0x64>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a10      	ldr	r2, [pc, #64]	; (8005ea0 <SystemInit+0x64>)
 8005e5e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e66:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005e68:	4b0d      	ldr	r3, [pc, #52]	; (8005ea0 <SystemInit+0x64>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a0c      	ldr	r2, [pc, #48]	; (8005ea0 <SystemInit+0x64>)
 8005e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e72:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005e74:	4b0a      	ldr	r3, [pc, #40]	; (8005ea0 <SystemInit+0x64>)
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	4a09      	ldr	r2, [pc, #36]	; (8005ea0 <SystemInit+0x64>)
 8005e7a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005e7e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
#elif defined(STM32F100xB) || defined(STM32F100xE)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005e80:	4b07      	ldr	r3, [pc, #28]	; (8005ea0 <SystemInit+0x64>)
 8005e82:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005e86:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
 8005e88:	4b05      	ldr	r3, [pc, #20]	; (8005ea0 <SystemInit+0x64>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005e8e:	4b06      	ldr	r3, [pc, #24]	; (8005ea8 <SystemInit+0x6c>)
 8005e90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005e94:	609a      	str	r2, [r3, #8]
#endif 
}
 8005e96:	bf00      	nop
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bc80      	pop	{r7}
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	40021000 	.word	0x40021000
 8005ea4:	f8ff0000 	.word	0xf8ff0000
 8005ea8:	e000ed00 	.word	0xe000ed00

08005eac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005eac:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005eae:	e003      	b.n	8005eb8 <LoopCopyDataInit>

08005eb0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005eb0:	4b0b      	ldr	r3, [pc, #44]	; (8005ee0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005eb2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005eb4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005eb6:	3104      	adds	r1, #4

08005eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005eb8:	480a      	ldr	r0, [pc, #40]	; (8005ee4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005eba:	4b0b      	ldr	r3, [pc, #44]	; (8005ee8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005ebc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005ebe:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005ec0:	d3f6      	bcc.n	8005eb0 <CopyDataInit>
  ldr r2, =_sbss
 8005ec2:	4a0a      	ldr	r2, [pc, #40]	; (8005eec <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005ec4:	e002      	b.n	8005ecc <LoopFillZerobss>

08005ec6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005ec6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005ec8:	f842 3b04 	str.w	r3, [r2], #4

08005ecc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005ecc:	4b08      	ldr	r3, [pc, #32]	; (8005ef0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005ece:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005ed0:	d3f9      	bcc.n	8005ec6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005ed2:	f7ff ffb3 	bl	8005e3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005ed6:	f000 f815 	bl	8005f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005eda:	f7ff f8eb 	bl	80050b4 <main>
  bx lr
 8005ede:	4770      	bx	lr
  ldr r3, =_sidata
 8005ee0:	080066e0 	.word	0x080066e0
  ldr r0, =_sdata
 8005ee4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005ee8:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8005eec:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8005ef0:	20000358 	.word	0x20000358

08005ef4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005ef4:	e7fe      	b.n	8005ef4 <ADC1_IRQHandler>
	...

08005ef8 <__errno>:
 8005ef8:	4b01      	ldr	r3, [pc, #4]	; (8005f00 <__errno+0x8>)
 8005efa:	6818      	ldr	r0, [r3, #0]
 8005efc:	4770      	bx	lr
 8005efe:	bf00      	nop
 8005f00:	2000000c 	.word	0x2000000c

08005f04 <__libc_init_array>:
 8005f04:	b570      	push	{r4, r5, r6, lr}
 8005f06:	2500      	movs	r5, #0
 8005f08:	4e0c      	ldr	r6, [pc, #48]	; (8005f3c <__libc_init_array+0x38>)
 8005f0a:	4c0d      	ldr	r4, [pc, #52]	; (8005f40 <__libc_init_array+0x3c>)
 8005f0c:	1ba4      	subs	r4, r4, r6
 8005f0e:	10a4      	asrs	r4, r4, #2
 8005f10:	42a5      	cmp	r5, r4
 8005f12:	d109      	bne.n	8005f28 <__libc_init_array+0x24>
 8005f14:	f000 fb94 	bl	8006640 <_init>
 8005f18:	2500      	movs	r5, #0
 8005f1a:	4e0a      	ldr	r6, [pc, #40]	; (8005f44 <__libc_init_array+0x40>)
 8005f1c:	4c0a      	ldr	r4, [pc, #40]	; (8005f48 <__libc_init_array+0x44>)
 8005f1e:	1ba4      	subs	r4, r4, r6
 8005f20:	10a4      	asrs	r4, r4, #2
 8005f22:	42a5      	cmp	r5, r4
 8005f24:	d105      	bne.n	8005f32 <__libc_init_array+0x2e>
 8005f26:	bd70      	pop	{r4, r5, r6, pc}
 8005f28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f2c:	4798      	blx	r3
 8005f2e:	3501      	adds	r5, #1
 8005f30:	e7ee      	b.n	8005f10 <__libc_init_array+0xc>
 8005f32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f36:	4798      	blx	r3
 8005f38:	3501      	adds	r5, #1
 8005f3a:	e7f2      	b.n	8005f22 <__libc_init_array+0x1e>
 8005f3c:	080066d8 	.word	0x080066d8
 8005f40:	080066d8 	.word	0x080066d8
 8005f44:	080066d8 	.word	0x080066d8
 8005f48:	080066dc 	.word	0x080066dc

08005f4c <memset>:
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	4402      	add	r2, r0
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d100      	bne.n	8005f56 <memset+0xa>
 8005f54:	4770      	bx	lr
 8005f56:	f803 1b01 	strb.w	r1, [r3], #1
 8005f5a:	e7f9      	b.n	8005f50 <memset+0x4>

08005f5c <atan2>:
 8005f5c:	f000 b854 	b.w	8006008 <__ieee754_atan2>

08005f60 <sqrt>:
 8005f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f64:	b08b      	sub	sp, #44	; 0x2c
 8005f66:	4604      	mov	r4, r0
 8005f68:	460d      	mov	r5, r1
 8005f6a:	f000 f92b 	bl	80061c4 <__ieee754_sqrt>
 8005f6e:	4b24      	ldr	r3, [pc, #144]	; (8006000 <sqrt+0xa0>)
 8005f70:	4680      	mov	r8, r0
 8005f72:	f993 a000 	ldrsb.w	sl, [r3]
 8005f76:	4689      	mov	r9, r1
 8005f78:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8005f7c:	d02b      	beq.n	8005fd6 <sqrt+0x76>
 8005f7e:	4622      	mov	r2, r4
 8005f80:	462b      	mov	r3, r5
 8005f82:	4620      	mov	r0, r4
 8005f84:	4629      	mov	r1, r5
 8005f86:	f7fa fd99 	bl	8000abc <__aeabi_dcmpun>
 8005f8a:	4683      	mov	fp, r0
 8005f8c:	bb18      	cbnz	r0, 8005fd6 <sqrt+0x76>
 8005f8e:	2600      	movs	r6, #0
 8005f90:	2700      	movs	r7, #0
 8005f92:	4632      	mov	r2, r6
 8005f94:	463b      	mov	r3, r7
 8005f96:	4620      	mov	r0, r4
 8005f98:	4629      	mov	r1, r5
 8005f9a:	f7fa fd67 	bl	8000a6c <__aeabi_dcmplt>
 8005f9e:	b1d0      	cbz	r0, 8005fd6 <sqrt+0x76>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	4b17      	ldr	r3, [pc, #92]	; (8006004 <sqrt+0xa4>)
 8005fa6:	f8cd b020 	str.w	fp, [sp, #32]
 8005faa:	9301      	str	r3, [sp, #4]
 8005fac:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8005fb0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005fb4:	f1ba 0f00 	cmp.w	sl, #0
 8005fb8:	d112      	bne.n	8005fe0 <sqrt+0x80>
 8005fba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005fbe:	4668      	mov	r0, sp
 8005fc0:	f000 fb3c 	bl	800663c <matherr>
 8005fc4:	b1b8      	cbz	r0, 8005ff6 <sqrt+0x96>
 8005fc6:	9b08      	ldr	r3, [sp, #32]
 8005fc8:	b11b      	cbz	r3, 8005fd2 <sqrt+0x72>
 8005fca:	f7ff ff95 	bl	8005ef8 <__errno>
 8005fce:	9b08      	ldr	r3, [sp, #32]
 8005fd0:	6003      	str	r3, [r0, #0]
 8005fd2:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8005fd6:	4640      	mov	r0, r8
 8005fd8:	4649      	mov	r1, r9
 8005fda:	b00b      	add	sp, #44	; 0x2c
 8005fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe0:	4632      	mov	r2, r6
 8005fe2:	463b      	mov	r3, r7
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	4639      	mov	r1, r7
 8005fe8:	f7fa fbf8 	bl	80007dc <__aeabi_ddiv>
 8005fec:	f1ba 0f02 	cmp.w	sl, #2
 8005ff0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ff4:	d1e3      	bne.n	8005fbe <sqrt+0x5e>
 8005ff6:	f7ff ff7f 	bl	8005ef8 <__errno>
 8005ffa:	2321      	movs	r3, #33	; 0x21
 8005ffc:	6003      	str	r3, [r0, #0]
 8005ffe:	e7e2      	b.n	8005fc6 <sqrt+0x66>
 8006000:	20000070 	.word	0x20000070
 8006004:	08006690 	.word	0x08006690

08006008 <__ieee754_atan2>:
 8006008:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800600c:	4256      	negs	r6, r2
 800600e:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 8006012:	4316      	orrs	r6, r2
 8006014:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 80061c0 <__ieee754_atan2+0x1b8>
 8006018:	ea4c 76d6 	orr.w	r6, ip, r6, lsr #31
 800601c:	454e      	cmp	r6, r9
 800601e:	4604      	mov	r4, r0
 8006020:	460d      	mov	r5, r1
 8006022:	469e      	mov	lr, r3
 8006024:	d808      	bhi.n	8006038 <__ieee754_atan2+0x30>
 8006026:	4246      	negs	r6, r0
 8006028:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800602c:	4306      	orrs	r6, r0
 800602e:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 8006032:	454e      	cmp	r6, r9
 8006034:	4688      	mov	r8, r1
 8006036:	d906      	bls.n	8006046 <__ieee754_atan2+0x3e>
 8006038:	4620      	mov	r0, r4
 800603a:	4629      	mov	r1, r5
 800603c:	f7fa f8ee 	bl	800021c <__adddf3>
 8006040:	4604      	mov	r4, r0
 8006042:	460d      	mov	r5, r1
 8006044:	e030      	b.n	80060a8 <__ieee754_atan2+0xa0>
 8006046:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 800604a:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800604e:	4316      	orrs	r6, r2
 8006050:	d103      	bne.n	800605a <__ieee754_atan2+0x52>
 8006052:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006056:	f000 b963 	b.w	8006320 <atan>
 800605a:	179e      	asrs	r6, r3, #30
 800605c:	f006 0602 	and.w	r6, r6, #2
 8006060:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8006064:	ea57 0100 	orrs.w	r1, r7, r0
 8006068:	d107      	bne.n	800607a <__ieee754_atan2+0x72>
 800606a:	2e02      	cmp	r6, #2
 800606c:	d079      	beq.n	8006162 <__ieee754_atan2+0x15a>
 800606e:	2e03      	cmp	r6, #3
 8006070:	d11a      	bne.n	80060a8 <__ieee754_atan2+0xa0>
 8006072:	a541      	add	r5, pc, #260	; (adr r5, 8006178 <__ieee754_atan2+0x170>)
 8006074:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006078:	e016      	b.n	80060a8 <__ieee754_atan2+0xa0>
 800607a:	ea5c 0102 	orrs.w	r1, ip, r2
 800607e:	d106      	bne.n	800608e <__ieee754_atan2+0x86>
 8006080:	f1b8 0f00 	cmp.w	r8, #0
 8006084:	da71      	bge.n	800616a <__ieee754_atan2+0x162>
 8006086:	a53e      	add	r5, pc, #248	; (adr r5, 8006180 <__ieee754_atan2+0x178>)
 8006088:	e9d5 4500 	ldrd	r4, r5, [r5]
 800608c:	e00c      	b.n	80060a8 <__ieee754_atan2+0xa0>
 800608e:	45cc      	cmp	ip, r9
 8006090:	d123      	bne.n	80060da <__ieee754_atan2+0xd2>
 8006092:	4567      	cmp	r7, ip
 8006094:	d114      	bne.n	80060c0 <__ieee754_atan2+0xb8>
 8006096:	2e02      	cmp	r6, #2
 8006098:	d00a      	beq.n	80060b0 <__ieee754_atan2+0xa8>
 800609a:	2e03      	cmp	r6, #3
 800609c:	d00c      	beq.n	80060b8 <__ieee754_atan2+0xb0>
 800609e:	2e01      	cmp	r6, #1
 80060a0:	d15b      	bne.n	800615a <__ieee754_atan2+0x152>
 80060a2:	a539      	add	r5, pc, #228	; (adr r5, 8006188 <__ieee754_atan2+0x180>)
 80060a4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060a8:	4620      	mov	r0, r4
 80060aa:	4629      	mov	r1, r5
 80060ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060b0:	a537      	add	r5, pc, #220	; (adr r5, 8006190 <__ieee754_atan2+0x188>)
 80060b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060b6:	e7f7      	b.n	80060a8 <__ieee754_atan2+0xa0>
 80060b8:	a537      	add	r5, pc, #220	; (adr r5, 8006198 <__ieee754_atan2+0x190>)
 80060ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 80060be:	e7f3      	b.n	80060a8 <__ieee754_atan2+0xa0>
 80060c0:	2e02      	cmp	r6, #2
 80060c2:	d04e      	beq.n	8006162 <__ieee754_atan2+0x15a>
 80060c4:	2e03      	cmp	r6, #3
 80060c6:	d0d4      	beq.n	8006072 <__ieee754_atan2+0x6a>
 80060c8:	2e01      	cmp	r6, #1
 80060ca:	f04f 0400 	mov.w	r4, #0
 80060ce:	d102      	bne.n	80060d6 <__ieee754_atan2+0xce>
 80060d0:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 80060d4:	e7e8      	b.n	80060a8 <__ieee754_atan2+0xa0>
 80060d6:	2500      	movs	r5, #0
 80060d8:	e7e6      	b.n	80060a8 <__ieee754_atan2+0xa0>
 80060da:	454f      	cmp	r7, r9
 80060dc:	d0d0      	beq.n	8006080 <__ieee754_atan2+0x78>
 80060de:	eba7 070c 	sub.w	r7, r7, ip
 80060e2:	153f      	asrs	r7, r7, #20
 80060e4:	2f3c      	cmp	r7, #60	; 0x3c
 80060e6:	dc1e      	bgt.n	8006126 <__ieee754_atan2+0x11e>
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	da01      	bge.n	80060f0 <__ieee754_atan2+0xe8>
 80060ec:	373c      	adds	r7, #60	; 0x3c
 80060ee:	db1e      	blt.n	800612e <__ieee754_atan2+0x126>
 80060f0:	4620      	mov	r0, r4
 80060f2:	4629      	mov	r1, r5
 80060f4:	f7fa fb72 	bl	80007dc <__aeabi_ddiv>
 80060f8:	f000 fa9c 	bl	8006634 <fabs>
 80060fc:	f000 f910 	bl	8006320 <atan>
 8006100:	4604      	mov	r4, r0
 8006102:	460d      	mov	r5, r1
 8006104:	2e01      	cmp	r6, #1
 8006106:	d015      	beq.n	8006134 <__ieee754_atan2+0x12c>
 8006108:	2e02      	cmp	r6, #2
 800610a:	d017      	beq.n	800613c <__ieee754_atan2+0x134>
 800610c:	2e00      	cmp	r6, #0
 800610e:	d0cb      	beq.n	80060a8 <__ieee754_atan2+0xa0>
 8006110:	a323      	add	r3, pc, #140	; (adr r3, 80061a0 <__ieee754_atan2+0x198>)
 8006112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006116:	4620      	mov	r0, r4
 8006118:	4629      	mov	r1, r5
 800611a:	f7fa f87d 	bl	8000218 <__aeabi_dsub>
 800611e:	a322      	add	r3, pc, #136	; (adr r3, 80061a8 <__ieee754_atan2+0x1a0>)
 8006120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006124:	e016      	b.n	8006154 <__ieee754_atan2+0x14c>
 8006126:	a522      	add	r5, pc, #136	; (adr r5, 80061b0 <__ieee754_atan2+0x1a8>)
 8006128:	e9d5 4500 	ldrd	r4, r5, [r5]
 800612c:	e7ea      	b.n	8006104 <__ieee754_atan2+0xfc>
 800612e:	2400      	movs	r4, #0
 8006130:	2500      	movs	r5, #0
 8006132:	e7e7      	b.n	8006104 <__ieee754_atan2+0xfc>
 8006134:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006138:	461d      	mov	r5, r3
 800613a:	e7b5      	b.n	80060a8 <__ieee754_atan2+0xa0>
 800613c:	a318      	add	r3, pc, #96	; (adr r3, 80061a0 <__ieee754_atan2+0x198>)
 800613e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006142:	4620      	mov	r0, r4
 8006144:	4629      	mov	r1, r5
 8006146:	f7fa f867 	bl	8000218 <__aeabi_dsub>
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	a116      	add	r1, pc, #88	; (adr r1, 80061a8 <__ieee754_atan2+0x1a0>)
 8006150:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006154:	f7fa f860 	bl	8000218 <__aeabi_dsub>
 8006158:	e772      	b.n	8006040 <__ieee754_atan2+0x38>
 800615a:	a517      	add	r5, pc, #92	; (adr r5, 80061b8 <__ieee754_atan2+0x1b0>)
 800615c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006160:	e7a2      	b.n	80060a8 <__ieee754_atan2+0xa0>
 8006162:	a511      	add	r5, pc, #68	; (adr r5, 80061a8 <__ieee754_atan2+0x1a0>)
 8006164:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006168:	e79e      	b.n	80060a8 <__ieee754_atan2+0xa0>
 800616a:	a511      	add	r5, pc, #68	; (adr r5, 80061b0 <__ieee754_atan2+0x1a8>)
 800616c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006170:	e79a      	b.n	80060a8 <__ieee754_atan2+0xa0>
 8006172:	bf00      	nop
 8006174:	f3af 8000 	nop.w
 8006178:	54442d18 	.word	0x54442d18
 800617c:	c00921fb 	.word	0xc00921fb
 8006180:	54442d18 	.word	0x54442d18
 8006184:	bff921fb 	.word	0xbff921fb
 8006188:	54442d18 	.word	0x54442d18
 800618c:	bfe921fb 	.word	0xbfe921fb
 8006190:	7f3321d2 	.word	0x7f3321d2
 8006194:	4002d97c 	.word	0x4002d97c
 8006198:	7f3321d2 	.word	0x7f3321d2
 800619c:	c002d97c 	.word	0xc002d97c
 80061a0:	33145c07 	.word	0x33145c07
 80061a4:	3ca1a626 	.word	0x3ca1a626
 80061a8:	54442d18 	.word	0x54442d18
 80061ac:	400921fb 	.word	0x400921fb
 80061b0:	54442d18 	.word	0x54442d18
 80061b4:	3ff921fb 	.word	0x3ff921fb
 80061b8:	54442d18 	.word	0x54442d18
 80061bc:	3fe921fb 	.word	0x3fe921fb
 80061c0:	7ff00000 	.word	0x7ff00000

080061c4 <__ieee754_sqrt>:
 80061c4:	4b54      	ldr	r3, [pc, #336]	; (8006318 <__ieee754_sqrt+0x154>)
 80061c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ca:	438b      	bics	r3, r1
 80061cc:	4606      	mov	r6, r0
 80061ce:	460d      	mov	r5, r1
 80061d0:	460a      	mov	r2, r1
 80061d2:	460c      	mov	r4, r1
 80061d4:	d10f      	bne.n	80061f6 <__ieee754_sqrt+0x32>
 80061d6:	4602      	mov	r2, r0
 80061d8:	460b      	mov	r3, r1
 80061da:	f7fa f9d5 	bl	8000588 <__aeabi_dmul>
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	4630      	mov	r0, r6
 80061e4:	4629      	mov	r1, r5
 80061e6:	f7fa f819 	bl	800021c <__adddf3>
 80061ea:	4606      	mov	r6, r0
 80061ec:	460d      	mov	r5, r1
 80061ee:	4630      	mov	r0, r6
 80061f0:	4629      	mov	r1, r5
 80061f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061f6:	2900      	cmp	r1, #0
 80061f8:	4607      	mov	r7, r0
 80061fa:	4603      	mov	r3, r0
 80061fc:	dc0e      	bgt.n	800621c <__ieee754_sqrt+0x58>
 80061fe:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8006202:	ea5c 0707 	orrs.w	r7, ip, r7
 8006206:	d0f2      	beq.n	80061ee <__ieee754_sqrt+0x2a>
 8006208:	b141      	cbz	r1, 800621c <__ieee754_sqrt+0x58>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	f7fa f803 	bl	8000218 <__aeabi_dsub>
 8006212:	4602      	mov	r2, r0
 8006214:	460b      	mov	r3, r1
 8006216:	f7fa fae1 	bl	80007dc <__aeabi_ddiv>
 800621a:	e7e6      	b.n	80061ea <__ieee754_sqrt+0x26>
 800621c:	1512      	asrs	r2, r2, #20
 800621e:	d074      	beq.n	800630a <__ieee754_sqrt+0x146>
 8006220:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006224:	07d5      	lsls	r5, r2, #31
 8006226:	f04f 0500 	mov.w	r5, #0
 800622a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800622e:	bf48      	it	mi
 8006230:	0fd9      	lsrmi	r1, r3, #31
 8006232:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8006236:	bf44      	itt	mi
 8006238:	005b      	lslmi	r3, r3, #1
 800623a:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800623e:	1051      	asrs	r1, r2, #1
 8006240:	0fda      	lsrs	r2, r3, #31
 8006242:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8006246:	4628      	mov	r0, r5
 8006248:	2216      	movs	r2, #22
 800624a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800624e:	005b      	lsls	r3, r3, #1
 8006250:	1987      	adds	r7, r0, r6
 8006252:	42a7      	cmp	r7, r4
 8006254:	bfde      	ittt	le
 8006256:	19b8      	addle	r0, r7, r6
 8006258:	1be4      	suble	r4, r4, r7
 800625a:	19ad      	addle	r5, r5, r6
 800625c:	0fdf      	lsrs	r7, r3, #31
 800625e:	3a01      	subs	r2, #1
 8006260:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8006264:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006268:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800626c:	d1f0      	bne.n	8006250 <__ieee754_sqrt+0x8c>
 800626e:	f04f 0c20 	mov.w	ip, #32
 8006272:	4696      	mov	lr, r2
 8006274:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006278:	4284      	cmp	r4, r0
 800627a:	eb06 070e 	add.w	r7, r6, lr
 800627e:	dc02      	bgt.n	8006286 <__ieee754_sqrt+0xc2>
 8006280:	d112      	bne.n	80062a8 <__ieee754_sqrt+0xe4>
 8006282:	429f      	cmp	r7, r3
 8006284:	d810      	bhi.n	80062a8 <__ieee754_sqrt+0xe4>
 8006286:	2f00      	cmp	r7, #0
 8006288:	eb07 0e06 	add.w	lr, r7, r6
 800628c:	da42      	bge.n	8006314 <__ieee754_sqrt+0x150>
 800628e:	f1be 0f00 	cmp.w	lr, #0
 8006292:	db3f      	blt.n	8006314 <__ieee754_sqrt+0x150>
 8006294:	f100 0801 	add.w	r8, r0, #1
 8006298:	1a24      	subs	r4, r4, r0
 800629a:	4640      	mov	r0, r8
 800629c:	429f      	cmp	r7, r3
 800629e:	bf88      	it	hi
 80062a0:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 80062a4:	1bdb      	subs	r3, r3, r7
 80062a6:	4432      	add	r2, r6
 80062a8:	0064      	lsls	r4, r4, #1
 80062aa:	f1bc 0c01 	subs.w	ip, ip, #1
 80062ae:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 80062b2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80062b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80062ba:	d1dd      	bne.n	8006278 <__ieee754_sqrt+0xb4>
 80062bc:	4323      	orrs	r3, r4
 80062be:	d006      	beq.n	80062ce <__ieee754_sqrt+0x10a>
 80062c0:	1c54      	adds	r4, r2, #1
 80062c2:	bf0b      	itete	eq
 80062c4:	4662      	moveq	r2, ip
 80062c6:	3201      	addne	r2, #1
 80062c8:	3501      	addeq	r5, #1
 80062ca:	f022 0201 	bicne.w	r2, r2, #1
 80062ce:	106b      	asrs	r3, r5, #1
 80062d0:	0852      	lsrs	r2, r2, #1
 80062d2:	07e8      	lsls	r0, r5, #31
 80062d4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80062d8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80062dc:	bf48      	it	mi
 80062de:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80062e2:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 80062e6:	4616      	mov	r6, r2
 80062e8:	e781      	b.n	80061ee <__ieee754_sqrt+0x2a>
 80062ea:	0adc      	lsrs	r4, r3, #11
 80062ec:	3915      	subs	r1, #21
 80062ee:	055b      	lsls	r3, r3, #21
 80062f0:	2c00      	cmp	r4, #0
 80062f2:	d0fa      	beq.n	80062ea <__ieee754_sqrt+0x126>
 80062f4:	02e6      	lsls	r6, r4, #11
 80062f6:	d50a      	bpl.n	800630e <__ieee754_sqrt+0x14a>
 80062f8:	f1c2 0020 	rsb	r0, r2, #32
 80062fc:	fa23 f000 	lsr.w	r0, r3, r0
 8006300:	1e55      	subs	r5, r2, #1
 8006302:	4093      	lsls	r3, r2
 8006304:	4304      	orrs	r4, r0
 8006306:	1b4a      	subs	r2, r1, r5
 8006308:	e78a      	b.n	8006220 <__ieee754_sqrt+0x5c>
 800630a:	4611      	mov	r1, r2
 800630c:	e7f0      	b.n	80062f0 <__ieee754_sqrt+0x12c>
 800630e:	0064      	lsls	r4, r4, #1
 8006310:	3201      	adds	r2, #1
 8006312:	e7ef      	b.n	80062f4 <__ieee754_sqrt+0x130>
 8006314:	4680      	mov	r8, r0
 8006316:	e7bf      	b.n	8006298 <__ieee754_sqrt+0xd4>
 8006318:	7ff00000 	.word	0x7ff00000
 800631c:	00000000 	.word	0x00000000

08006320 <atan>:
 8006320:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006324:	4bb6      	ldr	r3, [pc, #728]	; (8006600 <atan+0x2e0>)
 8006326:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800632a:	429e      	cmp	r6, r3
 800632c:	4604      	mov	r4, r0
 800632e:	460d      	mov	r5, r1
 8006330:	468b      	mov	fp, r1
 8006332:	dd17      	ble.n	8006364 <atan+0x44>
 8006334:	4bb3      	ldr	r3, [pc, #716]	; (8006604 <atan+0x2e4>)
 8006336:	429e      	cmp	r6, r3
 8006338:	dc01      	bgt.n	800633e <atan+0x1e>
 800633a:	d109      	bne.n	8006350 <atan+0x30>
 800633c:	b140      	cbz	r0, 8006350 <atan+0x30>
 800633e:	4622      	mov	r2, r4
 8006340:	462b      	mov	r3, r5
 8006342:	4620      	mov	r0, r4
 8006344:	4629      	mov	r1, r5
 8006346:	f7f9 ff69 	bl	800021c <__adddf3>
 800634a:	4604      	mov	r4, r0
 800634c:	460d      	mov	r5, r1
 800634e:	e005      	b.n	800635c <atan+0x3c>
 8006350:	f1bb 0f00 	cmp.w	fp, #0
 8006354:	4cac      	ldr	r4, [pc, #688]	; (8006608 <atan+0x2e8>)
 8006356:	f340 8121 	ble.w	800659c <atan+0x27c>
 800635a:	4dac      	ldr	r5, [pc, #688]	; (800660c <atan+0x2ec>)
 800635c:	4620      	mov	r0, r4
 800635e:	4629      	mov	r1, r5
 8006360:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006364:	4baa      	ldr	r3, [pc, #680]	; (8006610 <atan+0x2f0>)
 8006366:	429e      	cmp	r6, r3
 8006368:	dc11      	bgt.n	800638e <atan+0x6e>
 800636a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800636e:	429e      	cmp	r6, r3
 8006370:	dc0a      	bgt.n	8006388 <atan+0x68>
 8006372:	a38b      	add	r3, pc, #556	; (adr r3, 80065a0 <atan+0x280>)
 8006374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006378:	f7f9 ff50 	bl	800021c <__adddf3>
 800637c:	2200      	movs	r2, #0
 800637e:	4ba5      	ldr	r3, [pc, #660]	; (8006614 <atan+0x2f4>)
 8006380:	f7fa fb92 	bl	8000aa8 <__aeabi_dcmpgt>
 8006384:	2800      	cmp	r0, #0
 8006386:	d1e9      	bne.n	800635c <atan+0x3c>
 8006388:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800638c:	e027      	b.n	80063de <atan+0xbe>
 800638e:	f000 f951 	bl	8006634 <fabs>
 8006392:	4ba1      	ldr	r3, [pc, #644]	; (8006618 <atan+0x2f8>)
 8006394:	4604      	mov	r4, r0
 8006396:	429e      	cmp	r6, r3
 8006398:	460d      	mov	r5, r1
 800639a:	f300 80b8 	bgt.w	800650e <atan+0x1ee>
 800639e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80063a2:	429e      	cmp	r6, r3
 80063a4:	f300 809c 	bgt.w	80064e0 <atan+0x1c0>
 80063a8:	4602      	mov	r2, r0
 80063aa:	460b      	mov	r3, r1
 80063ac:	f7f9 ff36 	bl	800021c <__adddf3>
 80063b0:	2200      	movs	r2, #0
 80063b2:	4b98      	ldr	r3, [pc, #608]	; (8006614 <atan+0x2f4>)
 80063b4:	f7f9 ff30 	bl	8000218 <__aeabi_dsub>
 80063b8:	2200      	movs	r2, #0
 80063ba:	4606      	mov	r6, r0
 80063bc:	460f      	mov	r7, r1
 80063be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80063c2:	4620      	mov	r0, r4
 80063c4:	4629      	mov	r1, r5
 80063c6:	f7f9 ff29 	bl	800021c <__adddf3>
 80063ca:	4602      	mov	r2, r0
 80063cc:	460b      	mov	r3, r1
 80063ce:	4630      	mov	r0, r6
 80063d0:	4639      	mov	r1, r7
 80063d2:	f7fa fa03 	bl	80007dc <__aeabi_ddiv>
 80063d6:	f04f 0a00 	mov.w	sl, #0
 80063da:	4604      	mov	r4, r0
 80063dc:	460d      	mov	r5, r1
 80063de:	4622      	mov	r2, r4
 80063e0:	462b      	mov	r3, r5
 80063e2:	4620      	mov	r0, r4
 80063e4:	4629      	mov	r1, r5
 80063e6:	f7fa f8cf 	bl	8000588 <__aeabi_dmul>
 80063ea:	4602      	mov	r2, r0
 80063ec:	460b      	mov	r3, r1
 80063ee:	4680      	mov	r8, r0
 80063f0:	4689      	mov	r9, r1
 80063f2:	f7fa f8c9 	bl	8000588 <__aeabi_dmul>
 80063f6:	a36c      	add	r3, pc, #432	; (adr r3, 80065a8 <atan+0x288>)
 80063f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fc:	4606      	mov	r6, r0
 80063fe:	460f      	mov	r7, r1
 8006400:	f7fa f8c2 	bl	8000588 <__aeabi_dmul>
 8006404:	a36a      	add	r3, pc, #424	; (adr r3, 80065b0 <atan+0x290>)
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f7f9 ff07 	bl	800021c <__adddf3>
 800640e:	4632      	mov	r2, r6
 8006410:	463b      	mov	r3, r7
 8006412:	f7fa f8b9 	bl	8000588 <__aeabi_dmul>
 8006416:	a368      	add	r3, pc, #416	; (adr r3, 80065b8 <atan+0x298>)
 8006418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641c:	f7f9 fefe 	bl	800021c <__adddf3>
 8006420:	4632      	mov	r2, r6
 8006422:	463b      	mov	r3, r7
 8006424:	f7fa f8b0 	bl	8000588 <__aeabi_dmul>
 8006428:	a365      	add	r3, pc, #404	; (adr r3, 80065c0 <atan+0x2a0>)
 800642a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642e:	f7f9 fef5 	bl	800021c <__adddf3>
 8006432:	4632      	mov	r2, r6
 8006434:	463b      	mov	r3, r7
 8006436:	f7fa f8a7 	bl	8000588 <__aeabi_dmul>
 800643a:	a363      	add	r3, pc, #396	; (adr r3, 80065c8 <atan+0x2a8>)
 800643c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006440:	f7f9 feec 	bl	800021c <__adddf3>
 8006444:	4632      	mov	r2, r6
 8006446:	463b      	mov	r3, r7
 8006448:	f7fa f89e 	bl	8000588 <__aeabi_dmul>
 800644c:	a360      	add	r3, pc, #384	; (adr r3, 80065d0 <atan+0x2b0>)
 800644e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006452:	f7f9 fee3 	bl	800021c <__adddf3>
 8006456:	4642      	mov	r2, r8
 8006458:	464b      	mov	r3, r9
 800645a:	f7fa f895 	bl	8000588 <__aeabi_dmul>
 800645e:	a35e      	add	r3, pc, #376	; (adr r3, 80065d8 <atan+0x2b8>)
 8006460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006464:	4680      	mov	r8, r0
 8006466:	4689      	mov	r9, r1
 8006468:	4630      	mov	r0, r6
 800646a:	4639      	mov	r1, r7
 800646c:	f7fa f88c 	bl	8000588 <__aeabi_dmul>
 8006470:	a35b      	add	r3, pc, #364	; (adr r3, 80065e0 <atan+0x2c0>)
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f7f9 fecf 	bl	8000218 <__aeabi_dsub>
 800647a:	4632      	mov	r2, r6
 800647c:	463b      	mov	r3, r7
 800647e:	f7fa f883 	bl	8000588 <__aeabi_dmul>
 8006482:	a359      	add	r3, pc, #356	; (adr r3, 80065e8 <atan+0x2c8>)
 8006484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006488:	f7f9 fec6 	bl	8000218 <__aeabi_dsub>
 800648c:	4632      	mov	r2, r6
 800648e:	463b      	mov	r3, r7
 8006490:	f7fa f87a 	bl	8000588 <__aeabi_dmul>
 8006494:	a356      	add	r3, pc, #344	; (adr r3, 80065f0 <atan+0x2d0>)
 8006496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649a:	f7f9 febd 	bl	8000218 <__aeabi_dsub>
 800649e:	4632      	mov	r2, r6
 80064a0:	463b      	mov	r3, r7
 80064a2:	f7fa f871 	bl	8000588 <__aeabi_dmul>
 80064a6:	a354      	add	r3, pc, #336	; (adr r3, 80065f8 <atan+0x2d8>)
 80064a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ac:	f7f9 feb4 	bl	8000218 <__aeabi_dsub>
 80064b0:	4632      	mov	r2, r6
 80064b2:	463b      	mov	r3, r7
 80064b4:	f7fa f868 	bl	8000588 <__aeabi_dmul>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4640      	mov	r0, r8
 80064be:	4649      	mov	r1, r9
 80064c0:	f7f9 feac 	bl	800021c <__adddf3>
 80064c4:	4622      	mov	r2, r4
 80064c6:	462b      	mov	r3, r5
 80064c8:	f7fa f85e 	bl	8000588 <__aeabi_dmul>
 80064cc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 80064d0:	4602      	mov	r2, r0
 80064d2:	460b      	mov	r3, r1
 80064d4:	d144      	bne.n	8006560 <atan+0x240>
 80064d6:	4620      	mov	r0, r4
 80064d8:	4629      	mov	r1, r5
 80064da:	f7f9 fe9d 	bl	8000218 <__aeabi_dsub>
 80064de:	e734      	b.n	800634a <atan+0x2a>
 80064e0:	2200      	movs	r2, #0
 80064e2:	4b4c      	ldr	r3, [pc, #304]	; (8006614 <atan+0x2f4>)
 80064e4:	f7f9 fe98 	bl	8000218 <__aeabi_dsub>
 80064e8:	2200      	movs	r2, #0
 80064ea:	4606      	mov	r6, r0
 80064ec:	460f      	mov	r7, r1
 80064ee:	4b49      	ldr	r3, [pc, #292]	; (8006614 <atan+0x2f4>)
 80064f0:	4620      	mov	r0, r4
 80064f2:	4629      	mov	r1, r5
 80064f4:	f7f9 fe92 	bl	800021c <__adddf3>
 80064f8:	4602      	mov	r2, r0
 80064fa:	460b      	mov	r3, r1
 80064fc:	4630      	mov	r0, r6
 80064fe:	4639      	mov	r1, r7
 8006500:	f7fa f96c 	bl	80007dc <__aeabi_ddiv>
 8006504:	f04f 0a01 	mov.w	sl, #1
 8006508:	4604      	mov	r4, r0
 800650a:	460d      	mov	r5, r1
 800650c:	e767      	b.n	80063de <atan+0xbe>
 800650e:	4b43      	ldr	r3, [pc, #268]	; (800661c <atan+0x2fc>)
 8006510:	429e      	cmp	r6, r3
 8006512:	dc1a      	bgt.n	800654a <atan+0x22a>
 8006514:	2200      	movs	r2, #0
 8006516:	4b42      	ldr	r3, [pc, #264]	; (8006620 <atan+0x300>)
 8006518:	f7f9 fe7e 	bl	8000218 <__aeabi_dsub>
 800651c:	2200      	movs	r2, #0
 800651e:	4606      	mov	r6, r0
 8006520:	460f      	mov	r7, r1
 8006522:	4b3f      	ldr	r3, [pc, #252]	; (8006620 <atan+0x300>)
 8006524:	4620      	mov	r0, r4
 8006526:	4629      	mov	r1, r5
 8006528:	f7fa f82e 	bl	8000588 <__aeabi_dmul>
 800652c:	2200      	movs	r2, #0
 800652e:	4b39      	ldr	r3, [pc, #228]	; (8006614 <atan+0x2f4>)
 8006530:	f7f9 fe74 	bl	800021c <__adddf3>
 8006534:	4602      	mov	r2, r0
 8006536:	460b      	mov	r3, r1
 8006538:	4630      	mov	r0, r6
 800653a:	4639      	mov	r1, r7
 800653c:	f7fa f94e 	bl	80007dc <__aeabi_ddiv>
 8006540:	f04f 0a02 	mov.w	sl, #2
 8006544:	4604      	mov	r4, r0
 8006546:	460d      	mov	r5, r1
 8006548:	e749      	b.n	80063de <atan+0xbe>
 800654a:	4602      	mov	r2, r0
 800654c:	460b      	mov	r3, r1
 800654e:	2000      	movs	r0, #0
 8006550:	4934      	ldr	r1, [pc, #208]	; (8006624 <atan+0x304>)
 8006552:	f7fa f943 	bl	80007dc <__aeabi_ddiv>
 8006556:	f04f 0a03 	mov.w	sl, #3
 800655a:	4604      	mov	r4, r0
 800655c:	460d      	mov	r5, r1
 800655e:	e73e      	b.n	80063de <atan+0xbe>
 8006560:	4b31      	ldr	r3, [pc, #196]	; (8006628 <atan+0x308>)
 8006562:	4e32      	ldr	r6, [pc, #200]	; (800662c <atan+0x30c>)
 8006564:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8006568:	4456      	add	r6, sl
 800656a:	449a      	add	sl, r3
 800656c:	e9da 2300 	ldrd	r2, r3, [sl]
 8006570:	f7f9 fe52 	bl	8000218 <__aeabi_dsub>
 8006574:	4622      	mov	r2, r4
 8006576:	462b      	mov	r3, r5
 8006578:	f7f9 fe4e 	bl	8000218 <__aeabi_dsub>
 800657c:	4602      	mov	r2, r0
 800657e:	460b      	mov	r3, r1
 8006580:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006584:	f7f9 fe48 	bl	8000218 <__aeabi_dsub>
 8006588:	f1bb 0f00 	cmp.w	fp, #0
 800658c:	4604      	mov	r4, r0
 800658e:	460d      	mov	r5, r1
 8006590:	f6bf aee4 	bge.w	800635c <atan+0x3c>
 8006594:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006598:	461d      	mov	r5, r3
 800659a:	e6df      	b.n	800635c <atan+0x3c>
 800659c:	4d24      	ldr	r5, [pc, #144]	; (8006630 <atan+0x310>)
 800659e:	e6dd      	b.n	800635c <atan+0x3c>
 80065a0:	8800759c 	.word	0x8800759c
 80065a4:	7e37e43c 	.word	0x7e37e43c
 80065a8:	e322da11 	.word	0xe322da11
 80065ac:	3f90ad3a 	.word	0x3f90ad3a
 80065b0:	24760deb 	.word	0x24760deb
 80065b4:	3fa97b4b 	.word	0x3fa97b4b
 80065b8:	a0d03d51 	.word	0xa0d03d51
 80065bc:	3fb10d66 	.word	0x3fb10d66
 80065c0:	c54c206e 	.word	0xc54c206e
 80065c4:	3fb745cd 	.word	0x3fb745cd
 80065c8:	920083ff 	.word	0x920083ff
 80065cc:	3fc24924 	.word	0x3fc24924
 80065d0:	5555550d 	.word	0x5555550d
 80065d4:	3fd55555 	.word	0x3fd55555
 80065d8:	2c6a6c2f 	.word	0x2c6a6c2f
 80065dc:	bfa2b444 	.word	0xbfa2b444
 80065e0:	52defd9a 	.word	0x52defd9a
 80065e4:	3fadde2d 	.word	0x3fadde2d
 80065e8:	af749a6d 	.word	0xaf749a6d
 80065ec:	3fb3b0f2 	.word	0x3fb3b0f2
 80065f0:	fe231671 	.word	0xfe231671
 80065f4:	3fbc71c6 	.word	0x3fbc71c6
 80065f8:	9998ebc4 	.word	0x9998ebc4
 80065fc:	3fc99999 	.word	0x3fc99999
 8006600:	440fffff 	.word	0x440fffff
 8006604:	7ff00000 	.word	0x7ff00000
 8006608:	54442d18 	.word	0x54442d18
 800660c:	3ff921fb 	.word	0x3ff921fb
 8006610:	3fdbffff 	.word	0x3fdbffff
 8006614:	3ff00000 	.word	0x3ff00000
 8006618:	3ff2ffff 	.word	0x3ff2ffff
 800661c:	40037fff 	.word	0x40037fff
 8006620:	3ff80000 	.word	0x3ff80000
 8006624:	bff00000 	.word	0xbff00000
 8006628:	080066b8 	.word	0x080066b8
 800662c:	08006698 	.word	0x08006698
 8006630:	bff921fb 	.word	0xbff921fb

08006634 <fabs>:
 8006634:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006638:	4619      	mov	r1, r3
 800663a:	4770      	bx	lr

0800663c <matherr>:
 800663c:	2000      	movs	r0, #0
 800663e:	4770      	bx	lr

08006640 <_init>:
 8006640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006642:	bf00      	nop
 8006644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006646:	bc08      	pop	{r3}
 8006648:	469e      	mov	lr, r3
 800664a:	4770      	bx	lr

0800664c <_fini>:
 800664c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800664e:	bf00      	nop
 8006650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006652:	bc08      	pop	{r3}
 8006654:	469e      	mov	lr, r3
 8006656:	4770      	bx	lr
