
ubuntu-preinstalled/tabs:     file format elf32-littlearm


Disassembly of section .init:

0000094c <.init>:
 94c:	push	{r3, lr}
 950:	bl	12e0 <tcgetattr@plt+0x7b0>
 954:	pop	{r3, pc}

Disassembly of section .plt:

00000958 <calloc@plt-0x14>:
 958:	push	{lr}		; (str lr, [sp, #-4]!)
 95c:	ldr	lr, [pc, #4]	; 968 <calloc@plt-0x4>
 960:	add	lr, pc, lr
 964:	ldr	pc, [lr, #8]!
 968:	andeq	r1, r1, r4, asr #11

0000096c <calloc@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1476]!	; 0x5c4

00000978 <tputs@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1468]!	; 0x5bc

00000984 <__cxa_finalize@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1460]!	; 0x5b4

00000990 <fflush@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #69632	; 0x11000
 998:	ldr	pc, [ip, #1452]!	; 0x5ac

0000099c <free@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #69632	; 0x11000
 9a4:	ldr	pc, [ip, #1444]!	; 0x5a4

000009a8 <memcpy@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #69632	; 0x11000
 9b0:	ldr	pc, [ip, #1436]!	; 0x59c

000009b4 <memcmp@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #69632	; 0x11000
 9bc:	ldr	pc, [ip, #1428]!	; 0x594

000009c0 <stpcpy@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #69632	; 0x11000
 9c8:	ldr	pc, [ip, #1420]!	; 0x58c

000009cc <strdup@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #69632	; 0x11000
 9d4:	ldr	pc, [ip, #1412]!	; 0x584

000009d8 <perror@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #69632	; 0x11000
 9e0:	ldr	pc, [ip, #1404]!	; 0x57c

000009e4 <fwrite@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #69632	; 0x11000
 9ec:	ldr	pc, [ip, #1396]!	; 0x574

000009f0 <tcsetattr@plt>:
 9f0:			; <UNDEFINED> instruction: 0xe7fd4778
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #69632	; 0x11000
 9fc:	ldr	pc, [ip, #1384]!	; 0x568

00000a00 <strcpy@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #69632	; 0x11000
 a08:	ldr	pc, [ip, #1376]!	; 0x560

00000a0c <curses_version@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #69632	; 0x11000
 a14:	ldr	pc, [ip, #1368]!	; 0x558

00000a18 <open64@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #69632	; 0x11000
 a20:	ldr	pc, [ip, #1360]!	; 0x550

00000a24 <getenv@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #69632	; 0x11000
 a2c:	ldr	pc, [ip, #1352]!	; 0x548

00000a30 <puts@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #69632	; 0x11000
 a38:	ldr	pc, [ip, #1344]!	; 0x540

00000a3c <malloc@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #69632	; 0x11000
 a44:	ldr	pc, [ip, #1336]!	; 0x538

00000a48 <__libc_start_main@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #69632	; 0x11000
 a50:	ldr	pc, [ip, #1328]!	; 0x530

00000a54 <strerror@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #69632	; 0x11000
 a5c:	ldr	pc, [ip, #1320]!	; 0x528

00000a60 <__gmon_start__@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #69632	; 0x11000
 a68:	ldr	pc, [ip, #1312]!	; 0x520

00000a6c <__ctype_b_loc@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #69632	; 0x11000
 a74:	ldr	pc, [ip, #1304]!	; 0x518

00000a78 <exit@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #69632	; 0x11000
 a80:	ldr	pc, [ip, #1296]!	; 0x510

00000a84 <strlen@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #69632	; 0x11000
 a8c:	ldr	pc, [ip, #1288]!	; 0x508

00000a90 <strchr@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #69632	; 0x11000
 a98:	ldr	pc, [ip, #1280]!	; 0x500

00000a9c <__errno_location@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #69632	; 0x11000
 aa4:	ldr	pc, [ip, #1272]!	; 0x4f8

00000aa8 <__sprintf_chk@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #69632	; 0x11000
 ab0:	ldr	pc, [ip, #1264]!	; 0x4f0

00000ab4 <__printf_chk@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #69632	; 0x11000
 abc:	ldr	pc, [ip, #1256]!	; 0x4e8

00000ac0 <fileno@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #69632	; 0x11000
 ac8:	ldr	pc, [ip, #1248]!	; 0x4e0

00000acc <__fprintf_chk@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #69632	; 0x11000
 ad4:	ldr	pc, [ip, #1240]!	; 0x4d8

00000ad8 <setupterm@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #69632	; 0x11000
 ae0:	ldr	pc, [ip, #1232]!	; 0x4d0

00000ae4 <tparm@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #69632	; 0x11000
 aec:	ldr	pc, [ip, #1224]!	; 0x4c8

00000af0 <fputc@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #69632	; 0x11000
 af8:	ldr	pc, [ip, #1216]!	; 0x4c0

00000afc <putc@plt>:
 afc:			; <UNDEFINED> instruction: 0xe7fd4778
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #69632	; 0x11000
 b08:	ldr	pc, [ip, #1204]!	; 0x4b4

00000b0c <_nc_rootname@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #69632	; 0x11000
 b14:	ldr	pc, [ip, #1196]!	; 0x4ac

00000b18 <fputs@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #69632	; 0x11000
 b20:	ldr	pc, [ip, #1188]!	; 0x4a4

00000b24 <abort@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #69632	; 0x11000
 b2c:	ldr	pc, [ip, #1180]!	; 0x49c

00000b30 <tcgetattr@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #69632	; 0x11000
 b38:	ldr	pc, [ip, #1172]!	; 0x494

Disassembly of section .text:

00000b3c <.text>:
     b3c:	ssatcs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
     b40:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
     b44:	push	{r1, r3, r4, r5, r6, sl, lr}
     b48:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
     b4c:	pkhtbmi	r5, r0, r3, asr #17
     b50:	strmi	r6, [pc], -r8, lsl #16
     b54:			; <UNDEFINED> instruction: 0x9321681b
     b58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     b5c:	strls	r2, [ip], #-1024	; 0xfffffc00
     b60:	svc	0x00d4f7ff
     b64:	pkhtbge	pc, r4, pc, asr #17	; <UNPREDICTABLE>
     b68:			; <UNDEFINED> instruction: 0xf8df4621
     b6c:	ldrbtmi	r3, [sl], #1668	; 0x684
     b70:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     b74:	strmi	r9, [r2], -r9, lsl #6
     b78:	andsvs	sl, sl, sp, lsl #16
     b7c:	ldc2l	0, cr15, [r6]
     b80:			; <UNDEFINED> instruction: 0xf8df4603
     b84:	movwls	r0, #42608	; 0xa670
     b88:			; <UNDEFINED> instruction: 0xf7ff4478
     b8c:	strmi	lr, [r1], ip, asr #30
     b90:			; <UNDEFINED> instruction: 0xf0002800
     b94:			; <UNDEFINED> instruction: 0xf1b88147
     b98:	vpmax.f32	d16, d0, d1
     b9c:			; <UNDEFINED> instruction: 0xf8df8197
     ba0:	strcs	r3, [r0, #-1624]	; 0xfffff9a8
     ba4:	strls	r2, [r4, #-1537]	; 0xfffff9ff
     ba8:	movwls	r4, #21627	; 0x547b
     bac:			; <UNDEFINED> instruction: 0x364cf8df
     bb0:	ldrbtmi	r9, [fp], #-1283	; 0xfffffafd
     bb4:			; <UNDEFINED> instruction: 0xf8df9306
     bb8:			; <UNDEFINED> instruction: 0xf8cd3648
     bbc:	strtmi	sl, [sl], ip, lsr #32
     bc0:	movwls	r4, #29819	; 0x747b
     bc4:			; <UNDEFINED> instruction: 0x363cf8df
     bc8:	ldrbtmi	r4, [fp], #-1589	; 0xfffff9cb
     bcc:			; <UNDEFINED> instruction: 0xf8579308
     bd0:	bl	1d0c6c <tcgetattr@plt+0x1d013c>
     bd4:	stmdavc	r3!, {r0, r2, r7, r9, sl}
     bd8:			; <UNDEFINED> instruction: 0xf0002b2b
     bdc:	blcs	b60fe4 <tcgetattr@plt+0xb604b4>
     be0:	rschi	pc, sl, r0, asr #32
     be4:			; <UNDEFINED> instruction: 0xf1047866
     be8:	cmnlt	lr, #1024	; 0x400
     bec:	cmpeq	r4, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
     bf0:	ldmdale	r2, {r0, r5, r8, r9, fp, sp}
     bf4:			; <UNDEFINED> instruction: 0xf003e8df
     bf8:	ldrdne	r1, [sp, #20]
     bfc:	tstne	r1, r1, lsl r1
     c00:	tstne	r1, r1, lsl r1
     c04:			; <UNDEFINED> instruction: 0xb611c311
     c08:			; <UNDEFINED> instruction: 0x11aa11b0
     c0c:	tstne	r1, r1, lsl r1
     c10:			; <UNDEFINED> instruction: 0x11a51111
     c14:	ldmdbls	r1, {r0, r1, r2, r3, r4, r7, r8, ip}
     c18:			; <UNDEFINED> instruction: 0xf7ff9311
     c1c:	stmdavs	r3, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
     c20:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
     c24:			; <UNDEFINED> instruction: 0xf140051e
     c28:			; <UNDEFINED> instruction: 0x46588155
     c2c:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c30:			; <UNDEFINED> instruction: 0xf0004682
     c34:	andcs	pc, r0, #216064	; 0x34c00
     c38:	ldrbmi	r4, [r8], -r3, lsl #12
     c3c:			; <UNDEFINED> instruction: 0xf000701a
     c40:	vmlsne.f64	d31, d20, d13
     c44:	stmdavc	r6!, {r0, r1, r7, r9, sl, lr}^
     c48:	bicle	r2, pc, r0, lsl #28
     c4c:	strmi	r3, [r8, #1281]!	; 0x501
     c50:			; <UNDEFINED> instruction: 0x4655dcbd
     c54:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
     c58:	andcs	r9, r0, #163840	; 0x28000
     c5c:			; <UNDEFINED> instruction: 0xf7ff4648
     c60:			; <UNDEFINED> instruction: 0xf8dfef3c
     c64:			; <UNDEFINED> instruction: 0xf8df25a4
     c68:			; <UNDEFINED> instruction: 0xf85a35a4
     c6c:	ldrbtmi	r2, [fp], #-2
     c70:	ldmdavs	r2, {r0, r2, r9, ip, pc}
     c74:	andne	lr, r3, #3440640	; 0x348000
     c78:			; <UNDEFINED> instruction: 0x6000f9b1
     c7c:			; <UNDEFINED> instruction: 0x8010f8d2
     c80:			; <UNDEFINED> instruction: 0xf1082e00
     c84:	svclt	0x00d831ff
     c88:	tstcc	r3, r0, asr r6
     c8c:	vqadd.s8	d6, d0, d14
     c90:			; <UNDEFINED> instruction: 0xf8d280fe
     c94:	blcc	4d4dc <tcgetattr@plt+0x4c9ac>
     c98:	vcgt.s8	d3, d0, d3
     c9c:	stccs	0, cr8, [r0, #-852]	; 0xfffffcac
     ca0:	msrhi	CPSR_fsx, r0
     ca4:	svccs	0x0000782f
     ca8:	msrhi	CPSR_fx, r0
     cac:			; <UNDEFINED> instruction: 0xf0004628
     cb0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
     cb4:	cmphi	sl, r0	; <UNPREDICTABLE>
     cb8:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     cbc:			; <UNDEFINED> instruction: 0xf8d0462b
     cc0:			; <UNDEFINED> instruction: 0xf8399000
     cc4:	ldreq	r2, [r4, #-23]	; 0xffffffe9
     cc8:			; <UNDEFINED> instruction: 0xf1a7d404
     ccc:	bcs	41580 <tcgetattr@plt+0x40a50>
     cd0:	cmphi	sl, r0, lsl #4	; <UNPREDICTABLE>
     cd4:	svcvc	0x0001f813
     cd8:	mvnsle	r2, r0, lsl #30
     cdc:			; <UNDEFINED> instruction: 0xf7ff4628
     ce0:	ldrdcs	lr, [r4, -r2]
     ce4:			; <UNDEFINED> instruction: 0xf7ff4430
     ce8:	andls	lr, r6, r2, asr #28
     cec:			; <UNDEFINED> instruction: 0xf0002800
     cf0:			; <UNDEFINED> instruction: 0x462b8272
     cf4:			; <UNDEFINED> instruction: 0x4639463a
     cf8:	cdpmi	0, 4, cr15, cr0, cr15, {3}
     cfc:	stceq	0, cr15, [sl], {79}	; 0x4f
     d00:			; <UNDEFINED> instruction: 0xf81346b3
     d04:			; <UNDEFINED> instruction: 0x2c004b01
     d08:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
     d0c:	andseq	pc, r4, r9, lsr r8	; <UNPREDICTABLE>
     d10:			; <UNDEFINED> instruction: 0xf1400500
     d14:	ldccc	0, cr8, [r0], #-696	; 0xfffffd48
     d18:	andmi	pc, r2, #12, 22	; 0x3000
     d1c:			; <UNDEFINED> instruction: 0x465ce7f1
     d20:			; <UNDEFINED> instruction: 0xa014f8dd
     d24:	bleq	7d158 <tcgetattr@plt+0x7c628>
     d28:	ldrbmi	lr, [ip], -sp, lsl #15
     d2c:			; <UNDEFINED> instruction: 0xa018f8dd
     d30:	bleq	7d164 <tcgetattr@plt+0x7c634>
     d34:	ldrbmi	lr, [ip], -r7, lsl #15
     d38:			; <UNDEFINED> instruction: 0xa01cf8dd
     d3c:	bleq	7d170 <tcgetattr@plt+0x7c640>
     d40:	movwcs	lr, #6017	; 0x1781
     d44:	movwls	r4, #18012	; 0x465c
     d48:			; <UNDEFINED> instruction: 0xe77c449b
     d4c:			; <UNDEFINED> instruction: 0xf8dd465c
     d50:			; <UNDEFINED> instruction: 0xf10ba020
     d54:	ldrb	r0, [r6, -r1, lsl #22]!
     d58:	movwcs	r4, #5724	; 0x165c
     d5c:	bleq	7d190 <tcgetattr@plt+0x7c660>
     d60:	ldrb	r9, [r0, -r3, lsl #6]!
     d64:	stcne	8, cr7, [r2], #652	; 0x28c
     d68:	rsble	r2, r6, r2, lsr fp
     d6c:	subsle	r2, r2, r3, lsr fp
     d70:	ldrge	pc, [ip], #2271	; 0x8df
     d74:			; <UNDEFINED> instruction: 0xf10b465c
     d78:	ldrbtmi	r0, [sl], #2817	; 0xb01
     d7c:	stmiavc	r3!, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}
     d80:	subsle	r2, r3, r2, lsr fp
     d84:	strge	pc, [ip], #2271	; 0x8df
     d88:			; <UNDEFINED> instruction: 0xf10b465c
     d8c:	ldrbtmi	r0, [sl], #2817	; 0xb01
     d90:			; <UNDEFINED> instruction: 0xf7ffe759
     d94:			; <UNDEFINED> instruction: 0xf7ffee3c
     d98:	andcs	lr, r0, ip, asr #28
     d9c:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     da0:	strcc	r7, [r1, #-2211]	; 0xfffff75d
     da4:			; <UNDEFINED> instruction: 0xf857bb9b
     da8:	ldrbmi	r9, [r8], -r5, lsr #32
     dac:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     db0:	ldrbmi	r1, [ip], #-3652	; 0xfffff1bc
     db4:	strb	r4, [r6, -r3, lsl #9]
     db8:	stmdacs	r0, {r2, r3, fp, ip, pc}
     dbc:	ldrbmi	fp, [r0, #-3864]	; 0xfffff0e8
     dc0:			; <UNDEFINED> instruction: 0xf7ffd003
     dc4:	movwcs	lr, #3564	; 0xdec
     dc8:	stmdage	ip, {r2, r3, r8, r9, ip, pc}
     dcc:			; <UNDEFINED> instruction: 0xf0004621
     dd0:	strcc	pc, [r1, #-2851]	; 0xfffff4dd
     dd4:	strmi	r4, [r2], r8, lsr #11
     dd8:	mrcge	7, 7, APSR_nzcv, cr9, cr15, {1}
     ddc:	stmdavc	r3!, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
     de0:	blcs	ddec <tcgetattr@plt+0xd2bc>
     de4:	svcge	0x0032f43f
     de8:	bleq	c3d224 <tcgetattr@plt+0xc3c6f4>
     dec:			; <UNDEFINED> instruction: 0xf814e004
     df0:	blcs	109fc <tcgetattr@plt+0xfecc>
     df4:	svcge	0x002af43f
     df8:	rscsle	r2, r8, sp, ror #22
     dfc:	mcrrne	8, 3, r6, fp, cr1
     e00:			; <UNDEFINED> instruction: 0xd1f4429c
     e04:			; <UNDEFINED> instruction: 0xf0004658
     e08:	strmi	pc, [r2], r7, lsl #22
     e0c:			; <UNDEFINED> instruction: 0xf104e7ef
     e10:	ldrbmi	r0, [r9], r2, lsl #22
     e14:			; <UNDEFINED> instruction: 0xf8dfe7c9
     e18:			; <UNDEFINED> instruction: 0xf104a400
     e1c:	ldrmi	r0, [r4], -r3, lsl #22
     e20:			; <UNDEFINED> instruction: 0xe71044fa
     e24:	mvnsls	pc, #14614528	; 0xdf0000
     e28:			; <UNDEFINED> instruction: 0xe6b444f9
     e2c:	mvnsge	pc, #14614528	; 0xdf0000
     e30:	bleq	fd248 <tcgetattr@plt+0xfc718>
     e34:	ldrbtmi	r3, [sl], #1026	; 0x402
     e38:			; <UNDEFINED> instruction: 0xf8dfe705
     e3c:			; <UNDEFINED> instruction: 0xf104a3e8
     e40:	ldrmi	r0, [r4], -r3, lsl #22
     e44:			; <UNDEFINED> instruction: 0xe6fe44fa
     e48:	strdcs	r4, [r1, -r7]
     e4c:	strmi	r9, [ip], -r9, lsl #22
     e50:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
     e54:	ldmdavs	fp, {r0, r2, r4, r5, r6, r7, r9, fp, lr}
     e58:			; <UNDEFINED> instruction: 0xf8cd447a
     e5c:	stmdavs	r0, {ip, pc}
     e60:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     e64:	tstlt	r8, ip, lsl #16
     e68:	ldc	7, cr15, [r8, #1020]	; 0x3fc
     e6c:			; <UNDEFINED> instruction: 0xf7ff4620
     e70:	stccs	14, cr14, [ip], #-16
     e74:	stccs	0, cr13, [fp], #-104	; 0xffffff98
     e78:	svcge	0x0043f47f
     e7c:			; <UNDEFINED> instruction: 0xf43f2900
     e80:	stcls	15, cr10, [r6], {64}	; 0x40
     e84:	andeq	lr, lr, r1, lsl #22
     e88:	eorvc	pc, r0, r4, asr r8	; <UNPREDICTABLE>
     e8c:	bmi	ff9bab78 <tcgetattr@plt+0xff9ba048>
     e90:	blls	24929c <tcgetattr@plt+0x24876c>
     e94:			; <UNDEFINED> instruction: 0xf85a460c
     e98:	bmi	ff940ea8 <tcgetattr@plt+0xff940378>
     e9c:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
     ea0:	andls	pc, r0, sp, asr #17
     ea4:			; <UNDEFINED> instruction: 0xf7ff6800
     ea8:	bfi	lr, r2, (invalid: 28:27)
     eac:	ldrmi	r9, [r7], #-3078	; 0xfffff3fa
     eb0:			; <UNDEFINED> instruction: 0xf8440088
     eb4:			; <UNDEFINED> instruction: 0xb1297021
     eb8:			; <UNDEFINED> instruction: 0xf8504420
     ebc:	addmi	r0, r7, #4, 24	; 0x400
     ec0:	cmphi	pc, r0, asr #6	; <UNPREDICTABLE>
     ec4:	tstcc	r1, r0, lsl #14
     ec8:			; <UNDEFINED> instruction: 0xe71a463a
     ecc:	stmib	sp, {r8, sl, sp}^
     ed0:	strb	r5, [r1], r3, lsl #10
     ed4:	ldrdge	pc, [ip], -sp	; <UNPREDICTABLE>
     ed8:			; <UNDEFINED> instruction: 0xf85a4bd6
     edc:	ldmdavs	r8, {r0, r1, ip, sp}
     ee0:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
     ee4:	ldmmi	r4, {r4, r6, r7, r8, r9, fp, lr}^
     ee8:	addscs	pc, pc, #64, 4
     eec:			; <UNDEFINED> instruction: 0xf85a2101
     ef0:	ldrbtmi	r3, [r8], #-3
     ef4:			; <UNDEFINED> instruction: 0xf7ff681b
     ef8:	andcs	lr, r1, r6, ror sp
     efc:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     f00:	smlabtcs	r1, r9, r8, r4
     f04:	strmi	r9, [ip], -r9, lsl #22
     f08:			; <UNDEFINED> instruction: 0xf85a4acc
     f0c:	ldmdavs	fp, {}	; <UNPREDICTABLE>
     f10:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     f14:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
     f18:	ldrbmi	lr, [lr], -r4, lsr #15
     f1c:	bcs	2f5a8 <tcgetattr@plt+0x2ea78>
     f20:			; <UNDEFINED> instruction: 0xf8dddd12
     f24:			; <UNDEFINED> instruction: 0xf10bc018
     f28:			; <UNDEFINED> instruction: 0x462331ff
     f2c:	and	r2, r3, r1
     f30:	eoreq	pc, r3, ip, asr #16
     f34:	movwcc	r4, #5136	; 0x1410
     f38:	lfmle	f4, 2, [r9], #612	; 0x264
     f3c:	svclt	0x00d82e00
     f40:	blx	4934a <tcgetattr@plt+0x4881a>
     f44:	andcc	pc, r1, #536870912	; 0x20000000
     f48:	ldrmi	r9, [r7], #-2054	; 0xfffff7fa
     f4c:	bl	9754 <tcgetattr@plt+0x8c24>
     f50:			; <UNDEFINED> instruction: 0xf8400381
     f54:	subsvs	r7, sl, r1, lsr #32
     f58:	blcs	27b70 <tcgetattr@plt+0x27040>
     f5c:	adcshi	pc, pc, r0
     f60:	ldmiblt	fp!, {r0, r1, r8, r9, fp, ip, pc}^
     f64:			; <UNDEFINED> instruction: 0xf7ff9806
     f68:			; <UNDEFINED> instruction: 0xe77bed1a
     f6c:	smlatbcs	r1, lr, sl, r4
     f70:	strmi	r9, [ip], -r9, lsl #22
     f74:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
     f78:	ldmdavs	fp, {r0, r4, r5, r7, r9, fp, lr}
     f7c:	strls	r4, [r0, #-1146]	; 0xfffffb86
     f80:			; <UNDEFINED> instruction: 0xf7ff6800
     f84:	strb	lr, [sp, -r4, lsr #27]!
     f88:	smlatbcs	r1, r7, sl, r4
     f8c:	strmi	r9, [ip], -r9, lsl #22
     f90:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
     f94:	ldmdavs	fp, {r0, r1, r3, r5, r7, r9, fp, lr}
     f98:	smlsdxls	r0, sl, r4, r4
     f9c:			; <UNDEFINED> instruction: 0xf7ff6800
     fa0:			; <UNDEFINED> instruction: 0xe75fed96
     fa4:			; <UNDEFINED> instruction: 0xf64c4ba0
     fa8:			; <UNDEFINED> instruction: 0xf8df47cd
     fac:			; <UNDEFINED> instruction: 0xf6cc829c
     fb0:			; <UNDEFINED> instruction: 0xf8df47cc
     fb4:			; <UNDEFINED> instruction: 0x26009298
     fb8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     fbc:	ldrbtmi	r4, [r9], #1272	; 0x4f8
     fc0:			; <UNDEFINED> instruction: 0xf7ff6818
     fc4:	stmibmi	r2!, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
     fc8:	andcs	r4, r1, sl, lsr #12
     fcc:			; <UNDEFINED> instruction: 0xf7ff4479
     fd0:	ands	lr, pc, r2, ror sp	; <UNPREDICTABLE>
     fd4:	movwcs	pc, #31654	; 0x7ba6	; <UNPREDICTABLE>
     fd8:	mrccs	13, 2, sl, cr9, cr12, {0}
     fdc:	andseq	pc, r4, #79	; 0x4f
     fe0:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
     fe4:	b	13d288c <tcgetattr@plt+0x13d1d5c>
     fe8:	svclt	0x00d403d3
     fec:	teqcc	r8, #-1006632960	; 0xc4000000
     ff0:	strbmi	r9, [fp], -r0, lsl #6
     ff4:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     ff8:	ldmibmi	r7, {r1, r2, r4, r7, r9, fp, lr}
     ffc:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    1000:	ldrbtmi	r2, [r9], #-1
    1004:	blne	fe49b054 <tcgetattr@plt+0xfe49a524>
    1008:	bcs	28e838 <tcgetattr@plt+0x28dd08>
    100c:	andcs	fp, sl, #168, 30	; 0x2a0
    1010:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1014:	ldrdcc	pc, [r0], -r8
    1018:	blle	ff6d1a98 <tcgetattr@plt+0xff6d0f68>
    101c:	andcs	r4, sl, r5, lsl #23
    1020:	strcs	r9, [r0, #-2566]	; 0xfffff5fa
    1024:	eorsls	pc, r4, #14614528	; 0xdf0000
    1028:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    102c:	stmdaeq	r4, {r1, r5, r7, r8, ip, sp, lr, pc}
    1030:	eorge	pc, ip, #14614528	; 0xdf0000
    1034:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, sl, lr}
    1038:			; <UNDEFINED> instruction: 0xf7ff44fa
    103c:			; <UNDEFINED> instruction: 0xf858ed62
    1040:			; <UNDEFINED> instruction: 0xf8d97f04
    1044:	svccs	0x00003000
    1048:	adcmi	sp, fp, #20, 26	; 0x500
    104c:	ands	sp, r1, r5, lsl #24
    1050:	sfmle	f4, 4, [pc], {157}	; 0x9d
    1054:			; <UNDEFINED> instruction: 0xf7ff202d
    1058:	strcc	lr, [r1, #-3412]	; 0xfffff2ac
    105c:	ldrdcc	pc, [r0], -sl
    1060:	ldmdavs	r1!, {r0, r2, r3, r4, r5, r7, r9, lr}
    1064:	addsmi	sp, sp, #244, 22	; 0x3d000
    1068:	eorcs	sp, sl, r4, lsl #24
    106c:			; <UNDEFINED> instruction: 0xf7ff463d
    1070:	strb	lr, [r4, r8, asr #26]!
    1074:	ldrbtmi	r4, [pc], #-3963	; 107c <tcgetattr@plt+0x54c>
    1078:	eorcs	lr, sp, r2
    107c:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1080:	strcc	r6, [r1, #-2107]	; 0xfffff7c5
    1084:	addsmi	r6, sp, #3211264	; 0x310000
    1088:			; <UNDEFINED> instruction: 0xf8dfddf7
    108c:	ldrdcs	r9, [sl], -ip
    1090:	ldrsbhi	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    1094:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1098:	ldrbtmi	r4, [r9], #3957	; 0xf75
    109c:	ldrbtmi	r9, [r8], #3334	; 0xd06
    10a0:	and	r4, r8, pc, ror r4
    10a4:	lfmle	f4, 4, [r5], {147}	; 0x93
    10a8:	ldmdavs	r1!, {r0, r8, r9, fp, sp}
    10ac:	strbmi	fp, [r0], -ip, lsl #30
    10b0:			; <UNDEFINED> instruction: 0xf7ff4638
    10b4:			; <UNDEFINED> instruction: 0xf855ed32
    10b8:			; <UNDEFINED> instruction: 0xf8d93b04
    10bc:	blcs	90c4 <tcgetattr@plt+0x8594>
    10c0:	addsmi	sp, r3, #240, 24	; 0xf000
    10c4:	stmdami	fp!, {r1, r2, r9, fp, ip, lr, pc}^
    10c8:	ldmdavs	r3!, {r1, r9, sp}
    10cc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    10d0:	stc	7, cr15, [r8], {255}	; 0xff
    10d4:	andcs	r6, sl, r1, lsr r8
    10d8:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    10dc:	blls	1badec <tcgetattr@plt+0x1ba2bc>
    10e0:	bmi	19529e8 <tcgetattr@plt+0x1951eb8>
    10e4:			; <UNDEFINED> instruction: 0xf8df2101
    10e8:	ldrbtmi	fp, [sl], #-404	; 0xfffffe6c
    10ec:			; <UNDEFINED> instruction: 0xf7ff9308
    10f0:	blmi	143c208 <tcgetattr@plt+0x143b6d8>
    10f4:	ldrbtmi	r4, [fp], #2658	; 0xa62
    10f8:	andcs	r4, sp, r2, ror #30
    10fc:	andls	r4, r4, #2046820352	; 0x7a000000
    1100:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1104:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    1108:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    110c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    1110:			; <UNDEFINED> instruction: 0x9014f8dd
    1114:			; <UNDEFINED> instruction: 0xf8cd2201
    1118:	strtmi	sl, [r2], r0, lsr #32
    111c:	ldrbmi	r9, [ip], -r7, lsl #10
    1120:	blls	139168 <tcgetattr@plt+0x138638>
    1124:	ldrmi	r6, [fp, #2075]	; 0x81b
    1128:			; <UNDEFINED> instruction: 0xf8d9dc22
    112c:	ldrbmi	r3, [r9], -r0
    1130:			; <UNDEFINED> instruction: 0xf8d3691b
    1134:			; <UNDEFINED> instruction: 0xf7ff0210
    1138:			; <UNDEFINED> instruction: 0x4622ecd6
    113c:			; <UNDEFINED> instruction: 0xf7ff2101
    1140:			; <UNDEFINED> instruction: 0x465aec1c
    1144:	bllt	13f2ac <tcgetattr@plt+0x13e77c>
    1148:	svceq	0x0000f1bb
    114c:	ldrbmi	sp, [sl, #-3344]	; 0xfffff2f0
    1150:	mrrcne	10, 14, sp, r5, cr7
    1154:	ldrmi	lr, [sp], -r0
    1158:	adcmi	r6, fp, #3866624	; 0x3b0000
    115c:	ldmdavs	r1!, {r0, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    1160:			; <UNDEFINED> instruction: 0xf7ff2020
    1164:	strmi	lr, [fp, #3278]!	; 0xcce
    1168:	movweq	pc, #4357	; 0x1105	; <UNPREDICTABLE>
    116c:			; <UNDEFINED> instruction: 0xe7d8dcf3
    1170:	andcs	r6, sp, r1, lsr r8
    1174:	stcls	6, cr4, [r7, #-336]	; 0xfffffeb0
    1178:	ldrdge	pc, [r0], -sp	; <UNPREDICTABLE>
    117c:	stcl	7, cr15, [r0], {255}	; 0xff
    1180:	stcmi	6, cr14, [r9], #-952	; 0xfffffc48
    1184:	blls	249590 <tcgetattr@plt+0x248a60>
    1188:	andmi	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    118c:	stmib	sp, {r0, r1, r3, r4, fp, sp, lr}^
    1190:	bmi	f49198 <tcgetattr@plt+0xf48668>
    1194:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    1198:	ldc	7, cr15, [r8], {255}	; 0xff
    119c:			; <UNDEFINED> instruction: 0xf7ff9806
    11a0:	blls	13c1a0 <tcgetattr@plt+0x13b670>
    11a4:	blls	16f6b8 <tcgetattr@plt+0x16eb88>
    11a8:	bmi	e095b4 <tcgetattr@plt+0xe08a84>
    11ac:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    11b0:	ldmdbvs	r8, {r0, r1, r3, r4, r8, fp, sp, lr}
    11b4:	bl	ff83f1b8 <tcgetattr@plt+0xff83e688>
    11b8:	stmdblt	fp, {r0, r1, r8, r9, fp, ip, pc}
    11bc:	ldrb	r9, [r1], -r3, lsl #24
    11c0:	strcs	r6, [r0], #-2080	; 0xfffff7e0
    11c4:	bl	ff93f1c8 <tcgetattr@plt+0xff93e698>
    11c8:			; <UNDEFINED> instruction: 0x462a4931
    11cc:	ldrbtmi	r2, [r9], #-1
    11d0:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    11d4:	stmdami	pc!, {r1, r2, r6, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    11d8:			; <UNDEFINED> instruction: 0xf7ff4478
    11dc:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    11e0:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    11e4:	andeq	r1, r1, r4, ror #7
    11e8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    11ec:			; <UNDEFINED> instruction: 0x000113ba
    11f0:	strheq	r0, [r0], -ip
    11f4:	andeq	r0, r0, r4, ror #24
    11f8:	ldrdeq	r0, [r0], -r8
    11fc:	ldrdeq	r0, [r0], -sl
    1200:	ldrdeq	r0, [r0], -r4
    1204:	strdeq	r0, [r0], -sl
    1208:	andeq	r0, r0, r8, asr #1
    120c:	muleq	r1, sl, r3
    1210:	andeq	r0, r0, sl, asr sl
    1214:	andeq	r0, r0, r2, ror #19
    1218:	strdeq	r0, [r0], -ip
    121c:	andeq	r0, r0, r8, ror #17
    1220:	andeq	r0, r0, sl, lsl r9
    1224:	andeq	r0, r0, ip, lsl r9
    1228:	strheq	r0, [r0], -r4
    122c:	andeq	r0, r0, r8, asr #19
    1230:	andeq	r0, r0, r6, asr r9
    1234:	andeq	r0, r0, r4, asr #1
    1238:	andeq	r0, r0, sl, lsl sl
    123c:	andeq	r0, r0, r0, lsl #19
    1240:	strdeq	r0, [r0], -r4
    1244:			; <UNDEFINED> instruction: 0x000008b0
    1248:	andeq	r1, r1, ip, asr #32
    124c:	andeq	r0, r0, r6, lsr r9
    1250:	andeq	r0, r0, ip, lsl r9
    1254:	andeq	r1, r1, sl
    1258:	strdeq	r0, [r0], -lr
    125c:	ldrdeq	r0, [r1], -r4
    1260:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1264:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    1268:	andeq	r0, r1, lr, ror #30
    126c:	andeq	r0, r0, r6, asr #14
    1270:	andeq	r0, r0, r8, asr #14
    1274:	andeq	r0, r0, sl, lsr r8
    1278:	ldrdeq	r0, [r0], -r7
    127c:	andeq	r0, r0, fp, asr #5
    1280:	andeq	r0, r1, ip, lsl #30
    1284:	andeq	r0, r1, r4, lsl #30
    1288:	andeq	r0, r0, lr, lsl r7
    128c:	andeq	r0, r0, r3, lsl r2
    1290:	andeq	r0, r0, sl, lsl r7
    1294:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1298:	bleq	3d3dc <tcgetattr@plt+0x3c8ac>
    129c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    12a0:	strbtmi	fp, [sl], -r2, lsl #24
    12a4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    12a8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    12ac:	ldrmi	sl, [sl], #776	; 0x308
    12b0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    12b4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    12b8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    12bc:			; <UNDEFINED> instruction: 0xf85a4b06
    12c0:	stmdami	r6, {r0, r1, ip, sp}
    12c4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    12c8:	bl	fefbf2cc <tcgetattr@plt+0xfefbe79c>
    12cc:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    12d0:	andeq	r0, r1, ip, asr ip
    12d4:	andeq	r0, r0, r4, lsr #1
    12d8:	andeq	r0, r0, r0, asr #1
    12dc:	andeq	r0, r0, ip, asr #1
    12e0:	ldr	r3, [pc, #20]	; 12fc <tcgetattr@plt+0x7cc>
    12e4:	ldr	r2, [pc, #20]	; 1300 <tcgetattr@plt+0x7d0>
    12e8:	add	r3, pc, r3
    12ec:	ldr	r2, [r3, r2]
    12f0:	cmp	r2, #0
    12f4:	bxeq	lr
    12f8:	b	a60 <__gmon_start__@plt>
    12fc:	andeq	r0, r1, ip, lsr ip
    1300:	strheq	r0, [r0], -r8
    1304:	blmi	1d3324 <tcgetattr@plt+0x1d27f4>
    1308:	bmi	1d24f0 <tcgetattr@plt+0x1d19c0>
    130c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1310:	andle	r4, r3, sl, ror r4
    1314:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1318:	ldrmi	fp, [r8, -r3, lsl #2]
    131c:	svclt	0x00004770
    1320:	strdeq	r0, [r1], -ip
    1324:	strdeq	r0, [r1], -r8
    1328:	andeq	r0, r1, r8, lsl ip
    132c:	andeq	r0, r0, ip, lsr #1
    1330:	stmdbmi	r9, {r3, fp, lr}
    1334:	bmi	25251c <tcgetattr@plt+0x2519ec>
    1338:	bne	252524 <tcgetattr@plt+0x2519f4>
    133c:	svceq	0x00cb447a
    1340:			; <UNDEFINED> instruction: 0x01a1eb03
    1344:	andle	r1, r3, r9, asr #32
    1348:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    134c:	ldrmi	fp, [r8, -r3, lsl #2]
    1350:	svclt	0x00004770
    1354:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1358:	andeq	r0, r1, ip, asr #25
    135c:	andeq	r0, r1, ip, ror #23
    1360:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1364:	blmi	2ae78c <tcgetattr@plt+0x2adc5c>
    1368:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    136c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1370:	blmi	26f924 <tcgetattr@plt+0x26edf4>
    1374:	ldrdlt	r5, [r3, -r3]!
    1378:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    137c:			; <UNDEFINED> instruction: 0xf7ff6818
    1380:			; <UNDEFINED> instruction: 0xf7ffeb02
    1384:	blmi	1c1288 <tcgetattr@plt+0x1c0758>
    1388:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    138c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1390:	muleq	r1, sl, ip
    1394:			; <UNDEFINED> instruction: 0x00010bbc
    1398:	andeq	r0, r0, r8, lsr #1
    139c:	andeq	r0, r1, r6, lsl #25
    13a0:	andeq	r0, r1, sl, ror ip
    13a4:	svclt	0x0000e7c4
    13a8:			; <UNDEFINED> instruction: 0x4604b510
    13ac:			; <UNDEFINED> instruction: 0xf7ffb140
    13b0:			; <UNDEFINED> instruction: 0xb128eb6a
    13b4:			; <UNDEFINED> instruction: 0xf8104420
    13b8:	stmdacc	ip!, {r0, sl, fp}
    13bc:	andcs	fp, r1, r8, lsl pc
    13c0:	svclt	0x0000bd10
    13c4:	bmi	113fd8 <tcgetattr@plt+0x1134a8>
    13c8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    13cc:			; <UNDEFINED> instruction: 0xf7ff6819
    13d0:	svclt	0x0000bb95
    13d4:	andeq	r0, r1, r0, ror #22
    13d8:	andeq	r0, r0, r4, asr #1
    13dc:	addlt	fp, r2, r0, ror r5
    13e0:	strmi	r7, [r4], -r1, lsl #16
    13e4:	orrslt	r9, r1, r1, lsl #2
    13e8:	bl	103f3ec <tcgetattr@plt+0x103e8bc>
    13ec:	stmdbls	r1, {r0, r3, r8, sl, fp, lr}
    13f0:	stmdavs	r6, {r0, r2, r3, r4, r5, r6, sl, lr}
    13f4:	andscc	pc, r1, r6, lsr r8	; <UNPREDICTABLE>
    13f8:	vst1.8	{d4-d6}, [r3 :128], r8
    13fc:	ldmdblt	r3, {r5, r8, r9, ip, lr}
    1400:	bl	11bf404 <tcgetattr@plt+0x11be8d4>
    1404:			; <UNDEFINED> instruction: 0xf814b118
    1408:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    140c:			; <UNDEFINED> instruction: 0x4620d1f2
    1410:	ldcllt	0, cr11, [r0, #-8]!
    1414:	andeq	r0, r0, r8, lsl #6
    1418:	ldrbmi	lr, [r0, sp, lsr #18]!
    141c:	strmi	r4, [r8], -r7, lsl #12
    1420:			; <UNDEFINED> instruction: 0xf7ff683e
    1424:			; <UNDEFINED> instruction: 0x4604ead4
    1428:	rsble	r2, r9, r0, lsl #16
    142c:	stccs	8, cr7, [r0, #-20]	; 0xffffffec
    1430:			; <UNDEFINED> instruction: 0xf7ffd036
    1434:			; <UNDEFINED> instruction: 0xf04feb1c
    1438:	strbtmi	r0, [r3], -r0, lsl #24
    143c:			; <UNDEFINED> instruction: 0xf8d046a6
    1440:	ands	r8, r1, r0
    1444:	rsble	r2, r1, r0, lsl #22
    1448:	andsne	pc, r3, r8, lsr r8	; <UNPREDICTABLE>
    144c:	biccs	pc, r0, r1, asr #7
    1450:	svclt	0x00142b2c
    1454:			; <UNDEFINED> instruction: 0xf041460b
    1458:	blcs	2064 <tcgetattr@plt+0x1534>
    145c:	eorcs	fp, ip, #24, 30	; 0x60
    1460:	svcpl	0x0001f81e
    1464:	ldrmi	fp, [r3], -r5, ror #3
    1468:	andsne	pc, r5, r8, lsr r8	; <UNPREDICTABLE>
    146c:	andeq	lr, ip, r4, lsl #22
    1470:	streq	r4, [r9], #1578	; 0x62a
    1474:	cfstrscs	mvf13, [ip, #-920]!	; 0xfffffc68
    1478:			; <UNDEFINED> instruction: 0xf10cd0f2
    147c:	blcs	b01888 <tcgetattr@plt+0xb00d58>
    1480:	stmdbeq	r1, {r2, r8, r9, fp, sp, lr, pc}
    1484:	andvc	fp, r3, r1, lsl #30
    1488:	tsteq	r2, ip, lsl #2	; <UNPREDICTABLE>
    148c:	bl	112db4 <tcgetattr@plt+0x112284>
    1490:	andvc	r0, r5, r1, lsl #18
    1494:			; <UNDEFINED> instruction: 0xf81e468c
    1498:	strbmi	r5, [r8], -r1, lsl #30
    149c:	mvnle	r2, r0, lsl #26
    14a0:	andvc	r2, r3, r0, lsl #6
    14a4:	cmplt	sp, #2424832	; 0x250000
    14a8:			; <UNDEFINED> instruction: 0xf7ff4620
    14ac:	vstmdbcs	ip!, {s28-s263}
    14b0:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    14b4:	strbmi	r4, [sl], r0, lsl #13
    14b8:			; <UNDEFINED> instruction: 0x4630d039
    14bc:			; <UNDEFINED> instruction: 0xff74f7ff
    14c0:			; <UNDEFINED> instruction: 0xf8dfbb30
    14c4:	ldrbtmi	r8, [r8], #128	; 0x80
    14c8:	ldrtmi	fp, [r0], -lr, asr #6
    14cc:	b	ff6bf4d0 <tcgetattr@plt+0xff6be9a0>
    14d0:			; <UNDEFINED> instruction: 0xf7ff4450
    14d4:			; <UNDEFINED> instruction: 0x4605eab4
    14d8:	ldrtmi	fp, [r1], -r8, ror #6
    14dc:	b	fe43f4e0 <tcgetattr@plt+0xfe43e9b0>
    14e0:			; <UNDEFINED> instruction: 0xf7ff4630
    14e4:			; <UNDEFINED> instruction: 0x462eea5c
    14e8:			; <UNDEFINED> instruction: 0xf7ff4630
    14ec:	strbmi	lr, [r1], -ip, asr #21
    14f0:			; <UNDEFINED> instruction: 0xf7ff4430
    14f4:	strbmi	lr, [sl], -r6, ror #20
    14f8:			; <UNDEFINED> instruction: 0xf7ff4621
    14fc:	eorsvs	lr, lr, r6, asr sl
    1500:			; <UNDEFINED> instruction: 0xf7ff4620
    1504:	ldrtmi	lr, [r0], -ip, asr #20
    1508:			; <UNDEFINED> instruction: 0x87f0e8bd
    150c:			; <UNDEFINED> instruction: 0xe7a7461a
    1510:	beq	bd938 <tcgetattr@plt+0xbce08>
    1514:	ldrsbthi	pc, [r0], -pc	; <UNPREDICTABLE>
    1518:	mcrcs	4, 0, r4, cr0, cr8, {7}
    151c:			; <UNDEFINED> instruction: 0x4650d1d5
    1520:	b	fe33f524 <tcgetattr@plt+0xfe33e9f4>
    1524:	teqlt	r0, r6, lsl #12
    1528:	eorsvc	r2, r3, r0, lsl #6
    152c:			; <UNDEFINED> instruction: 0xf8dfe7dc
    1530:	ldrbtmi	r8, [r8], #28
    1534:	stmdami	r6, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1538:			; <UNDEFINED> instruction: 0xf7ff4478
    153c:	andcs	lr, r1, lr, asr #20
    1540:	b	fe6bf544 <tcgetattr@plt+0xfe6bea14>
    1544:	andeq	r0, r0, r6, lsr #7
    1548:	andeq	r0, r0, r4, ror #3
    154c:	andeq	r0, r0, sl, lsr r3
    1550:	andeq	r0, r0, r8, asr #3
    1554:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1558:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    155c:	ldcvs	7, cr4, [r8], {112}	; 0x70
    1560:	tstcs	r1, sl, lsl sp
    1564:	blt	113f568 <tcgetattr@plt+0x113ea38>
    1568:			; <UNDEFINED> instruction: 0x00010ab6
    156c:	mvnsmi	lr, #737280	; 0xb4000
    1570:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1574:			; <UNDEFINED> instruction: 0x46044f39
    1578:	strmi	fp, [sp], -r5, lsl #1
    157c:			; <UNDEFINED> instruction: 0x4648447f
    1580:			; <UNDEFINED> instruction: 0xf8df4621
    1584:			; <UNDEFINED> instruction: 0xf8c780dc
    1588:			; <UNDEFINED> instruction: 0xf7ff9040
    158c:	ldrbtmi	lr, [r8], #2770	; 0xad2
    1590:	svclt	0x00a82800
    1594:	blle	492ed4 <tcgetattr@plt+0x4923a4>
    1598:	strcs	ip, [r1, -pc, lsl #24]
    159c:	ldrbtmi	r4, [sp], #-3377	; 0xfffff2cf
    15a0:	blvc	13f5bc <tcgetattr@plt+0x13ea8c>
    15a4:	cfstr32gt	mvfx12, [pc], {15}
    15a8:	cfstr32gt	mvfx12, [pc], {15}
    15ac:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    15b0:	stm	r5, {r0, r1, r2}
    15b4:	ldrtmi	r0, [r0], -r7
    15b8:	pop	{r0, r2, ip, sp, pc}
    15bc:			; <UNDEFINED> instruction: 0x260183f0
    15c0:	ldrtmi	r4, [r0], -r1, lsr #12
    15c4:			; <UNDEFINED> instruction: 0xf7ff643e
    15c8:	stmdacs	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    15cc:	strcs	sp, [r0], -r4, ror #21
    15d0:	ldrtmi	r4, [r0], -r1, lsr #12
    15d4:			; <UNDEFINED> instruction: 0xf7ff643e
    15d8:	adcsmi	lr, r0, #172, 20	; 0xac000
    15dc:	stmdami	r2!, {r2, r3, r4, r6, r7, r9, fp, ip, lr, pc}
    15e0:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    15e4:	b	63f5e8 <tcgetattr@plt+0x63eab8>
    15e8:	strmi	r2, [r6], -r0, lsl #16
    15ec:	ble	2da6d4 <tcgetattr@plt+0x2d9ba4>
    15f0:	blmi	7afc0c <tcgetattr@plt+0x7af0dc>
    15f4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    15f8:			; <UNDEFINED> instruction: 0xf7ff6818
    15fc:	blmi	73bf8c <tcgetattr@plt+0x73b45c>
    1600:			; <UNDEFINED> instruction: 0x4606447b
    1604:	bfi	r6, r8, #8, #15
    1608:			; <UNDEFINED> instruction: 0xf7ff4621
    160c:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    1610:	strb	sp, [sp, r2, asr #21]!
    1614:	b	10bf618 <tcgetattr@plt+0x10beae8>
    1618:	bmi	5d4278 <tcgetattr@plt+0x5d3748>
    161c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1620:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1624:	stmdavs	lr!, {r0, r1, r3, r4, fp, sp, lr}
    1628:	stmdavs	r4, {r0, r1, r8, r9, ip, pc}
    162c:			; <UNDEFINED> instruction: 0xf7ff4620
    1630:	ldmdbmi	r2, {r1, r4, r9, fp, sp, lr, pc}
    1634:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    1638:	mrscs	r9, (UNDEF: 17)
    163c:	andls	r4, r1, #2097152	; 0x200000
    1640:	ldrtmi	r4, [r0], -pc, lsl #20
    1644:			; <UNDEFINED> instruction: 0xf7ff447a
    1648:			; <UNDEFINED> instruction: 0xf7ffea42
    164c:	stmdavs	r9!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1650:			; <UNDEFINED> instruction: 0xf7ff200a
    1654:	vstmdbne	r0!, {s28-s105}
    1658:	b	3bf65c <tcgetattr@plt+0x3beb2c>
    165c:	muleq	r1, r0, sl
    1660:	muleq	r1, sl, r9
    1664:	andeq	r0, r1, lr, ror #20
    1668:	andeq	r0, r0, sl, asr #11
    166c:	andeq	r0, r0, r4, asr #1
    1670:	andeq	r0, r1, ip, lsl #20
    1674:	strheq	r0, [r0], -ip
    1678:	strheq	r0, [r0], -r4
    167c:	andeq	r0, r0, lr, lsl #11
    1680:	andeq	r0, r0, r4, ror r5
    1684:			; <UNDEFINED> instruction: 0x460cb510
    1688:			; <UNDEFINED> instruction: 0x4601223c
    168c:			; <UNDEFINED> instruction: 0xf7ff4620
    1690:	stmdblt	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    1694:	blmi	130adc <tcgetattr@plt+0x12ffac>
    1698:	tstcs	r1, r2, lsr #12
    169c:	pop	{r0, r1, r3, r4, r5, r6, sl, lr}
    16a0:	ldcvs	0, cr4, [r8], {16}
    16a4:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16a8:	andeq	r0, r1, r0, ror r9
    16ac:	mvnsmi	lr, #737280	; 0xb4000
    16b0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    16b4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    16b8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    16bc:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16c0:	blne	1d928bc <tcgetattr@plt+0x1d91d8c>
    16c4:	strhle	r1, [sl], -r6
    16c8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    16cc:	svccc	0x0004f855
    16d0:	strbmi	r3, [sl], -r1, lsl #8
    16d4:	ldrtmi	r4, [r8], -r1, asr #12
    16d8:	adcmi	r4, r6, #152, 14	; 0x2600000
    16dc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    16e0:	svclt	0x000083f8
    16e4:	andeq	r0, r1, r2, ror #14
    16e8:	andeq	r0, r1, r8, asr r7
    16ec:	svclt	0x00004770

Disassembly of section .fini:

000016f0 <.fini>:
    16f0:	push	{r3, lr}
    16f4:	pop	{r3, pc}
