# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5679 \
    name buffer_513 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_513 \
    op interface \
    ports { buffer_513 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5680 \
    name buffer_514 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_514 \
    op interface \
    ports { buffer_514 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5681 \
    name buffer_515 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_515 \
    op interface \
    ports { buffer_515 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5682 \
    name buffer_516 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_516 \
    op interface \
    ports { buffer_516 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5683 \
    name buffer_517 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_517 \
    op interface \
    ports { buffer_517 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5684 \
    name buffer_518 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_518 \
    op interface \
    ports { buffer_518 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5685 \
    name buffer_519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_519 \
    op interface \
    ports { buffer_519 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5686 \
    name buffer_520 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_520 \
    op interface \
    ports { buffer_520 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5687 \
    name buffer_521 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_521 \
    op interface \
    ports { buffer_521 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5688 \
    name buffer_522 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_522 \
    op interface \
    ports { buffer_522 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5689 \
    name buffer_523 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_523 \
    op interface \
    ports { buffer_523 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5690 \
    name buffer_524 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_524 \
    op interface \
    ports { buffer_524 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5691 \
    name buffer_525 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_525 \
    op interface \
    ports { buffer_525 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5692 \
    name buffer_526 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_526 \
    op interface \
    ports { buffer_526 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5693 \
    name buffer_527 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_527 \
    op interface \
    ports { buffer_527 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5694 \
    name buffer_528 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_528 \
    op interface \
    ports { buffer_528 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5695 \
    name buffer_529 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_529 \
    op interface \
    ports { buffer_529 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5696 \
    name buffer_530 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_530 \
    op interface \
    ports { buffer_530 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5697 \
    name buffer_531 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_531 \
    op interface \
    ports { buffer_531 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5698 \
    name buffer_532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_532 \
    op interface \
    ports { buffer_532 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5699 \
    name buffer_533 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_533 \
    op interface \
    ports { buffer_533 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5700 \
    name buffer_534 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_534 \
    op interface \
    ports { buffer_534 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5701 \
    name buffer_535 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_535 \
    op interface \
    ports { buffer_535 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5702 \
    name buffer_536 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_536 \
    op interface \
    ports { buffer_536 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5703 \
    name buffer_537 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_537 \
    op interface \
    ports { buffer_537 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5704 \
    name buffer_538 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_538 \
    op interface \
    ports { buffer_538 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5705 \
    name buffer_539 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_539 \
    op interface \
    ports { buffer_539 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5706 \
    name buffer_540 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_540 \
    op interface \
    ports { buffer_540 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5707 \
    name buffer_541 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_541 \
    op interface \
    ports { buffer_541 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5708 \
    name buffer_542 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_542 \
    op interface \
    ports { buffer_542 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5709 \
    name buffer_543 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_543 \
    op interface \
    ports { buffer_543 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5710 \
    name buffer_544 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_544 \
    op interface \
    ports { buffer_544 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5711 \
    name buffer_545 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_545 \
    op interface \
    ports { buffer_545 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5712 \
    name buffer_546 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_546 \
    op interface \
    ports { buffer_546 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5713 \
    name buffer_547 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_547 \
    op interface \
    ports { buffer_547 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5714 \
    name buffer_548 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_548 \
    op interface \
    ports { buffer_548 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5715 \
    name buffer_549 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_549 \
    op interface \
    ports { buffer_549 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5716 \
    name buffer_550 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_550 \
    op interface \
    ports { buffer_550 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5717 \
    name buffer_551 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_551 \
    op interface \
    ports { buffer_551 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5718 \
    name buffer_552 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_552 \
    op interface \
    ports { buffer_552 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5719 \
    name buffer_553 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_553 \
    op interface \
    ports { buffer_553 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5720 \
    name buffer_554 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_554 \
    op interface \
    ports { buffer_554 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5721 \
    name buffer_555 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_555 \
    op interface \
    ports { buffer_555 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5722 \
    name buffer_556 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_556 \
    op interface \
    ports { buffer_556 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5723 \
    name buffer_557 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_557 \
    op interface \
    ports { buffer_557 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5724 \
    name buffer_558 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_558 \
    op interface \
    ports { buffer_558 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5725 \
    name buffer_559 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_559 \
    op interface \
    ports { buffer_559 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5726 \
    name buffer_560 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_560 \
    op interface \
    ports { buffer_560 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5727 \
    name buffer_561 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_561 \
    op interface \
    ports { buffer_561 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5728 \
    name buffer_562 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_562 \
    op interface \
    ports { buffer_562 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5729 \
    name buffer_563 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_563 \
    op interface \
    ports { buffer_563 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5730 \
    name buffer_564 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_564 \
    op interface \
    ports { buffer_564 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5731 \
    name buffer_565 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_565 \
    op interface \
    ports { buffer_565 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5732 \
    name buffer_566 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_566 \
    op interface \
    ports { buffer_566 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5733 \
    name buffer_567 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_567 \
    op interface \
    ports { buffer_567 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5734 \
    name buffer_568 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_568 \
    op interface \
    ports { buffer_568 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5735 \
    name buffer_569 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_569 \
    op interface \
    ports { buffer_569 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5736 \
    name buffer_570 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_570 \
    op interface \
    ports { buffer_570 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5737 \
    name buffer_571 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_571 \
    op interface \
    ports { buffer_571 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5738 \
    name buffer_572 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_572 \
    op interface \
    ports { buffer_572 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5739 \
    name buffer_573 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_573 \
    op interface \
    ports { buffer_573 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5740 \
    name buffer_574 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_574 \
    op interface \
    ports { buffer_574 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5741 \
    name buffer_575 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_575 \
    op interface \
    ports { buffer_575 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5742 \
    name buffer_576 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_576 \
    op interface \
    ports { buffer_576 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5743 \
    name buffer_577 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_577 \
    op interface \
    ports { buffer_577 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5744 \
    name buffer_578 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_578 \
    op interface \
    ports { buffer_578 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5745 \
    name buffer_579 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_579 \
    op interface \
    ports { buffer_579 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5746 \
    name buffer_580 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_580 \
    op interface \
    ports { buffer_580 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5747 \
    name buffer_581 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_581 \
    op interface \
    ports { buffer_581 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5748 \
    name buffer_582 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_582 \
    op interface \
    ports { buffer_582 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5749 \
    name buffer_583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_583 \
    op interface \
    ports { buffer_583 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5750 \
    name buffer_584 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_584 \
    op interface \
    ports { buffer_584 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5751 \
    name buffer_585 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_585 \
    op interface \
    ports { buffer_585 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5752 \
    name buffer_586 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_586 \
    op interface \
    ports { buffer_586 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5753 \
    name buffer_587 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_587 \
    op interface \
    ports { buffer_587 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5754 \
    name buffer_588 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_588 \
    op interface \
    ports { buffer_588 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5755 \
    name buffer_589 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_589 \
    op interface \
    ports { buffer_589 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5756 \
    name buffer_590 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_590 \
    op interface \
    ports { buffer_590 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5757 \
    name buffer_591 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_591 \
    op interface \
    ports { buffer_591 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5758 \
    name buffer_592 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_592 \
    op interface \
    ports { buffer_592 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5759 \
    name buffer_593 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_593 \
    op interface \
    ports { buffer_593 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5760 \
    name buffer_594 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_594 \
    op interface \
    ports { buffer_594 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5761 \
    name buffer_595 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_595 \
    op interface \
    ports { buffer_595 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5762 \
    name buffer_596 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_596 \
    op interface \
    ports { buffer_596 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5763 \
    name buffer_597 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_597 \
    op interface \
    ports { buffer_597 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5764 \
    name buffer_598 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_598 \
    op interface \
    ports { buffer_598 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5765 \
    name buffer_599 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_599 \
    op interface \
    ports { buffer_599 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5766 \
    name buffer_600 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_600 \
    op interface \
    ports { buffer_600 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5767 \
    name buffer_601 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_601 \
    op interface \
    ports { buffer_601 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5768 \
    name buffer_602 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_602 \
    op interface \
    ports { buffer_602 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5769 \
    name buffer_603 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_603 \
    op interface \
    ports { buffer_603 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5770 \
    name buffer_604 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_604 \
    op interface \
    ports { buffer_604 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5771 \
    name buffer_605 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_605 \
    op interface \
    ports { buffer_605 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5772 \
    name buffer_606 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_606 \
    op interface \
    ports { buffer_606 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5773 \
    name buffer_607 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_607 \
    op interface \
    ports { buffer_607 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5774 \
    name buffer_608 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_608 \
    op interface \
    ports { buffer_608 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5775 \
    name buffer_609 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_609 \
    op interface \
    ports { buffer_609 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5776 \
    name buffer_610 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_610 \
    op interface \
    ports { buffer_610 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5777 \
    name buffer_611 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_611 \
    op interface \
    ports { buffer_611 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5778 \
    name buffer_612 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_612 \
    op interface \
    ports { buffer_612 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5779 \
    name buffer_613 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_613 \
    op interface \
    ports { buffer_613 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5780 \
    name buffer_614 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_614 \
    op interface \
    ports { buffer_614 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5781 \
    name buffer_615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_615 \
    op interface \
    ports { buffer_615 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5782 \
    name buffer_616 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_616 \
    op interface \
    ports { buffer_616 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5783 \
    name buffer_617 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_617 \
    op interface \
    ports { buffer_617 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5784 \
    name buffer_618 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_618 \
    op interface \
    ports { buffer_618 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5785 \
    name buffer_619 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_619 \
    op interface \
    ports { buffer_619 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5786 \
    name buffer_620 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_620 \
    op interface \
    ports { buffer_620 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5787 \
    name buffer_621 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_621 \
    op interface \
    ports { buffer_621 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5788 \
    name buffer_622 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_622 \
    op interface \
    ports { buffer_622 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5789 \
    name buffer_623 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_623 \
    op interface \
    ports { buffer_623 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5790 \
    name buffer_624 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_624 \
    op interface \
    ports { buffer_624 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5791 \
    name buffer_625 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_625 \
    op interface \
    ports { buffer_625 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5792 \
    name buffer_626 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_626 \
    op interface \
    ports { buffer_626 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5793 \
    name buffer_627 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_627 \
    op interface \
    ports { buffer_627 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5794 \
    name buffer_628 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_628 \
    op interface \
    ports { buffer_628 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5795 \
    name buffer_629 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_629 \
    op interface \
    ports { buffer_629 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5796 \
    name buffer_630 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_630 \
    op interface \
    ports { buffer_630 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5797 \
    name buffer_631 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_631 \
    op interface \
    ports { buffer_631 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5798 \
    name buffer_632 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_632 \
    op interface \
    ports { buffer_632 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5799 \
    name buffer_633 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_633 \
    op interface \
    ports { buffer_633 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5800 \
    name buffer_634 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_634 \
    op interface \
    ports { buffer_634 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5801 \
    name buffer_635 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_635 \
    op interface \
    ports { buffer_635 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5802 \
    name buffer_636 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_636 \
    op interface \
    ports { buffer_636 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5803 \
    name buffer_637 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_637 \
    op interface \
    ports { buffer_637 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5804 \
    name buffer_638 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_638 \
    op interface \
    ports { buffer_638 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5805 \
    name buffer_639 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_639 \
    op interface \
    ports { buffer_639 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5806 \
    name buffer_640 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_640 \
    op interface \
    ports { buffer_640 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5807 \
    name buffer_641 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_641 \
    op interface \
    ports { buffer_641 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5808 \
    name buffer_642 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_642 \
    op interface \
    ports { buffer_642 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5809 \
    name buffer_643 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_643 \
    op interface \
    ports { buffer_643 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5810 \
    name buffer_644 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_644 \
    op interface \
    ports { buffer_644 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5811 \
    name buffer_645 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_645 \
    op interface \
    ports { buffer_645 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5812 \
    name buffer_646 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_646 \
    op interface \
    ports { buffer_646 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5813 \
    name buffer_647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_647 \
    op interface \
    ports { buffer_647 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5814 \
    name buffer_648 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_648 \
    op interface \
    ports { buffer_648 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5815 \
    name buffer_649 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_649 \
    op interface \
    ports { buffer_649 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5816 \
    name buffer_650 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_650 \
    op interface \
    ports { buffer_650 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5817 \
    name buffer_651 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_651 \
    op interface \
    ports { buffer_651 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5818 \
    name buffer_652 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_652 \
    op interface \
    ports { buffer_652 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5819 \
    name buffer_653 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_653 \
    op interface \
    ports { buffer_653 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5820 \
    name buffer_654 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_654 \
    op interface \
    ports { buffer_654 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5821 \
    name buffer_655 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_655 \
    op interface \
    ports { buffer_655 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5822 \
    name buffer_656 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_656 \
    op interface \
    ports { buffer_656 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5823 \
    name buffer_657 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_657 \
    op interface \
    ports { buffer_657 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5824 \
    name buffer_658 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_658 \
    op interface \
    ports { buffer_658 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5825 \
    name buffer_659 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_659 \
    op interface \
    ports { buffer_659 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5826 \
    name buffer_660 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_660 \
    op interface \
    ports { buffer_660 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5827 \
    name buffer_661 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_661 \
    op interface \
    ports { buffer_661 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5828 \
    name buffer_662 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_662 \
    op interface \
    ports { buffer_662 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5829 \
    name buffer_663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_663 \
    op interface \
    ports { buffer_663 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5830 \
    name buffer_664 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_664 \
    op interface \
    ports { buffer_664 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5831 \
    name buffer_665 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_665 \
    op interface \
    ports { buffer_665 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5832 \
    name buffer_666 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_666 \
    op interface \
    ports { buffer_666 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5833 \
    name buffer_667 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_667 \
    op interface \
    ports { buffer_667 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5834 \
    name buffer_668 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_668 \
    op interface \
    ports { buffer_668 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5835 \
    name buffer_669 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_669 \
    op interface \
    ports { buffer_669 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5836 \
    name buffer_670 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_670 \
    op interface \
    ports { buffer_670 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5837 \
    name buffer_671 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_671 \
    op interface \
    ports { buffer_671 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5838 \
    name buffer_672 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_672 \
    op interface \
    ports { buffer_672 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5839 \
    name buffer_673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_673 \
    op interface \
    ports { buffer_673 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5840 \
    name buffer_674 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_674 \
    op interface \
    ports { buffer_674 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5841 \
    name buffer_675 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_675 \
    op interface \
    ports { buffer_675 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5842 \
    name buffer_676 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_676 \
    op interface \
    ports { buffer_676 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5843 \
    name buffer_677 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_677 \
    op interface \
    ports { buffer_677 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5844 \
    name buffer_678 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_678 \
    op interface \
    ports { buffer_678 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5845 \
    name buffer_679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_679 \
    op interface \
    ports { buffer_679 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5846 \
    name buffer_680 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_680 \
    op interface \
    ports { buffer_680 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5847 \
    name buffer_681 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_681 \
    op interface \
    ports { buffer_681 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5848 \
    name buffer_682 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_682 \
    op interface \
    ports { buffer_682 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5849 \
    name buffer_683 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_683 \
    op interface \
    ports { buffer_683 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5850 \
    name buffer_684 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_684 \
    op interface \
    ports { buffer_684 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5851 \
    name buffer_685 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_685 \
    op interface \
    ports { buffer_685 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5852 \
    name buffer_686 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_686 \
    op interface \
    ports { buffer_686 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5853 \
    name buffer_687 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_687 \
    op interface \
    ports { buffer_687 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5854 \
    name buffer_688 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_688 \
    op interface \
    ports { buffer_688 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5855 \
    name buffer_689 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_689 \
    op interface \
    ports { buffer_689 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5856 \
    name buffer_690 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_690 \
    op interface \
    ports { buffer_690 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5857 \
    name buffer_691 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_691 \
    op interface \
    ports { buffer_691 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5858 \
    name buffer_692 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_692 \
    op interface \
    ports { buffer_692 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5859 \
    name buffer_693 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_693 \
    op interface \
    ports { buffer_693 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5860 \
    name buffer_694 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_694 \
    op interface \
    ports { buffer_694 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5861 \
    name buffer_695 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_695 \
    op interface \
    ports { buffer_695 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5862 \
    name buffer_696 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_696 \
    op interface \
    ports { buffer_696 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5863 \
    name buffer_697 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_697 \
    op interface \
    ports { buffer_697 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5864 \
    name buffer_698 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_698 \
    op interface \
    ports { buffer_698 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5865 \
    name buffer_699 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_699 \
    op interface \
    ports { buffer_699 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5866 \
    name buffer_700 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_700 \
    op interface \
    ports { buffer_700 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5867 \
    name buffer_701 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_701 \
    op interface \
    ports { buffer_701 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5868 \
    name buffer_702 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_702 \
    op interface \
    ports { buffer_702 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5869 \
    name buffer_703 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_703 \
    op interface \
    ports { buffer_703 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5870 \
    name buffer_704 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_704 \
    op interface \
    ports { buffer_704 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5871 \
    name buffer_705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_705 \
    op interface \
    ports { buffer_705 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5872 \
    name buffer_706 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_706 \
    op interface \
    ports { buffer_706 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5873 \
    name buffer_707 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_707 \
    op interface \
    ports { buffer_707 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5874 \
    name buffer_708 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_708 \
    op interface \
    ports { buffer_708 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5875 \
    name buffer_709 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_709 \
    op interface \
    ports { buffer_709 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5876 \
    name buffer_710 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_710 \
    op interface \
    ports { buffer_710 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5877 \
    name buffer_711 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_711 \
    op interface \
    ports { buffer_711 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5878 \
    name buffer_712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_712 \
    op interface \
    ports { buffer_712 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5879 \
    name buffer_713 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_713 \
    op interface \
    ports { buffer_713 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5880 \
    name buffer_714 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_714 \
    op interface \
    ports { buffer_714 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5881 \
    name buffer_715 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_715 \
    op interface \
    ports { buffer_715 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5882 \
    name buffer_716 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_716 \
    op interface \
    ports { buffer_716 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5883 \
    name buffer_717 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_717 \
    op interface \
    ports { buffer_717 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5884 \
    name buffer_718 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_718 \
    op interface \
    ports { buffer_718 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5885 \
    name buffer_719 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_719 \
    op interface \
    ports { buffer_719 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5886 \
    name buffer_720 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_720 \
    op interface \
    ports { buffer_720 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5887 \
    name buffer_721 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_721 \
    op interface \
    ports { buffer_721 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5888 \
    name buffer_722 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_722 \
    op interface \
    ports { buffer_722 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5889 \
    name buffer_723 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_723 \
    op interface \
    ports { buffer_723 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5890 \
    name buffer_724 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_724 \
    op interface \
    ports { buffer_724 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5891 \
    name buffer_725 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_725 \
    op interface \
    ports { buffer_725 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5892 \
    name buffer_726 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_726 \
    op interface \
    ports { buffer_726 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5893 \
    name buffer_727 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_727 \
    op interface \
    ports { buffer_727 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5894 \
    name buffer_728 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_728 \
    op interface \
    ports { buffer_728 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5895 \
    name buffer_729 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_729 \
    op interface \
    ports { buffer_729 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5896 \
    name buffer_730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_730 \
    op interface \
    ports { buffer_730 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5897 \
    name buffer_731 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_731 \
    op interface \
    ports { buffer_731 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5898 \
    name buffer_732 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_732 \
    op interface \
    ports { buffer_732 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5899 \
    name buffer_733 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_733 \
    op interface \
    ports { buffer_733 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5900 \
    name buffer_734 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_734 \
    op interface \
    ports { buffer_734 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5901 \
    name buffer_735 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_735 \
    op interface \
    ports { buffer_735 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5902 \
    name buffer_736 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_736 \
    op interface \
    ports { buffer_736 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5903 \
    name buffer_737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_737 \
    op interface \
    ports { buffer_737 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5904 \
    name buffer_738 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_738 \
    op interface \
    ports { buffer_738 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5905 \
    name buffer_739 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_739 \
    op interface \
    ports { buffer_739 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5906 \
    name buffer_740 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_740 \
    op interface \
    ports { buffer_740 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5907 \
    name buffer_741 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_741 \
    op interface \
    ports { buffer_741 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5908 \
    name buffer_742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_742 \
    op interface \
    ports { buffer_742 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5909 \
    name buffer_743 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_743 \
    op interface \
    ports { buffer_743 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5910 \
    name buffer_744 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_744 \
    op interface \
    ports { buffer_744 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5911 \
    name buffer_745 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_745 \
    op interface \
    ports { buffer_745 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5912 \
    name buffer_746 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_746 \
    op interface \
    ports { buffer_746 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5913 \
    name buffer_747 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_747 \
    op interface \
    ports { buffer_747 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5914 \
    name buffer_748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_748 \
    op interface \
    ports { buffer_748 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5915 \
    name buffer_749 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_749 \
    op interface \
    ports { buffer_749 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5916 \
    name buffer_750 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_750 \
    op interface \
    ports { buffer_750 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5917 \
    name buffer_751 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_751 \
    op interface \
    ports { buffer_751 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5918 \
    name buffer_752 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_752 \
    op interface \
    ports { buffer_752 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5919 \
    name buffer_753 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_753 \
    op interface \
    ports { buffer_753 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5920 \
    name buffer_754 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_754 \
    op interface \
    ports { buffer_754 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5921 \
    name buffer_755 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_755 \
    op interface \
    ports { buffer_755 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5922 \
    name buffer_756 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_756 \
    op interface \
    ports { buffer_756 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5923 \
    name buffer_757 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_757 \
    op interface \
    ports { buffer_757 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5924 \
    name buffer_758 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_758 \
    op interface \
    ports { buffer_758 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5925 \
    name buffer_759 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_759 \
    op interface \
    ports { buffer_759 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5926 \
    name buffer_760 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_760 \
    op interface \
    ports { buffer_760 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5927 \
    name buffer_761 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_761 \
    op interface \
    ports { buffer_761 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5928 \
    name buffer_762 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_762 \
    op interface \
    ports { buffer_762 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5929 \
    name buffer_763 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_763 \
    op interface \
    ports { buffer_763 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5930 \
    name buffer_764 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_764 \
    op interface \
    ports { buffer_764 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5931 \
    name buffer_765 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_765 \
    op interface \
    ports { buffer_765 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5932 \
    name buffer_766 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_766 \
    op interface \
    ports { buffer_766 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5933 \
    name buffer_767 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_767 \
    op interface \
    ports { buffer_767 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5934 \
    name buffer_768 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_768 \
    op interface \
    ports { buffer_768 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5935 \
    name buffer_769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_769 \
    op interface \
    ports { buffer_769 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5936 \
    name buffer_770 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_770 \
    op interface \
    ports { buffer_770 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5937 \
    name buffer_771 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_771 \
    op interface \
    ports { buffer_771 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5938 \
    name buffer_772 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_772 \
    op interface \
    ports { buffer_772 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5939 \
    name buffer_773 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_773 \
    op interface \
    ports { buffer_773 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5940 \
    name buffer_774 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_774 \
    op interface \
    ports { buffer_774 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5941 \
    name buffer_775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_775 \
    op interface \
    ports { buffer_775 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5942 \
    name buffer_776 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_776 \
    op interface \
    ports { buffer_776 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5943 \
    name buffer_777 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_777 \
    op interface \
    ports { buffer_777 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5944 \
    name buffer_778 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_778 \
    op interface \
    ports { buffer_778 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5945 \
    name buffer_779 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_779 \
    op interface \
    ports { buffer_779 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5946 \
    name buffer_780 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_780 \
    op interface \
    ports { buffer_780 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5947 \
    name buffer_781 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_781 \
    op interface \
    ports { buffer_781 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5948 \
    name buffer_782 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_782 \
    op interface \
    ports { buffer_782 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5949 \
    name buffer_783 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_783 \
    op interface \
    ports { buffer_783 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5950 \
    name buffer_784 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_784 \
    op interface \
    ports { buffer_784 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5951 \
    name buffer_785 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_785 \
    op interface \
    ports { buffer_785 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5952 \
    name buffer_786 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_786 \
    op interface \
    ports { buffer_786 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5953 \
    name buffer_787 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_787 \
    op interface \
    ports { buffer_787 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5954 \
    name buffer_788 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_788 \
    op interface \
    ports { buffer_788 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5955 \
    name buffer_789 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_789 \
    op interface \
    ports { buffer_789 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5956 \
    name buffer_790 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_790 \
    op interface \
    ports { buffer_790 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5957 \
    name buffer_791 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_791 \
    op interface \
    ports { buffer_791 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5958 \
    name buffer_792 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_792 \
    op interface \
    ports { buffer_792 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5959 \
    name buffer_793 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_793 \
    op interface \
    ports { buffer_793 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5960 \
    name buffer_794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_794 \
    op interface \
    ports { buffer_794 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5961 \
    name buffer_795 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_795 \
    op interface \
    ports { buffer_795 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5962 \
    name buffer_796 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_796 \
    op interface \
    ports { buffer_796 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5963 \
    name buffer_797 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_797 \
    op interface \
    ports { buffer_797 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5964 \
    name buffer_798 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_798 \
    op interface \
    ports { buffer_798 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5965 \
    name buffer_799 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_799 \
    op interface \
    ports { buffer_799 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5966 \
    name buffer_800 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_800 \
    op interface \
    ports { buffer_800 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5967 \
    name buffer_801 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_801 \
    op interface \
    ports { buffer_801 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5968 \
    name buffer_802 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_802 \
    op interface \
    ports { buffer_802 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5969 \
    name buffer_803 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_803 \
    op interface \
    ports { buffer_803 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5970 \
    name buffer_804 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_804 \
    op interface \
    ports { buffer_804 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5971 \
    name buffer_805 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_805 \
    op interface \
    ports { buffer_805 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5972 \
    name buffer_806 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_806 \
    op interface \
    ports { buffer_806 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5973 \
    name buffer_807 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_807 \
    op interface \
    ports { buffer_807 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5974 \
    name buffer_808 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_808 \
    op interface \
    ports { buffer_808 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5975 \
    name buffer_809 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_809 \
    op interface \
    ports { buffer_809 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5976 \
    name buffer_810 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_810 \
    op interface \
    ports { buffer_810 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5977 \
    name buffer_811 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_811 \
    op interface \
    ports { buffer_811 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5978 \
    name buffer_812 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_812 \
    op interface \
    ports { buffer_812 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5979 \
    name buffer_813 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_813 \
    op interface \
    ports { buffer_813 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5980 \
    name buffer_814 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_814 \
    op interface \
    ports { buffer_814 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5981 \
    name buffer_815 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_815 \
    op interface \
    ports { buffer_815 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5982 \
    name buffer_816 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_816 \
    op interface \
    ports { buffer_816 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5983 \
    name buffer_817 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_817 \
    op interface \
    ports { buffer_817 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5984 \
    name buffer_818 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_818 \
    op interface \
    ports { buffer_818 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5985 \
    name buffer_819 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_819 \
    op interface \
    ports { buffer_819 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5986 \
    name buffer_820 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_820 \
    op interface \
    ports { buffer_820 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5987 \
    name buffer_821 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_821 \
    op interface \
    ports { buffer_821 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5988 \
    name buffer_822 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_822 \
    op interface \
    ports { buffer_822 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5989 \
    name buffer_823 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_823 \
    op interface \
    ports { buffer_823 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5990 \
    name buffer_824 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_824 \
    op interface \
    ports { buffer_824 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5991 \
    name buffer_825 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_825 \
    op interface \
    ports { buffer_825 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5992 \
    name buffer_826 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_826 \
    op interface \
    ports { buffer_826 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5993 \
    name buffer_827 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_827 \
    op interface \
    ports { buffer_827 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5994 \
    name buffer_828 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_828 \
    op interface \
    ports { buffer_828 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5995 \
    name buffer_829 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_829 \
    op interface \
    ports { buffer_829 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5996 \
    name buffer_830 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_830 \
    op interface \
    ports { buffer_830 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5997 \
    name buffer_831 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_831 \
    op interface \
    ports { buffer_831 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5998 \
    name buffer_832 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_832 \
    op interface \
    ports { buffer_832 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5999 \
    name buffer_833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_833 \
    op interface \
    ports { buffer_833 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6000 \
    name buffer_834 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_834 \
    op interface \
    ports { buffer_834 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6001 \
    name buffer_835 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_835 \
    op interface \
    ports { buffer_835 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6002 \
    name buffer_836 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_836 \
    op interface \
    ports { buffer_836 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6003 \
    name buffer_837 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_837 \
    op interface \
    ports { buffer_837 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6004 \
    name buffer_838 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_838 \
    op interface \
    ports { buffer_838 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6005 \
    name buffer_839 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_839 \
    op interface \
    ports { buffer_839 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6006 \
    name buffer_840 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_840 \
    op interface \
    ports { buffer_840 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6007 \
    name buffer_841 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_841 \
    op interface \
    ports { buffer_841 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6008 \
    name buffer_842 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_842 \
    op interface \
    ports { buffer_842 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6009 \
    name buffer_843 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_843 \
    op interface \
    ports { buffer_843 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6010 \
    name buffer_844 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_844 \
    op interface \
    ports { buffer_844 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6011 \
    name buffer_845 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_845 \
    op interface \
    ports { buffer_845 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6012 \
    name buffer_846 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_846 \
    op interface \
    ports { buffer_846 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6013 \
    name buffer_847 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_847 \
    op interface \
    ports { buffer_847 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6014 \
    name buffer_848 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_848 \
    op interface \
    ports { buffer_848 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6015 \
    name buffer_849 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_849 \
    op interface \
    ports { buffer_849 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6016 \
    name buffer_850 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_850 \
    op interface \
    ports { buffer_850 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6017 \
    name buffer_851 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_851 \
    op interface \
    ports { buffer_851 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6018 \
    name buffer_852 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_852 \
    op interface \
    ports { buffer_852 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6019 \
    name buffer_853 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_853 \
    op interface \
    ports { buffer_853 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6020 \
    name buffer_854 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_854 \
    op interface \
    ports { buffer_854 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6021 \
    name buffer_855 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_855 \
    op interface \
    ports { buffer_855 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6022 \
    name buffer_856 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_856 \
    op interface \
    ports { buffer_856 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6023 \
    name buffer_857 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_857 \
    op interface \
    ports { buffer_857 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6024 \
    name buffer_858 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_858 \
    op interface \
    ports { buffer_858 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6025 \
    name buffer_859 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_859 \
    op interface \
    ports { buffer_859 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6026 \
    name buffer_860 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_860 \
    op interface \
    ports { buffer_860 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6027 \
    name buffer_861 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_861 \
    op interface \
    ports { buffer_861 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6028 \
    name buffer_862 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_862 \
    op interface \
    ports { buffer_862 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6029 \
    name buffer_863 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_863 \
    op interface \
    ports { buffer_863 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6030 \
    name buffer_864 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_864 \
    op interface \
    ports { buffer_864 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6031 \
    name buffer_865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_865 \
    op interface \
    ports { buffer_865 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6032 \
    name buffer_866 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_866 \
    op interface \
    ports { buffer_866 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6033 \
    name buffer_867 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_867 \
    op interface \
    ports { buffer_867 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6034 \
    name buffer_868 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_868 \
    op interface \
    ports { buffer_868 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6035 \
    name buffer_869 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_869 \
    op interface \
    ports { buffer_869 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6036 \
    name buffer_870 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_870 \
    op interface \
    ports { buffer_870 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6037 \
    name buffer_871 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_871 \
    op interface \
    ports { buffer_871 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6038 \
    name buffer_872 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_872 \
    op interface \
    ports { buffer_872 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6039 \
    name buffer_873 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_873 \
    op interface \
    ports { buffer_873 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6040 \
    name buffer_874 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_874 \
    op interface \
    ports { buffer_874 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6041 \
    name buffer_875 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_875 \
    op interface \
    ports { buffer_875 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6042 \
    name buffer_876 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_876 \
    op interface \
    ports { buffer_876 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6043 \
    name buffer_877 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_877 \
    op interface \
    ports { buffer_877 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6044 \
    name buffer_878 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_878 \
    op interface \
    ports { buffer_878 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6045 \
    name buffer_879 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_879 \
    op interface \
    ports { buffer_879 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6046 \
    name buffer_880 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_880 \
    op interface \
    ports { buffer_880 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6047 \
    name buffer_881 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_881 \
    op interface \
    ports { buffer_881 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6048 \
    name buffer_882 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_882 \
    op interface \
    ports { buffer_882 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6049 \
    name buffer_883 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_883 \
    op interface \
    ports { buffer_883 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6050 \
    name buffer_884 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_884 \
    op interface \
    ports { buffer_884 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6051 \
    name buffer_885 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_885 \
    op interface \
    ports { buffer_885 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6052 \
    name buffer_886 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_886 \
    op interface \
    ports { buffer_886 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6053 \
    name buffer_887 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_887 \
    op interface \
    ports { buffer_887 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6054 \
    name buffer_888 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_888 \
    op interface \
    ports { buffer_888 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6055 \
    name buffer_889 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_889 \
    op interface \
    ports { buffer_889 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6056 \
    name buffer_890 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_890 \
    op interface \
    ports { buffer_890 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6057 \
    name buffer_891 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_891 \
    op interface \
    ports { buffer_891 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6058 \
    name buffer_892 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_892 \
    op interface \
    ports { buffer_892 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6059 \
    name buffer_893 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_893 \
    op interface \
    ports { buffer_893 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6060 \
    name buffer_894 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_894 \
    op interface \
    ports { buffer_894 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6061 \
    name buffer_895 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_895 \
    op interface \
    ports { buffer_895 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6062 \
    name buffer_896 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_896 \
    op interface \
    ports { buffer_896 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6063 \
    name buffer_897 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_897 \
    op interface \
    ports { buffer_897 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6064 \
    name buffer_898 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_898 \
    op interface \
    ports { buffer_898 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6065 \
    name buffer_899 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_899 \
    op interface \
    ports { buffer_899 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6066 \
    name buffer_900 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_900 \
    op interface \
    ports { buffer_900 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6067 \
    name buffer_901 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_901 \
    op interface \
    ports { buffer_901 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6068 \
    name buffer_902 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_902 \
    op interface \
    ports { buffer_902 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6069 \
    name buffer_903 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_903 \
    op interface \
    ports { buffer_903 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6070 \
    name buffer_904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_904 \
    op interface \
    ports { buffer_904 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6071 \
    name buffer_905 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_905 \
    op interface \
    ports { buffer_905 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6072 \
    name buffer_906 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_906 \
    op interface \
    ports { buffer_906 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6073 \
    name buffer_907 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_907 \
    op interface \
    ports { buffer_907 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6074 \
    name buffer_908 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_908 \
    op interface \
    ports { buffer_908 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6075 \
    name buffer_909 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_909 \
    op interface \
    ports { buffer_909 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6076 \
    name buffer_910 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_910 \
    op interface \
    ports { buffer_910 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6077 \
    name buffer_911 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_911 \
    op interface \
    ports { buffer_911 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6078 \
    name buffer_912 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_912 \
    op interface \
    ports { buffer_912 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6079 \
    name buffer_913 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_913 \
    op interface \
    ports { buffer_913 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6080 \
    name buffer_914 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_914 \
    op interface \
    ports { buffer_914 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6081 \
    name buffer_915 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_915 \
    op interface \
    ports { buffer_915 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6082 \
    name buffer_916 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_916 \
    op interface \
    ports { buffer_916 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6083 \
    name buffer_917 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_917 \
    op interface \
    ports { buffer_917 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6084 \
    name buffer_918 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_918 \
    op interface \
    ports { buffer_918 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6085 \
    name buffer_919 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_919 \
    op interface \
    ports { buffer_919 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6086 \
    name buffer_920 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_920 \
    op interface \
    ports { buffer_920 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6087 \
    name buffer_921 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_921 \
    op interface \
    ports { buffer_921 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6088 \
    name buffer_922 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_922 \
    op interface \
    ports { buffer_922 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6089 \
    name buffer_923 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_923 \
    op interface \
    ports { buffer_923 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6090 \
    name buffer_924 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_924 \
    op interface \
    ports { buffer_924 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6091 \
    name buffer_925 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_925 \
    op interface \
    ports { buffer_925 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6092 \
    name buffer_926 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_926 \
    op interface \
    ports { buffer_926 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6093 \
    name buffer_927 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_927 \
    op interface \
    ports { buffer_927 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6094 \
    name buffer_928 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_928 \
    op interface \
    ports { buffer_928 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6095 \
    name buffer_929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_929 \
    op interface \
    ports { buffer_929 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6096 \
    name buffer_930 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_930 \
    op interface \
    ports { buffer_930 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6097 \
    name buffer_931 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_931 \
    op interface \
    ports { buffer_931 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6098 \
    name buffer_932 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_932 \
    op interface \
    ports { buffer_932 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6099 \
    name buffer_933 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_933 \
    op interface \
    ports { buffer_933 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6100 \
    name buffer_934 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_934 \
    op interface \
    ports { buffer_934 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6101 \
    name buffer_935 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_935 \
    op interface \
    ports { buffer_935 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6102 \
    name buffer_936 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_936 \
    op interface \
    ports { buffer_936 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6103 \
    name buffer_937 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_937 \
    op interface \
    ports { buffer_937 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6104 \
    name buffer_938 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_938 \
    op interface \
    ports { buffer_938 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6105 \
    name buffer_939 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_939 \
    op interface \
    ports { buffer_939 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6106 \
    name buffer_940 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_940 \
    op interface \
    ports { buffer_940 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6107 \
    name buffer_941 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_941 \
    op interface \
    ports { buffer_941 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6108 \
    name buffer_942 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_942 \
    op interface \
    ports { buffer_942 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6109 \
    name buffer_943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_943 \
    op interface \
    ports { buffer_943 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6110 \
    name buffer_944 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_944 \
    op interface \
    ports { buffer_944 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6111 \
    name buffer_945 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_945 \
    op interface \
    ports { buffer_945 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6112 \
    name buffer_946 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_946 \
    op interface \
    ports { buffer_946 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6113 \
    name buffer_947 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_947 \
    op interface \
    ports { buffer_947 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6114 \
    name buffer_948 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_948 \
    op interface \
    ports { buffer_948 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6115 \
    name buffer_949 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_949 \
    op interface \
    ports { buffer_949 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6116 \
    name buffer_950 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_950 \
    op interface \
    ports { buffer_950 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6117 \
    name buffer_951 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_951 \
    op interface \
    ports { buffer_951 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6118 \
    name buffer_952 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_952 \
    op interface \
    ports { buffer_952 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6119 \
    name buffer_953 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_953 \
    op interface \
    ports { buffer_953 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6120 \
    name buffer_954 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_954 \
    op interface \
    ports { buffer_954 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6121 \
    name buffer_955 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_955 \
    op interface \
    ports { buffer_955 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6122 \
    name buffer_956 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_956 \
    op interface \
    ports { buffer_956 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6123 \
    name buffer_957 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_957 \
    op interface \
    ports { buffer_957 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6124 \
    name buffer_958 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_958 \
    op interface \
    ports { buffer_958 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6125 \
    name buffer_959 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_959 \
    op interface \
    ports { buffer_959 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6126 \
    name buffer_960 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_960 \
    op interface \
    ports { buffer_960 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6127 \
    name buffer_961 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_961 \
    op interface \
    ports { buffer_961 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6128 \
    name buffer_962 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_962 \
    op interface \
    ports { buffer_962 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6129 \
    name buffer_963 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_963 \
    op interface \
    ports { buffer_963 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6130 \
    name buffer_964 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_964 \
    op interface \
    ports { buffer_964 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6131 \
    name buffer_965 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_965 \
    op interface \
    ports { buffer_965 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6132 \
    name buffer_966 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_966 \
    op interface \
    ports { buffer_966 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6133 \
    name buffer_967 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_967 \
    op interface \
    ports { buffer_967 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6134 \
    name buffer_968 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_968 \
    op interface \
    ports { buffer_968 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6135 \
    name buffer_969 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_969 \
    op interface \
    ports { buffer_969 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6136 \
    name buffer_970 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_970 \
    op interface \
    ports { buffer_970 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6137 \
    name buffer_971 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_971 \
    op interface \
    ports { buffer_971 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6138 \
    name buffer_972 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_972 \
    op interface \
    ports { buffer_972 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6139 \
    name buffer_973 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_973 \
    op interface \
    ports { buffer_973 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6140 \
    name buffer_974 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_974 \
    op interface \
    ports { buffer_974 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6141 \
    name buffer_975 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_975 \
    op interface \
    ports { buffer_975 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6142 \
    name buffer_976 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_976 \
    op interface \
    ports { buffer_976 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6143 \
    name buffer_977 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_977 \
    op interface \
    ports { buffer_977 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6144 \
    name buffer_978 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_978 \
    op interface \
    ports { buffer_978 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6145 \
    name buffer_979 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_979 \
    op interface \
    ports { buffer_979 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6146 \
    name buffer_980 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_980 \
    op interface \
    ports { buffer_980 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6147 \
    name buffer_981 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_981 \
    op interface \
    ports { buffer_981 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6148 \
    name buffer_982 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_982 \
    op interface \
    ports { buffer_982 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6149 \
    name buffer_983 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_983 \
    op interface \
    ports { buffer_983 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6150 \
    name buffer_984 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_984 \
    op interface \
    ports { buffer_984 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6151 \
    name buffer_985 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_985 \
    op interface \
    ports { buffer_985 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6152 \
    name buffer_986 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_986 \
    op interface \
    ports { buffer_986 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6153 \
    name buffer_987 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_987 \
    op interface \
    ports { buffer_987 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6154 \
    name buffer_988 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_988 \
    op interface \
    ports { buffer_988 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6155 \
    name buffer_989 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_989 \
    op interface \
    ports { buffer_989 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6156 \
    name buffer_990 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_990 \
    op interface \
    ports { buffer_990 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6157 \
    name buffer_991 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_991 \
    op interface \
    ports { buffer_991 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6158 \
    name buffer_992 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_992 \
    op interface \
    ports { buffer_992 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6159 \
    name buffer_993 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_993 \
    op interface \
    ports { buffer_993 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6160 \
    name buffer_994 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_994 \
    op interface \
    ports { buffer_994 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6161 \
    name buffer_995 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_995 \
    op interface \
    ports { buffer_995 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6162 \
    name buffer_996 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_996 \
    op interface \
    ports { buffer_996 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6163 \
    name buffer_997 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_997 \
    op interface \
    ports { buffer_997 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6164 \
    name buffer_998 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_998 \
    op interface \
    ports { buffer_998 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6165 \
    name buffer_999 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_999 \
    op interface \
    ports { buffer_999 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6166 \
    name buffer_1000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1000 \
    op interface \
    ports { buffer_1000 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6167 \
    name buffer_1001 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1001 \
    op interface \
    ports { buffer_1001 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6168 \
    name buffer_1002 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1002 \
    op interface \
    ports { buffer_1002 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6169 \
    name buffer_1003 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1003 \
    op interface \
    ports { buffer_1003 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6170 \
    name buffer_1004 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1004 \
    op interface \
    ports { buffer_1004 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6171 \
    name buffer_1005 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1005 \
    op interface \
    ports { buffer_1005 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6172 \
    name buffer_1006 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1006 \
    op interface \
    ports { buffer_1006 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6173 \
    name buffer_1007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1007 \
    op interface \
    ports { buffer_1007 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6174 \
    name buffer_1008 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1008 \
    op interface \
    ports { buffer_1008 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6175 \
    name buffer_1009 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1009 \
    op interface \
    ports { buffer_1009 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6176 \
    name buffer_1010 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1010 \
    op interface \
    ports { buffer_1010 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6177 \
    name buffer_1011 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1011 \
    op interface \
    ports { buffer_1011 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6178 \
    name buffer_1012 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1012 \
    op interface \
    ports { buffer_1012 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6179 \
    name buffer_1013 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1013 \
    op interface \
    ports { buffer_1013 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6180 \
    name buffer_1014 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1014 \
    op interface \
    ports { buffer_1014 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6181 \
    name buffer_1015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1015 \
    op interface \
    ports { buffer_1015 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6182 \
    name buffer_1016 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1016 \
    op interface \
    ports { buffer_1016 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6183 \
    name buffer_1017 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1017 \
    op interface \
    ports { buffer_1017 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6184 \
    name buffer_1018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1018 \
    op interface \
    ports { buffer_1018 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6185 \
    name buffer_1019 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1019 \
    op interface \
    ports { buffer_1019 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6186 \
    name buffer_1020 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1020 \
    op interface \
    ports { buffer_1020 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6187 \
    name buffer_1021 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1021 \
    op interface \
    ports { buffer_1021 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6188 \
    name buffer_1022 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1022 \
    op interface \
    ports { buffer_1022 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6189 \
    name buffer_1023 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1023 \
    op interface \
    ports { buffer_1023 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6190 \
    name buffer_1024 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buffer_1024 \
    op interface \
    ports { buffer_1024 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6191 \
    name tmp_right \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_tmp_right \
    op interface \
    ports { tmp_right_din { O 8 vector } tmp_right_num_data_valid { I 3 vector } tmp_right_fifo_cap { I 3 vector } tmp_right_full_n { I 1 bit } tmp_right_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName merge_sort_flow_control_loop_pipe_sequential_init_U
set CompName merge_sort_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix merge_sort_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


