# system info testing_tb on 2014.06.02.17:45:17
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1401749054
#
#
# Files generated for testing_tb on 2014.06.02.17:45:17
files:
filepath,kind,attributes,module,is_top
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/testing_tb.v,VERILOG,,testing_tb,true
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing.v,VERILOG,,testing,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_rf_ram_a.mif,MIF,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_rf_ram_a.hex,HEX,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_rf_ram_b.dat,DAT,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_ociram_default_contents.dat,DAT,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU.ocp,OTHER,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_rf_ram_a.dat,DAT,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_nios2_waves.do,OTHER,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_jtag_debug_module_sysclk.v,VERILOG,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_test_bench.v,VERILOG,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_oci_test_bench.v,VERILOG,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_mult_cell.v,VERILOG,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_ociram_default_contents.hex,HEX,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_ic_tag_ram.dat,DAT,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_jtag_debug_module_wrapper.v,VERILOG,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU.vo,VERILOG,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_rf_ram_b.mif,MIF,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_ociram_default_contents.mif,MIF,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_jtag_debug_module_tck.v,VERILOG,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_ic_tag_ram.mif,MIF,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU.sdc,SDC,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_ic_tag_ram.hex,HEX,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_CPU_rf_ram_b.hex,HEX,,testing_CPU,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_MEMORY.v,VERILOG,,testing_MEMORY,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_MEMORY.hex,HEX,,testing_MEMORY,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_LEDS.v,VERILOG,,testing_LEDS,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_SWITCHES.v,VERILOG,,testing_SWITCHES,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_jtag_uart_0.v,VERILOG,,testing_jtag_uart_0,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0.v,VERILOG,,testing_mm_interconnect_0,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_irq_mapper.sv,SYSTEM_VERILOG,,testing_irq_mapper,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_addr_router,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_id_router,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_cmd_xbar_demux,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_cmd_xbar_demux_001,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_cmd_xbar_mux,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_cmd_xbar_mux,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_rsp_xbar_demux,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_rsp_xbar_mux,false
/user/tractp1/scratch/hardware/altera/testing/testbench/testing_tb/simulation/submodules/testing_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,testing_mm_interconnect_0_rsp_xbar_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
testing_tb.testing_inst,testing
testing_tb.testing_inst.CPU,testing_CPU
testing_tb.testing_inst.MEMORY,testing_MEMORY
testing_tb.testing_inst.LEDS,testing_LEDS
testing_tb.testing_inst.SWITCHES,testing_SWITCHES
testing_tb.testing_inst.jtag_uart_0,testing_jtag_uart_0
testing_tb.testing_inst.mm_interconnect_0,testing_mm_interconnect_0
testing_tb.testing_inst.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
testing_tb.testing_inst.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
testing_tb.testing_inst.mm_interconnect_0.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
testing_tb.testing_inst.mm_interconnect_0.MEMORY_s1_translator,altera_merlin_slave_translator
testing_tb.testing_inst.mm_interconnect_0.LEDS_s1_translator,altera_merlin_slave_translator
testing_tb.testing_inst.mm_interconnect_0.SWITCHES_s1_translator,altera_merlin_slave_translator
testing_tb.testing_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
testing_tb.testing_inst.mm_interconnect_0.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
testing_tb.testing_inst.mm_interconnect_0.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
testing_tb.testing_inst.mm_interconnect_0.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
testing_tb.testing_inst.mm_interconnect_0.MEMORY_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
testing_tb.testing_inst.mm_interconnect_0.LEDS_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
testing_tb.testing_inst.mm_interconnect_0.SWITCHES_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
testing_tb.testing_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
testing_tb.testing_inst.mm_interconnect_0.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
testing_tb.testing_inst.mm_interconnect_0.MEMORY_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
testing_tb.testing_inst.mm_interconnect_0.LEDS_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
testing_tb.testing_inst.mm_interconnect_0.SWITCHES_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
testing_tb.testing_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
testing_tb.testing_inst.mm_interconnect_0.addr_router,testing_mm_interconnect_0_addr_router
testing_tb.testing_inst.mm_interconnect_0.addr_router_001,testing_mm_interconnect_0_addr_router
testing_tb.testing_inst.mm_interconnect_0.id_router,testing_mm_interconnect_0_id_router
testing_tb.testing_inst.mm_interconnect_0.id_router_001,testing_mm_interconnect_0_id_router
testing_tb.testing_inst.mm_interconnect_0.id_router_002,testing_mm_interconnect_0_id_router
testing_tb.testing_inst.mm_interconnect_0.id_router_003,testing_mm_interconnect_0_id_router
testing_tb.testing_inst.mm_interconnect_0.id_router_004,testing_mm_interconnect_0_id_router
testing_tb.testing_inst.mm_interconnect_0.limiter,altera_merlin_traffic_limiter
testing_tb.testing_inst.mm_interconnect_0.cmd_xbar_demux,testing_mm_interconnect_0_cmd_xbar_demux
testing_tb.testing_inst.mm_interconnect_0.cmd_xbar_demux_001,testing_mm_interconnect_0_cmd_xbar_demux_001
testing_tb.testing_inst.mm_interconnect_0.cmd_xbar_mux,testing_mm_interconnect_0_cmd_xbar_mux
testing_tb.testing_inst.mm_interconnect_0.cmd_xbar_mux_001,testing_mm_interconnect_0_cmd_xbar_mux
testing_tb.testing_inst.mm_interconnect_0.cmd_xbar_mux_002,testing_mm_interconnect_0_cmd_xbar_mux
testing_tb.testing_inst.mm_interconnect_0.cmd_xbar_mux_003,testing_mm_interconnect_0_cmd_xbar_mux
testing_tb.testing_inst.mm_interconnect_0.cmd_xbar_mux_004,testing_mm_interconnect_0_cmd_xbar_mux
testing_tb.testing_inst.mm_interconnect_0.rsp_xbar_demux,testing_mm_interconnect_0_rsp_xbar_demux
testing_tb.testing_inst.mm_interconnect_0.rsp_xbar_demux_001,testing_mm_interconnect_0_rsp_xbar_demux
testing_tb.testing_inst.mm_interconnect_0.rsp_xbar_demux_002,testing_mm_interconnect_0_rsp_xbar_demux
testing_tb.testing_inst.mm_interconnect_0.rsp_xbar_demux_003,testing_mm_interconnect_0_rsp_xbar_demux
testing_tb.testing_inst.mm_interconnect_0.rsp_xbar_demux_004,testing_mm_interconnect_0_rsp_xbar_demux
testing_tb.testing_inst.mm_interconnect_0.rsp_xbar_mux,testing_mm_interconnect_0_rsp_xbar_mux
testing_tb.testing_inst.mm_interconnect_0.rsp_xbar_mux_001,testing_mm_interconnect_0_rsp_xbar_mux
testing_tb.testing_inst.irq_mapper,testing_irq_mapper
testing_tb.testing_inst.rst_controller,altera_reset_controller
testing_tb.testing_inst_clk_bfm,altera_avalon_clock_source
testing_tb.testing_inst_reset_bfm,altera_avalon_reset_source
testing_tb.testing_inst_leds_output_bfm,altera_conduit_bfm
testing_tb.testing_inst_switches_input_bfm,altera_conduit_bfm_0002
