---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000056                       # Number of seconds simulated
sim_ticks                                    55513619                       # Number of ticks simulated
final_tick                                   55513619                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107194                       # Simulator instruction rate (inst/s)
host_op_rate                                   121335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              612331024                       # Simulator tick rate (ticks/s)
host_mem_usage                                 645112                       # Number of bytes of host memory used
host_seconds                                     0.09                       # Real time elapsed on the host
sim_insts                                        9716                       # Number of instructions simulated
sim_ops                                         10999                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           833                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           21888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               32064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        21888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          21888                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              342                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              159                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  501                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          394281627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          183306370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              577587997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     394281627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         394281627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         394281627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         183306370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             577587997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       342.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000520476                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1013                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          501                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   32064                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    32064                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       55392001                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    501                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      415                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       78                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           87                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     364.137931                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    244.498448                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    310.989089                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            19     21.84%     21.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           17     19.54%     41.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           19     21.84%     63.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            9     10.34%     73.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      5.75%     79.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      4.60%     83.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      2.30%     86.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      4.60%     90.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      9.20%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            87                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        21888                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        10176                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 394281626.640122294426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 183306370.280056864023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          342                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          159                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10560234                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5264907                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30877.88                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33112.62                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       6431391                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 15825141                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2505000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12837.11                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31587.11                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        577.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     577.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          4.51                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.51                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       412                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.24                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      110562.88                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.24                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2092020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4278420                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                100320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         19610850                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          1099680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                32070465                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             577.704455                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              45632757                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         67823                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1820000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      2862957                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7758726                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     43004113                       # Time in different power states
system.mem_ctrl_1.actEnergy                    249900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1485120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3325950                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                416640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         19193610                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          1936800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                31039530                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             559.133606                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              47073543                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        875833                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1820000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      5043169                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5686948                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     42087669                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    2733                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1895                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               520                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2210                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     743                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.619910                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     261                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             126                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              118                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        55513619                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            66643                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        9716                       # Number of instructions committed
system.cpu.committedOps                         10999                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                          1523                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               6.859098                       # CPI: cycles per instruction
system.cpu.ipc                               0.145792                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    6691     60.83%     60.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                    210      1.91%     62.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2351     21.37%     84.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1731     15.74%     99.85% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%     99.85% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    10999                       # Class of committed instruction
system.cpu.tickCycles                           18579                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           48064                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions               8279                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions              3120                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1421                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           107.872351                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4056                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.806452                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            219912                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   107.872351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.210688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.210688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.357422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             16634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            16634                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         2266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2266                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1576                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         3842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3842                       # number of overall hits
system.cpu.dcache.overall_hits::total            3842                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          242                       # number of overall misses
system.cpu.dcache.overall_misses::total           242                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12305909                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12305909                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11268824                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11268824                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     23574733                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23574733                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23574733                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23574733                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         4084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4084                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056227                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.063577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063577                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.059256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.059256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.059256                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91154.881481                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91154.881481                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105316.112150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105316.112150                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 97416.252066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 97416.252066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 97416.252066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 97416.252066                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           56                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          186                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11108055                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11108055                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6828101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6828101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17936156                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17936156                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17936156                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17936156                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.050812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045544                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045544                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045544                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045544                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91049.631148                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91049.631148                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106689.078125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106689.078125                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96430.946237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96430.946237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96430.946237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96430.946237                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           191.004114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.280556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105791                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   191.004114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.373055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.373055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             16608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            16608                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         3701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3701                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         3701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3701                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3701                       # number of overall hits
system.cpu.icache.overall_hits::total            3701                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          361                       # number of overall misses
system.cpu.icache.overall_misses::total           361                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36272152                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36272152                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     36272152                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36272152                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36272152                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36272152                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         4062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4062                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.088872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.088872                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.088872                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.088872                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.088872                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.088872                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100476.875346                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100476.875346                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100476.875346                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100476.875346                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100476.875346                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100476.875346                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          361                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35672392                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35672392                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35672392                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35672392                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35672392                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35672392                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.088872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.088872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.088872                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.088872                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.088872                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.088872                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98815.490305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98815.490305                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98815.490305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98815.490305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98815.490305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98815.490305                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          277.838067                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                540                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              501                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.077844                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            87465                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   181.703513                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data    96.134554                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.011090                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.005868                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.016958                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.030579                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             4885                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            4885                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           18                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           20                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           38                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           20                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              38                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           20                       # number of overall hits
system.cpu.l2cache.overall_hits::total             38                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           64                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           64                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          343                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          445                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          343                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          166                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           509                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          343                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          166                       # number of overall misses
system.cpu.l2cache.overall_misses::total          509                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      6614853                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      6614853                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     34023052                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     10193421                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     44216473                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     34023052                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     16808274                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     50831326                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     34023052                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     16808274                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     50831326                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           64                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          361                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          483                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          361                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          186                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          547                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          361                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          186                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          547                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.950139                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.836066                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.921325                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.950139                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.892473                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.930530                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.950139                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.892473                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.930530                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 103357.078125                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 103357.078125                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 99192.571429                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 99935.500000                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 99362.860674                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 99192.571429                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 101254.662651                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 99865.080550                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 99192.571429                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 101254.662651                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 99865.080550                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           64                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           64                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          343                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data           95                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          438                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          343                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          159                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          502                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          343                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          159                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5548613                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      5548613                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28325332                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7978474                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     36303806                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     28325332                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     13527087                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     41852419                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     28325332                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     13527087                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     41852419                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.950139                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.778689                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.906832                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.950139                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.854839                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.917733                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.950139                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.854839                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.917733                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 86697.078125                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86697.078125                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82581.142857                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83983.936842                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82885.401826                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82581.142857                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 85076.018868                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 83371.352590                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82581.142857                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 85076.018868                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 83371.352590                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            563                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           60                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 482                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                15                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 64                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                64                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            483                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          734                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          375                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1109                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        23040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        11968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    35008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                547                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.082267                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.275022                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      502     91.77%     91.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       45      8.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  547                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               472311                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1499400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.7                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              780514                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     55513619                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                437                       # Transaction distribution
system.membus.trans_dist::ReadExReq                64                       # Transaction distribution
system.membus.trans_dist::ReadExResp               64                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           437                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        32064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               501                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 501                       # Request fanout histogram
system.membus.reqLayer0.occupancy              417333                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2235289                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------