#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000017faf41bfa0 .scope module, "tb_uart_tx" "tb_uart_tx" 2 4;
 .timescale -9 -12;
P_0000017faf3c8bb0 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0000017faf46ab40_0 .var "clk", 0 0;
v0000017faf413160_0 .net "tx_busy", 0 0, L_0000017faf413200;  1 drivers
v0000017faf4130c0_0 .var "tx_data", 7 0;
v0000017faf4133e0_0 .var "tx_start", 0 0;
v0000017faf413020_0 .net "txd", 0 0, v0000017faf46aaa0_0;  1 drivers
S_0000017faf41c130 .scope module, "u_uart_tx" "uart_tx" 2 18, 3 1 0, S_0000017faf41bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "tx_data";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /OUTPUT 1 "txd";
P_0000017faf41c2c0 .param/l "DONE" 1 3 11, +C4<00000000000000000000000000000011>;
P_0000017faf41c2f8 .param/l "IDLE" 1 3 8, +C4<00000000000000000000000000000000>;
P_0000017faf41c330 .param/l "SENDING" 1 3 10, +C4<00000000000000000000000000000010>;
P_0000017faf41c368 .param/l "START" 1 3 9, +C4<00000000000000000000000000000001>;
v0000017faf405230_0 .net *"_ivl_0", 31 0, L_0000017faf412940;  1 drivers
L_0000017faf46abe8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017faf406fa0_0 .net *"_ivl_3", 28 0, L_0000017faf46abe8;  1 drivers
L_0000017faf46ac30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017faf3e33d0_0 .net/2u *"_ivl_4", 31 0, L_0000017faf46ac30;  1 drivers
v0000017faf41c3b0_0 .net "clk", 0 0, v0000017faf46ab40_0;  1 drivers
v0000017faf40a210_0 .var "count", 2 0;
v0000017faf3e3120_0 .var "next_state", 2 0;
v0000017faf46a820_0 .var "state", 2 0;
v0000017faf46a8c0_0 .net "tx_busy", 0 0, L_0000017faf413200;  alias, 1 drivers
v0000017faf46a960_0 .net "tx_data", 7 0, v0000017faf4130c0_0;  1 drivers
v0000017faf46aa00_0 .net "tx_start", 0 0, v0000017faf4133e0_0;  1 drivers
v0000017faf46aaa0_0 .var "txd", 0 0;
E_0000017faf3c9670 .event posedge, v0000017faf41c3b0_0;
E_0000017faf3c8c30 .event anyedge, v0000017faf46a820_0, v0000017faf46aa00_0, v0000017faf40a210_0;
L_0000017faf412940 .concat [ 3 29 0 0], v0000017faf46a820_0, L_0000017faf46abe8;
L_0000017faf413200 .cmp/eq 32, L_0000017faf412940, L_0000017faf46ac30;
    .scope S_0000017faf41c130;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017faf46a820_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017faf3e3120_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0000017faf41c130;
T_1 ;
    %wait E_0000017faf3c9670;
    %load/vec4 v0000017faf3e3120_0;
    %assign/vec4 v0000017faf46a820_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017faf41c130;
T_2 ;
    %wait E_0000017faf3c8c30;
    %load/vec4 v0000017faf46a820_0;
    %store/vec4 v0000017faf3e3120_0, 0, 3;
    %load/vec4 v0000017faf46a820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000017faf46aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017faf3e3120_0, 0, 3;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017faf3e3120_0, 0, 3;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000017faf40a210_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000017faf3e3120_0, 0, 3;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017faf3e3120_0, 0, 3;
T_2.8 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017faf3e3120_0, 0, 3;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017faf41c130;
T_3 ;
    %wait E_0000017faf3c9670;
    %load/vec4 v0000017faf46a820_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000017faf40a210_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000017faf40a210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017faf46a820_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000017faf46a820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017faf40a210_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017faf41c130;
T_4 ;
    %wait E_0000017faf3c9670;
    %load/vec4 v0000017faf46a820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017faf46aaa0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017faf46a820_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000017faf46a960_0;
    %load/vec4 v0000017faf40a210_0;
    %part/u 1;
    %assign/vec4 v0000017faf46aaa0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000017faf46a820_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017faf46a820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017faf46aaa0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017faf41bfa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017faf46ab40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017faf4130c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017faf4133e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000017faf41bfa0;
T_6 ;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0000017faf46ab40_0;
    %inv;
    %store/vec4 v0000017faf46ab40_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000017faf41bfa0;
T_7 ;
    %vpi_call 2 28 "$dumpfile", "tb_uart_tx.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017faf41bfa0 {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000017faf4130c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017faf4133e0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017faf4133e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tx_tb.v";
    "./uart_tx.v";
