// Seed: 1997932238
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wand id_5,
    output wire id_6,
    output wor id_7,
    input wire id_8,
    input supply0 id_9,
    input tri1 id_10
    , id_16,
    output wire id_11,
    output supply0 id_12,
    output supply0 id_13,
    output wire id_14
);
  supply1 id_17, id_18;
  wire id_19;
  id_20(
      .id_0(id_19),
      .id_1(id_5 & 1),
      .id_2(1),
      .id_3(!1 * id_10),
      .id_4(id_8),
      .id_5(id_0 - 1),
      .id_6(1),
      .id_7(1),
      .sum(1 * 1),
      .id_8(~1'b0),
      .id_9(id_12),
      .id_10(id_9),
      .id_11(1),
      .id_12(1),
      .id_13(1),
      .id_14(1),
      .id_15(id_16),
      .id_16(1'b0),
      .id_17(),
      .id_18(id_2),
      .id_19(1'b0),
      .id_20(id_1),
      .id_21(id_12 & id_13),
      .id_22(1'b0 | ""),
      .id_23(~1'b0),
      .id_24((1'h0)),
      .id_25(1),
      .id_26(id_1),
      .id_27(id_11),
      .id_28(id_14 ^ id_1),
      .id_29((1 == 1)),
      .id_30(1),
      .id_31($display(id_0, 1)),
      .id_32((id_11)),
      .id_33(~id_17),
      .id_34(1),
      .id_35(id_5),
      .id_36(1),
      .id_37(1),
      .id_38(id_0),
      .id_39(id_5)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    output tri0 id_8,
    inout supply1 id_9,
    input tri1 id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_9, id_5, id_1, id_5, id_4, id_7, id_1, id_1, id_9, id_6, id_6, id_7, id_0
  ); id_13(
      .id_0((id_1) ^ 1),
      .id_1(id_0),
      .id_2(id_1 ? id_2 : id_5),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1)
  );
  assign (strong1, highz0) id_4 = 1;
endmodule
