SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -4
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc3s500e
SET_PREFERENCE projectname ram
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan3e
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package fg320
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_PARAMETER component_name ram
SET_PARAMETER pipeline_stages 0
SET_PARAMETER assume_synchronous_clk false
SET_PARAMETER use_regcea_pin false
SET_PARAMETER load_init_file true
SET_PARAMETER disable_collision_warnings false
SET_PARAMETER use_byte_write_enable false
SET_PARAMETER ecc false
SET_PARAMETER primitive 8kx2
SET_PARAMETER use_ssra_pin true
SET_PARAMETER remaining_memory_locations 0
SET_PARAMETER memory_type True_Dual_Port_RAM
SET_PARAMETER disable_out_of_range_warnings false
SET_PARAMETER read_width_a 16
SET_PARAMETER read_width_b 16
SET_PARAMETER byte_size 9
SET_PARAMETER register_portb_output_of_memory_core false
SET_PARAMETER use_regceb_pin false
SET_PARAMETER register_porta_output_of_memory_core false
SET_PARAMETER register_porta_output_of_memory_primitives false
SET_PARAMETER use_ramb16bwer_reset_behavior false
SET_PARAMETER enable_a Always_Enabled
SET_PARAMETER enable_b Always_Enabled
SET_PARAMETER use_ssrb_pin false
SET_PARAMETER write_depth_a 1024
SET_PARAMETER algorithm Minimum_Area
SET_PARAMETER output_reset_value_a 0
SET_PARAMETER output_reset_value_b 0
SET_PARAMETER write_width_a 16
SET_PARAMETER write_width_b 16
SET_PARAMETER operating_mode_a NO_CHANGE
SET_PARAMETER operating_mode_b NO_CHANGE
SET_PARAMETER register_portb_output_of_memory_primitives false
SET_PARAMETER single_bit_ecc false
SET_PARAMETER coe_file ./ram.coe
SET_PARAMETER fill_remaining_memory_locations true
SET_PARAMETER collision_warnings ALL
SET_CORE_CLASS com.xilinx.ip.blk_mem_gen_v2_7.blk_mem_gen_v2_7
SET_CORE_PATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v2_7\
SET_CORE_GUIPATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v2_7\gui\blk_mem_gen_v2_7.tcl
SET_CORE_NAME Block Memory Generator
SET_CORE_VERSION 2.7
SET_CORE_VLNV xilinx.com:ip:blk_mem_gen:2.7
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v2_7\doc\blk_mem_gen_ds512.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v2_7\doc\blk_mem_gen_ds512.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v2_7\doc\blk_mem_gen_v2_7_vinfo.html><Version Information>
