
Audience
========

This document has been written for design managers or FPGA designers who are evaluating or using the DRM controller IP core.
