<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="style.css">
    <title>Janak Sharda</title>
    <style>
        /* Center align the entire content */
        body {
            display: flex;
            justify-content: center;
            align-items: center;
            margin: 0;
        }
    </style>
</head>
<body>
    <div class="centered-container">
        <header>
            <h1>Janak Sharda</h1>
        </header>
        <section class="biosketch">
            <div class="biosketch">
           
            <img src="profile.jpg" alt="Your Profile Picture">
            <p>I am Janak Sharda, a third year Ph.D. student in Prof. Shimeng Yu's group in the ECE Department at Georgia Tech. I am currently working on exploring 2.5D/3D integration for designing hardware accelerators. Previously, I have worked on designing a thermal-aware 3D stacked CMOS Image Sensors for autonomous driving problem. More details can be found in [1]. I am actively looking for internship opportunities during Summer, 2024.</p>
            </section>
            <section class="links">
                <h3>Links</h3>
            <ul>
                <li><a href="shardajanak@gmail.com">Email</a></li>
                <li><a href="CV_Janak_Sharda (3).pdf" target="_blank">CV</a></li>
                <li><a href="https://www.linkedin.com/in/janak-sharda/">LinkedIn</a></li>
                <li><a href="https://scholar.google.co.in/citations?user=1uoFY1QAAAAJ&hl=en">Google Scholar</a></li>
                <li><a href="https://orcid.org/my-orcid?orcid=0000-0002-1438-2439">ORCID</a></li>
            </ul>
            </section>
        </section>

        <section class="publications">
            <h2>Publications</h2>
            <ul>
                <li>
                    <h3>Temporal Frame Filtering for Autonomous Driving Using 3D-Stacked Global Shutter CIS With IWO Buffer Memory and Near-Pixel Compute</h3>
                    <p>IEEE Transactions on Circuits and Systems I: Regular Papers</p>
                    <p>Year: 2023</p>
                    <a href="https://ieeexplore.ieee.org/abstract/document/10065575" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>Thermal Modeling of 2.5D Integrated Package of CMOS Image Sensor and FPGA for Autonomous Driving</h3>
                    <p>2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)</p>
                    <p>Year: 2023</p>
                    <a href="https://ieeexplore.ieee.org/abstract/document/10102948" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>Temporal frame filtering with near-pixel compute for autonomous driving</h3>
                    <p>2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)</p>
                    <p>Year: 2022</p>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9870011" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>On-chip learning of a domain-wall-synapse-crossbar-array-based convolutional neural network</h3>
                    <p>Neuromorphic Computing and Engineering, IOP Publishing</p>
                    <p>Year: 2022</p>
                    <a href="https://iopscience.iop.org/article/10.1088/2634-4386/ac62db/meta" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>Ferrimagnetic Synapse Devices for Fast and Energy-Efficient On-Chip Learning on An Analog-Hardware Neural Network</h3>
                    <p>TechRxiv</p>
                    <p>Year: 2021</p>
                    <a href="https://pdfs.semanticscholar.org/1a61/47003b8afcefcd672021c12aa7ce523a238e.pdf" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>A crossbar array of analog-digital-hybrid volatile memory synapse cells for energy-efficient on-chip learning</h3>
                    <p>2021 IEEE International Symposium on Circuits and Systems (ISCAS)</p>
                    <p>Year: 2021</p>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9401530" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>Reduction of the Weight-Decay Rate of Volatile Memory Synapses in an Analog Hardware Neural Network for Accurate and Scalable On-Chip Learning</h3>
                    <p>International Conference on Neuromorphic Systems</p>
                    <p>Year: 2020</p>
                    <a href="https://dl.acm.org/doi/abs/10.1145/3407197.3407215" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>Synapse cell optimization and back-propagation algorithm implementation in a domain wall synapse based crossbar neural network for scalable on-chip learning</h3>
                    <p>Nanotechnology, IOP Publishing</p>
                    <p>Year: 2020</p>
                    <a href="https://iopscience.iop.org/article/10.1088/1361-6528/ab967d/meta" target="_blank">Link to Publication</a>
                </li>
                <li>
                    <h3>On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network</h3>
                    <p>2019 IEEE Biomedical Circuits and Systems Conference (BioCAS)</p>
                    <p>Year: 2019</p>
                    <a href="https://ieeexplore.ieee.org/abstract/document/8919088" target="_blank">Link to Publication</a>
                </li>
            </ul>
        </section>

    </div>
</body>
</html>
