// Seed: 3491121445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout reg id_5;
  output reg id_4;
  input wire id_3;
  inout wire id_2;
  inout reg id_1;
  logic [7:0][-1 'h0 : -1] id_8;
  initial begin : LABEL_0
    begin : LABEL_1
      disable id_9;
      force id_4 = -1 == id_8;
      case (1)
        -1:
        if (1) begin : LABEL_2
          id_1 = id_1 > id_5;
        end else #1;
        -1: id_4 = id_5;
        default: id_5 = ~id_8[-1];
      endcase
    end
  end
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    output logic id_3,
    input supply0 id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    input tri1 id_15,
    input wand id_16,
    input uwire id_17,
    input supply1 id_18,
    input uwire id_19,
    input tri id_20,
    input wand id_21,
    input supply1 id_22,
    input wand id_23,
    input wire id_24
    , id_27,
    output uwire id_25
);
  reg id_28;
  assign id_3 = -1;
  initial begin : LABEL_0
    id_28 <= id_17;
    wait (~id_24);
  end
  assign id_9  = -1;
  assign id_12 = (id_27 !=? {-1 >= ""{-1'd0}} ? -1'b0 : 1);
  module_0 modCall_1 (
      id_28,
      id_27,
      id_27,
      id_28,
      id_28,
      id_27,
      id_27
  );
  localparam id_29 = (-1);
  initial begin : LABEL_1
    id_3 = id_0;
    $clog2(1);
    ;
    #1 id_9 -= 1;
  end
  localparam id_30 = -1;
endmodule
