# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model toplevel
.inputs clk consumer_ready_in producer_data_in[0] producer_data_in[1] producer_data_in[2] producer_data_in[3] producer_data_in[4] producer_data_in[5] producer_data_in[6] producer_data_in[7] producer_valid_in reset_in
.outputs f_count_probe[0] f_count_probe[1] f_count_probe[2] fifo_data_out[0] fifo_data_out[1] fifo_data_out[2] fifo_data_out[3] fifo_data_out[4] fifo_data_out[5] fifo_data_out[6] fifo_data_out[7] fifo_ready_out fifo_valid_out[0] fifo_valid_out[1] fifo_valid_out[2] fifo_valid_out[3] fifo_valid_out[4] fifo_valid_out[5] fifo_valid_out[6] fifo_valid_out[7]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk D=tmp80[0] E=$auto$opt_dff.cc:194:make_patterns_logic$88 Q=f_count_probe[0]
.subckt $_DFFE_PP_ C=clk D=tmp80[1] E=$auto$opt_dff.cc:194:make_patterns_logic$88 Q=f_count_probe[1]
.subckt $_DFFE_PP_ C=clk D=tmp80[2] E=$auto$opt_dff.cc:194:make_patterns_logic$88 Q=f_count_probe[2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[7][0][0]$y$202 Q=mem_0[7][7]
.latch $auto$rtlil.cc:2468:Mux$99[0] $\mem_0$rdreg[0]$q[0] re clk 2
.latch $auto$rtlil.cc:2468:Mux$99[1] $\mem_0$rdreg[0]$q[1] re clk 2
.latch $auto$rtlil.cc:2468:Mux$99[2] $\mem_0$rdreg[0]$q[2] re clk 2
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[6][0][0]$y$196 Q=mem_0[6][7]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[5][0][0]$y$188 Q=mem_0[5][7]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[4][0][0]$y$182 Q=mem_0[4][7]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[3][0][0]$y$172 Q=mem_0[3][7]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[2][0][0]$y$166 Q=mem_0[2][7]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[1][0][0]$y$156 Q=mem_0[1][7]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][0]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][1]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][2]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][3]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][4]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][5]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][6]
.subckt $_DFFE_PP_ C=clk D=$0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7] E=$memory\mem_0$wren[0][0][0]$y$148 Q=mem_0[0][7]
.subckt $_DFFE_PP_ C=clk D=tmp83[0] E=$auto$opt_dff.cc:194:make_patterns_logic$91 Q=tmp5[0]
.subckt $_DFFE_PP_ C=clk D=tmp83[1] E=$auto$opt_dff.cc:194:make_patterns_logic$91 Q=tmp5[1]
.subckt $_DFFE_PP_ C=clk D=tmp83[2] E=$auto$opt_dff.cc:194:make_patterns_logic$91 Q=tmp5[2]
.subckt $_DFFE_PP_ C=clk D=tmp86[0] E=$auto$opt_dff.cc:194:make_patterns_logic$94 Q=tmp6[0]
.subckt $_DFFE_PP_ C=clk D=tmp86[1] E=$auto$opt_dff.cc:194:make_patterns_logic$94 Q=tmp6[1]
.subckt $_DFFE_PP_ C=clk D=tmp86[2] E=$auto$opt_dff.cc:194:make_patterns_logic$94 Q=tmp6[2]
.names tmp6[0] tmp20[0]
0 1
.names tmp20[2] $auto$rtlil.cc:2551:NotGate$725
0 1
.names f_count_probe[2] $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.X[2]
0 1
.names f_count_probe[0] tmp45[0]
0 1
.names tmp5[0] tmp59[0]
0 1
.names tmp59[2] $auto$rtlil.cc:2551:NotGate$735
0 1
.names f_count_probe[1] $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.X[1]
0 1
.names tmp45[0] f_count_probe[1] $auto$simplemap.cc:128:simplemap_reduce$298
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$298 $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.X[2] tmp8
1- 1
-1 1
.names tmp6[0] tmp20[1] $auto$simplemap.cc:128:simplemap_reduce$326[0]
1- 1
-1 1
.names $auto$rtlil.cc:2551:NotGate$725 tmp20[3] $auto$simplemap.cc:128:simplemap_reduce$326[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$326[0] $auto$simplemap.cc:128:simplemap_reduce$326[1] tmp37
1- 1
-1 1
.names reset_in tmp67 $auto$simplemap.cc:128:simplemap_reduce$334
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$334 tmp77 $auto$opt_dff.cc:194:make_patterns_logic$91
1- 1
-1 1
.names reset_in tmp26 $auto$simplemap.cc:128:simplemap_reduce$355
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$355 tmp38 $auto$opt_dff.cc:194:make_patterns_logic$94
1- 1
-1 1
.names reset_in tmp25 $auto$simplemap.cc:128:simplemap_reduce$381
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$381 tmp56 $auto$opt_dff.cc:194:make_patterns_logic$88
1- 1
-1 1
.names tmp5[0] tmp59[1] $auto$simplemap.cc:128:simplemap_reduce$401[0]
1- 1
-1 1
.names $auto$rtlil.cc:2551:NotGate$735 tmp59[3] $auto$simplemap.cc:128:simplemap_reduce$401[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$401[0] $auto$simplemap.cc:128:simplemap_reduce$401[1] tmp76
1- 1
-1 1
.names f_count_probe[0] f_count_probe[1] $auto$simplemap.cc:169:logic_reduce$308
1- 1
-1 1
.names $auto$simplemap.cc:169:logic_reduce$308 f_count_probe[2] tmp13
1- 1
-1 1
.names tmp37 tmp23
0 1
.names tmp76 tmp62
0 1
.names mem_0[6][0] mem_0[7][0] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[0]
1-0 1
-11 1
.names mem_0[6][1] mem_0[7][1] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[1]
1-0 1
-11 1
.names mem_0[6][2] mem_0[7][2] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[2]
1-0 1
-11 1
.names mem_0[6][3] mem_0[7][3] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[3]
1-0 1
-11 1
.names mem_0[6][4] mem_0[7][4] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[4]
1-0 1
-11 1
.names mem_0[6][5] mem_0[7][5] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[5]
1-0 1
-11 1
.names mem_0[6][6] mem_0[7][6] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[6]
1-0 1
-11 1
.names mem_0[6][7] mem_0[7][7] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$b$124[7]
1-0 1
-11 1
.names mem_0[4][0] mem_0[5][0] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[0]
1-0 1
-11 1
.names mem_0[4][1] mem_0[5][1] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[1]
1-0 1
-11 1
.names mem_0[4][2] mem_0[5][2] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[2]
1-0 1
-11 1
.names mem_0[4][3] mem_0[5][3] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[3]
1-0 1
-11 1
.names mem_0[4][4] mem_0[5][4] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[4]
1-0 1
-11 1
.names mem_0[4][5] mem_0[5][5] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[5]
1-0 1
-11 1
.names mem_0[4][6] mem_0[5][6] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[6]
1-0 1
-11 1
.names mem_0[4][7] mem_0[5][7] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][1]$a$123[7]
1-0 1
-11 1
.names mem_0[2][0] mem_0[3][0] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[0]
1-0 1
-11 1
.names mem_0[2][1] mem_0[3][1] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[1]
1-0 1
-11 1
.names mem_0[2][2] mem_0[3][2] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[2]
1-0 1
-11 1
.names mem_0[2][3] mem_0[3][3] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[3]
1-0 1
-11 1
.names mem_0[2][4] mem_0[3][4] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[4]
1-0 1
-11 1
.names mem_0[2][5] mem_0[3][5] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[5]
1-0 1
-11 1
.names mem_0[2][6] mem_0[3][6] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[6]
1-0 1
-11 1
.names mem_0[2][7] mem_0[3][7] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$b$121[7]
1-0 1
-11 1
.names mem_0[0][0] mem_0[1][0] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[0]
1-0 1
-11 1
.names mem_0[0][1] mem_0[1][1] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[1]
1-0 1
-11 1
.names mem_0[0][2] mem_0[1][2] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[2]
1-0 1
-11 1
.names mem_0[0][3] mem_0[1][3] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[3]
1-0 1
-11 1
.names mem_0[0][4] mem_0[1][4] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[4]
1-0 1
-11 1
.names mem_0[0][5] mem_0[1][5] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[5]
1-0 1
-11 1
.names mem_0[0][6] mem_0[1][6] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[6]
1-0 1
-11 1
.names mem_0[0][7] mem_0[1][7] $\mem_0$rdreg[0]$q[0] $memory\mem_0$rdmux[0][1][0]$a$120[7]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[0] $memory\mem_0$rdmux[0][1][1]$b$124[0] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[1] $memory\mem_0$rdmux[0][1][1]$b$124[1] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[1]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[2] $memory\mem_0$rdmux[0][1][1]$b$124[2] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[2]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[3] $memory\mem_0$rdmux[0][1][1]$b$124[3] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[3]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[4] $memory\mem_0$rdmux[0][1][1]$b$124[4] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[4]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[5] $memory\mem_0$rdmux[0][1][1]$b$124[5] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[5]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[6] $memory\mem_0$rdmux[0][1][1]$b$124[6] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[6]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][1]$a$123[7] $memory\mem_0$rdmux[0][1][1]$b$124[7] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$b$118[7]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[0] $memory\mem_0$rdmux[0][1][0]$b$121[0] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[1] $memory\mem_0$rdmux[0][1][0]$b$121[1] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[1]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[2] $memory\mem_0$rdmux[0][1][0]$b$121[2] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[2]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[3] $memory\mem_0$rdmux[0][1][0]$b$121[3] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[3]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[4] $memory\mem_0$rdmux[0][1][0]$b$121[4] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[4]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[5] $memory\mem_0$rdmux[0][1][0]$b$121[5] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[5]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[6] $memory\mem_0$rdmux[0][1][0]$b$121[6] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[6]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][1][0]$a$120[7] $memory\mem_0$rdmux[0][1][0]$b$121[7] $\mem_0$rdreg[0]$q[1] $memory\mem_0$rdmux[0][0][0]$a$117[7]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[0] $memory\mem_0$rdmux[0][0][0]$b$118[0] $\mem_0$rdreg[0]$q[2] fifo_data_out[0]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[1] $memory\mem_0$rdmux[0][0][0]$b$118[1] $\mem_0$rdreg[0]$q[2] fifo_data_out[1]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[2] $memory\mem_0$rdmux[0][0][0]$b$118[2] $\mem_0$rdreg[0]$q[2] fifo_data_out[2]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[3] $memory\mem_0$rdmux[0][0][0]$b$118[3] $\mem_0$rdreg[0]$q[2] fifo_data_out[3]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[4] $memory\mem_0$rdmux[0][0][0]$b$118[4] $\mem_0$rdreg[0]$q[2] fifo_data_out[4]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[5] $memory\mem_0$rdmux[0][0][0]$b$118[5] $\mem_0$rdreg[0]$q[2] fifo_data_out[5]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[6] $memory\mem_0$rdmux[0][0][0]$b$118[6] $\mem_0$rdreg[0]$q[2] fifo_data_out[6]
1-0 1
-11 1
.names $memory\mem_0$rdmux[0][0][0]$a$117[7] $memory\mem_0$rdmux[0][0][0]$b$118[7] $\mem_0$rdreg[0]$q[2] fifo_data_out[7]
1-0 1
-11 1
.names tmp78[0] tmp45[0] tmp25 tmp79[0]
1-0 1
-11 1
.names tmp78[0] tmp45[1] tmp25 tmp79[1]
1-0 1
-11 1
.names tmp78[0] tmp45[2] tmp25 tmp79[2]
1-0 1
-11 1
.names tmp79[0] tmp45[0] tmp56 tmp80[0]
1-0 1
-11 1
.names tmp79[1] tmp51[1] tmp56 tmp80[1]
1-0 1
-11 1
.names tmp79[2] tmp51[2] tmp56 tmp80[2]
1-0 1
-11 1
.names tmp78[0] $false tmp67 tmp82[0]
1-0 1
-11 1
.names tmp82[0] tmp59[0] tmp77 tmp83[0]
1-0 1
-11 1
.names tmp82[0] tmp59[1] tmp77 tmp83[1]
1-0 1
-11 1
.names tmp82[0] tmp59[2] tmp77 tmp83[2]
1-0 1
-11 1
.names $undef $false reset_in tmp78[0]
1-0 1
-11 1
.names $undef $true reset_in tmp84[2]
1-0 1
-11 1
.names tmp78[0] $false tmp26 tmp85[0]
1-0 1
-11 1
.names tmp84[2] $false tmp26 tmp85[2]
1-0 1
-11 1
.names tmp85[0] tmp20[0] tmp38 tmp86[0]
1-0 1
-11 1
.names tmp85[0] tmp20[1] tmp38 tmp86[1]
1-0 1
-11 1
.names tmp85[2] tmp20[2] tmp38 tmp86[2]
1-0 1
-11 1
.names tmp26 $true tmp38 tmp88
1-0 1
-11 1
.names $false tmp20[0] tmp38 tmp89[0]
1-0 1
-11 1
.names $false tmp20[1] tmp38 tmp89[1]
1-0 1
-11 1
.names $false tmp20[2] tmp38 tmp89[2]
1-0 1
-11 1
.names $undef producer_data_in[0] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[0]
1-0 1
-11 1
.names $undef producer_data_in[1] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[1]
1-0 1
-11 1
.names $undef producer_data_in[2] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[2]
1-0 1
-11 1
.names $undef producer_data_in[3] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[3]
1-0 1
-11 1
.names $undef producer_data_in[4] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[4]
1-0 1
-11 1
.names $undef producer_data_in[5] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[5]
1-0 1
-11 1
.names $undef producer_data_in[6] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[6]
1-0 1
-11 1
.names $undef producer_data_in[7] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65[7]
1-0 1
-11 1
.names tmp5[0] tmp83[0] $auto$opt_dff.cc:194:make_patterns_logic$91 $auto$rtlil.cc:2468:Mux$99[0]
1-0 1
-11 1
.names tmp5[1] tmp83[1] $auto$opt_dff.cc:194:make_patterns_logic$91 $auto$rtlil.cc:2468:Mux$99[1]
1-0 1
-11 1
.names tmp5[2] tmp83[2] $auto$opt_dff.cc:194:make_patterns_logic$91 $auto$rtlil.cc:2468:Mux$99[2]
1-0 1
-11 1
.names $undef tmp89[0] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[0]
1-0 1
-11 1
.names $undef tmp89[1] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[1]
1-0 1
-11 1
.names $undef tmp89[2] tmp88 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[2]
1-0 1
-11 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[2] $auto$rtlil.cc:2409:Eq$142
0 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[1] $auto$rtlil.cc:2409:Eq$140
0 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[0] $auto$rtlil.cc:2409:Eq$138
0 1
.names reset_in tmp24
0 1
.names tmp15 tmp54
0 1
.names $auto$rtlil.cc:2401:And$164 tmp88 $memory\mem_0$wren[2][0][0]$y$166
11 1
.names $auto$rtlil.cc:2409:Eq$138 $auto$rtlil.cc:2401:And$162 $auto$rtlil.cc:2401:And$164
11 1
.names tmp8 producer_valid_in fifo_ready_out
11 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[1] $auto$rtlil.cc:2409:Eq$142 $auto$rtlil.cc:2401:And$162
11 1
.names tmp13 consumer_ready_in fifo_valid_out[0]
11 1
.names producer_valid_in fifo_ready_out tmp15
11 1
.names fifo_valid_out[0] consumer_ready_in tmp16
11 1
.names $auto$rtlil.cc:2401:And$154 tmp88 $memory\mem_0$wren[1][0][0]$y$156
11 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[0] $auto$rtlil.cc:2401:And$144 $auto$rtlil.cc:2401:And$154
11 1
.names tmp25 tmp23 tmp26
11 1
.names $auto$rtlil.cc:2401:And$146 tmp88 $memory\mem_0$wren[0][0][0]$y$148
11 1
.names $auto$rtlil.cc:2409:Eq$140 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[2] $auto$rtlil.cc:2401:And$178
11 1
.names $auto$rtlil.cc:2409:Eq$138 $auto$rtlil.cc:2401:And$144 $auto$rtlil.cc:2401:And$146
11 1
.names $auto$rtlil.cc:2409:Eq$140 $auto$rtlil.cc:2409:Eq$142 $auto$rtlil.cc:2401:And$144
11 1
.names $auto$rtlil.cc:2409:Eq$138 $auto$rtlil.cc:2401:And$178 $auto$rtlil.cc:2401:And$180
11 1
.names $auto$rtlil.cc:2401:And$170 tmp88 $memory\mem_0$wren[3][0][0]$y$172
11 1
.names tmp25 tmp37 tmp38
11 1
.names tmp24 tmp15 tmp25
11 1
.names $auto$rtlil.cc:2401:And$180 tmp88 $memory\mem_0$wren[4][0][0]$y$182
11 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[0] $auto$rtlil.cc:2401:And$178 $auto$rtlil.cc:2401:And$186
11 1
.names tmp56 tmp62 tmp67
11 1
.names tmp24 tmp54 tmp55
11 1
.names tmp55 tmp16 tmp56
11 1
.names tmp56 tmp76 tmp77
11 1
.names $auto$rtlil.cc:2401:And$186 tmp88 $memory\mem_0$wren[5][0][0]$y$188
11 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[0] $auto$rtlil.cc:2401:And$162 $auto$rtlil.cc:2401:And$170
11 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[1] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[2] $auto$rtlil.cc:2401:And$192
11 1
.names $auto$rtlil.cc:2409:Eq$138 $auto$rtlil.cc:2401:And$192 $auto$rtlil.cc:2401:And$194
11 1
.names $auto$rtlil.cc:2401:And$194 tmp88 $memory\mem_0$wren[6][0][0]$y$196
11 1
.names $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64[0] $auto$rtlil.cc:2401:And$192 $auto$rtlil.cc:2401:And$200
11 1
.names $auto$rtlil.cc:2401:And$200 tmp88 $memory\mem_0$wren[7][0][0]$y$202
11 1
.names tmp6[1] tmp6[0] tmp20[1]
10 1
01 1
.names tmp6[2] $techmap$add$pyrtl/fifo.v:212$18.$auto$alumacc.cc:485:replace_alu$350.CO[1] tmp20[2]
10 1
01 1
.names f_count_probe[1] f_count_probe[0] tmp45[1]
10 1
01 1
.names f_count_probe[2] $techmap$add$pyrtl/fifo.v:224$27.$auto$alumacc.cc:485:replace_alu$350.CO[1] tmp45[2]
10 1
01 1
.names $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.X[1] f_count_probe[0] tmp51[1]
10 1
01 1
.names $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.X[2] $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.CO[1] tmp51[2]
10 1
01 1
.names tmp5[1] tmp5[0] tmp59[1]
10 1
01 1
.names tmp5[2] $techmap$add$pyrtl/fifo.v:249$42.$auto$alumacc.cc:485:replace_alu$350.CO[1] tmp59[2]
10 1
01 1
.names tmp6[1] tmp6[0] $techmap$add$pyrtl/fifo.v:212$18.$auto$alumacc.cc:485:replace_alu$350.CO[1]
11 1
.names tmp6[2] $techmap$add$pyrtl/fifo.v:212$18.$auto$alumacc.cc:485:replace_alu$350.CO[1] tmp20[3]
11 1
.names f_count_probe[1] f_count_probe[0] $techmap$add$pyrtl/fifo.v:224$27.$auto$alumacc.cc:485:replace_alu$350.CO[1]
11 1
.names $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.X[1] f_count_probe[0] $techmap$techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$593_Y
11 1
.names f_count_probe[1] $techmap$techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$593_Y $techmap$sub$pyrtl/fifo.v:230$30.$auto$alumacc.cc:485:replace_alu$369.CO[1]
1- 1
-1 1
.names tmp5[1] tmp5[0] $techmap$add$pyrtl/fifo.v:249$42.$auto$alumacc.cc:485:replace_alu$350.CO[1]
11 1
.names tmp5[2] $techmap$add$pyrtl/fifo.v:249$42.$auto$alumacc.cc:485:replace_alu$350.CO[1] tmp59[3]
11 1
.names $false fifo_valid_out[1]
1 1
.names $false fifo_valid_out[2]
1 1
.names $false fifo_valid_out[3]
1 1
.names $false fifo_valid_out[4]
1 1
.names $false fifo_valid_out[5]
1 1
.names $false fifo_valid_out[6]
1 1
.names $false fifo_valid_out[7]
1 1
.end
