// Seed: 3662123800
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    output id_5
);
  always @(posedge id_0[1'd0])
    if (1)
      if ("") begin
        if (id_2) id_5 <= 1;
        id_1 <= 1;
      end
endmodule
