(S (NP (NP (NN Power) (NN consumption)) (, ,) (NP (NML (PP (IN off) (HYPH -) (NP (NN chip) (NN memory) (NN bandwidth)))) (, ,) (NML (NML (NN chip) (NN area)) (CC and) (NML (NML (NN Network)) (PP (IN on) (NP (NN Chip))) (PRN (-LRB- -LRB-) (NP (NN NoC)) (-RRB- -RRB-)))) (NN capacity))) (VP (VBP are) (PP (IN among) (NP (NP (JJ main) (NN chip) (NNS resources)) (VP (VBG limiting) (NP (NP (DT the) (NN scalability)) (PP (IN of) (NP (NN Chip) (NNS Multiprocessors))))))) (PRN (-LRB- -LRB-) (NP (NN CMP)) (-RRB- -RRB-))) (. .))
(S (NP (NP (DT A) (NML (JJ closed) (NN form)) (JJ analytical) (NN solution)) (PP (IN for) (S (VP (VP (VBG optimizing) (NP (DT the) (NN CMP) (NN cache) (NN hierarchy))) (CC and) (ADVP (RB optimally)) (VP (VBG allocating) (NP (NP (NN area)) (PP (IN among) (NP (NN hierarchy) (NNS levels)))) (PP (IN under) (NP (ADJP (JJ such) (VBN constrained)) (NNS resources)))))))) (VP (VBZ is) (VP (VBN developed))) (. .))
(S (NP (DT The) (NN optimization) (NN framework)) (VP (VBZ is) (VP (VBN extended) (PP (IN by) (S (VP (VBG incorporating) (SBAR (S (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (NP (NNS data)) (VP (VBG sharing) (PP (IN on) (NP (NN cache))))))) (VP (VBP miss) (NP (NN rate)))))))))) (. .))
(S (NP (NP (DT An) (JJ analytical) (NN model)) (PP (IN for) (NP (NP (NN cache) (NN access) (NN time)) (PP (IN as) (NP (NP (DT a) (NN function)) (PP (IN of) (NP (NN cache) (NN size)))))))) (VP (VBZ is) (VP (VBN proposed) (CC and) (VBN verified) (S (VP (VBG using) (NP (NN CACTI) (NN simulation)))))) (. .))
