// Seed: 949300604
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  always @(negedge id_1) forever id_2 = ~id_5;
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_1, id_7
  );
endmodule
