(pcb /home/rickard/Documents/RetPC/FDC/FDC.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.0.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  261468 -35585.4  261468 -141732  238760 -141732  238760 -151384
            157480 -151384  157480 -141732  66040 -141732  66040 -35560
            261468 -35585.4)
    )
    (plane GND (polygon B.Cu 0  66040 -35560  66040 -141732  261620 -141732  261620 -35560
            66040 -35560))
    (plane +5V (polygon F.Cu 0  66040 -35560  66040 -141732  261620 -141732  261620 -35560
            66040 -35560))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C1 100076 -57912 front 180 (PN 100p))
      (place C6 103505 -43140 front 90 (PN 4n7))
      (place C7 80645 -97195 front 270 (PN 4n7))
      (place C10 171918 -39116 front 180 (PN 4n7))
      (place C11 257175 -98385 front 90 (PN 4n7))
      (place C13 212725 -123785 front 90 (PN 4n7))
      (place C14 69850 -46315 front 90 (PN 4n7))
      (place C16 81280 -128992 front 90 (PN 4n7))
      (place C18 259080 -53808 front 90 (PN 4n7))
    )
    (component Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (place C2 99060 -62992 front 270 (PN 33p))
      (place C5 114594 -102362 front 0 (PN 4n7))
      (place C8 185126 -137160 front 180 (PN 4n7))
      (place C9 185206 -109982 front 0 (PN 4n7))
      (place C12 228640 -60960 front 0 (PN 4n7))
      (place C15 116205 -55285 front 270 (PN 4n7))
      (place C17 205740 -74128 front 90 (PN 4n7))
      (place C19 147026 -112776 front 180 (PN 4n7))
    )
    (component RetPC:8Bit_ISA_BUS
      (place J1 196723 -139446 front 0 (PN Bus_ISA_8bit))
    )
    (component "IDC:IDC-Header_2x17_P2.54mm_Vertical"
      (place J2 69977 -68707 front 0 (PN "Floppy IDC"))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
      (place R1 120396 -96393 front 270 (PN R_Small))
      (place R4 98552 -110236 front 270 (PN 1k5))
      (place R6 90424 -108580 front 90 (PN 33k))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical::1
      (place R2 126492 -90424 front 270 (PN R_Small))
      (place R3 98552 -106172 front 270 (PN 1k))
      (place R5 98552 -115316 front 270 (PN R))
      (place R8 94996 -57912 front 180 (PN 330R))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_Socket"
      (place U1 143256 -132588 front 180 (PN 74LS08))
      (place U3 182372 -120904 front 90 (PN 74LS02))
      (place U7 207264 -98552 front 0 (PN 74LS04))
      (place U12 128016 -117856 front 180 (PN 74LS74))
      (place U18 103632 -80264 front 0 (PN 74LS74))
      (place U19 255524 -55880 front 270 (PN 74LS74))
      (place U26 88392 -93980 front 180 (PN 74LS38))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_Socket::1"
      (place U2 147828 -117145 front 0 (PN 74LS32))
      (place U4 182753 -126746 front 270 (PN 74LS30))
      (place U11 103632 -102489 front 0 (PN 74LS10))
      (place U15 123952 -124079 front 270 (PN 74LS74))
      (place U13 159004 -39116 front 0 (PN 74LS08))
    )
    (component "Housings_DIP:DIP-20_W7.62mm_Socket"
      (place U5 213233 -134239 front 90 (PN 74LS245))
    )
    (component "Housings_DIP:DIP-20_W7.62mm_Socket::1"
      (place U8 246507 -101346 front 0 (PN 74LS273))
      (place U27 74676 -48768 front 90 (PN 74HC240))
    )
    (component "Housings_DIP:DIP-16_W7.62mm_Socket"
      (place U9 103124 -123952 front 270 (PN 74LS161))
      (place U10 120396 -55372 front 0 (PN 74LS161))
      (place U16 212852 -39116 front 0 (PN 74LS175))
      (place U23 132080 -45720 front 90 (PN 74LS175))
    )
    (component "Housings_DIP:DIP-16_W7.62mm_Socket::1"
      (place U14 136652 -55372 front 0 (PN 74LS157))
      (place U20 103632 -55372 front 0 (PN 74LS629))
      (place U17 189230 -134239 front 90 (PN MC3487N))
      (place U21 233680 -56896 front 180 (PN 74LS161))
      (place U24 108204 -45720 front 90 (PN 74LS153))
    )
    (component "Housings_DIP:DIP-40_W15.24mm_Socket"
      (place U6 205613 -92710 front 90 (PN uPD765BC))
    )
    (component "TO_SOT_Packages_THT:TO-39-3"
      (place Q1 90424 -117856 front 90 (PN 2N2219))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q2 120396 -92456 front 90 (PN 2N3905))
    )
    (component trimpots:3386P
      (place RV7 120396 -82804 front 270 (PN 20k))
    )
    (component "Oscillators:Oscillator_DIP-14"
      (place X1 239268 -48260 front 0 (PN 16MHZ))
    )
    (component "Housings_DIP:DIP-4_W7.62mm"
      (place SW1 251460 -74168 front 90 (PN DSEL))
    )
    (component "Measurement_Points:Measurement_Point_Round-SMD-Pad_Big"
      (place TP1 99060 -73660 front 0 (PN GND))
      (place TP2 115824 -73660 front 0 (PN ~~3.25V))
    )
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.00mm
      (place C3 129032 -136652 front 270 (PN 8u2))
    )
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.00mm::1
      (place C4 242316 -137160 front 270 (PN 8u2))
    )
  )
  (library
    (image Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 50  3550 1150  -1050 1150))
      (outline (path signal 50  3550 -1150  3550 1150))
      (outline (path signal 50  -1050 -1150  3550 -1150))
      (outline (path signal 50  -1050 1150  -1050 -1150))
      (outline (path signal 120  663 -861  1837 -861))
      (outline (path signal 120  663 861  1837 861))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 120  663 861  1837 861))
      (outline (path signal 120  663 -861  1837 -861))
      (outline (path signal 50  -1050 1150  -1050 -1150))
      (outline (path signal 50  -1050 -1150  3550 -1150))
      (outline (path signal 50  3550 -1150  3550 1150))
      (outline (path signal 50  3550 1150  -1050 1150))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image RetPC:8Bit_ISA_BUS
      (outline (path signal 150  -39370 -2540  -39370 -10160))
      (outline (path signal 150  -39370 -10160  -39370 -11430))
      (outline (path signal 50  42160 -11680  42160 -2290))
      (outline (path signal 100  41910 -2540  41910 -11430))
      (outline (path signal 120  41970 -2520  42370 -2520))
      (outline (path signal 120  41970 -11470  41970 -2520))
      (outline (path signal 150  41910 -2540  -39370 -2540))
      (pin Rect[T]Pad_1780x7620_um 62 -36830 -7620)
      (pin Rect[T]Pad_1780x7620_um 61 -34290 -7620)
      (pin Rect[T]Pad_1780x7620_um 60 -31750 -7620)
      (pin Rect[T]Pad_1780x7620_um 59 -29210 -7620)
      (pin Rect[T]Pad_1780x7620_um 58 -26670 -7620)
      (pin Rect[T]Pad_1780x7620_um 57 -24130 -7620)
      (pin Rect[T]Pad_1780x7620_um 56 -21590 -7620)
      (pin Rect[T]Pad_1780x7620_um 55 -19050 -7620)
      (pin Rect[T]Pad_1780x7620_um 54 -16510 -7620)
      (pin Rect[T]Pad_1780x7620_um 53 -13970 -7620)
      (pin Rect[T]Pad_1780x7620_um 52 -11430 -7620)
      (pin Rect[T]Pad_1780x7620_um 51 -8890 -7620)
      (pin Rect[T]Pad_1780x7620_um 50 -6350 -7620)
      (pin Rect[T]Pad_1780x7620_um 49 -3810 -7620)
      (pin Rect[T]Pad_1780x7620_um 48 -1270 -7620)
      (pin Rect[T]Pad_1780x7620_um 47 1270 -7620)
      (pin Rect[T]Pad_1780x7620_um 46 3810 -7620)
      (pin Rect[T]Pad_1780x7620_um 45 6350 -7620)
      (pin Rect[T]Pad_1780x7620_um 44 8890 -7620)
      (pin Rect[T]Pad_1780x7620_um 43 11430 -7620)
      (pin Rect[T]Pad_1780x7620_um 42 13970 -7620)
      (pin Rect[T]Pad_1780x7620_um 41 16510 -7620)
      (pin Rect[T]Pad_1780x7620_um 40 19050 -7620)
      (pin Rect[T]Pad_1780x7620_um 39 21590 -7620)
      (pin Rect[T]Pad_1780x7620_um 38 24130 -7620)
      (pin Rect[T]Pad_1780x7620_um 37 26670 -7620)
      (pin Rect[T]Pad_1780x7620_um 36 29210 -7620)
      (pin Rect[T]Pad_1780x7620_um 35 31750 -7620)
      (pin Rect[T]Pad_1780x7620_um 34 34290 -7620)
      (pin Rect[T]Pad_1780x7620_um 33 36830 -7620)
      (pin Rect[T]Pad_1780x7620_um 32 39370 -7620)
      (pin Rect[B]Pad_1780x7620_um 31 -36830 -7620)
      (pin Rect[B]Pad_1780x7620_um 30 -34290 -7620)
      (pin Rect[B]Pad_1780x7620_um 29 -31750 -7620)
      (pin Rect[B]Pad_1780x7620_um 28 -29210 -7620)
      (pin Rect[B]Pad_1780x7620_um 27 -26670 -7620)
      (pin Rect[B]Pad_1780x7620_um 26 -24130 -7620)
      (pin Rect[B]Pad_1780x7620_um 25 -21590 -7620)
      (pin Rect[B]Pad_1780x7620_um 24 -19050 -7620)
      (pin Rect[B]Pad_1780x7620_um 23 -16510 -7620)
      (pin Rect[B]Pad_1780x7620_um 22 -13970 -7620)
      (pin Rect[B]Pad_1780x7620_um 21 -11430 -7620)
      (pin Rect[B]Pad_1780x7620_um 20 -8890 -7620)
      (pin Rect[B]Pad_1780x7620_um 19 -6350 -7620)
      (pin Rect[B]Pad_1780x7620_um 18 -3810 -7620)
      (pin Rect[B]Pad_1780x7620_um 17 -1270 -7620)
      (pin Rect[B]Pad_1780x7620_um 16 1270 -7620)
      (pin Rect[B]Pad_1780x7620_um 15 3810 -7620)
      (pin Rect[B]Pad_1780x7620_um 14 6350 -7620)
      (pin Rect[B]Pad_1780x7620_um 13 8890 -7620)
      (pin Rect[B]Pad_1780x7620_um 12 11430 -7620)
      (pin Rect[B]Pad_1780x7620_um 11 13970 -7620)
      (pin Rect[B]Pad_1780x7620_um 7 24130 -7620)
      (pin Rect[B]Pad_1780x7620_um 10 16510 -7620)
      (pin Rect[B]Pad_1780x7620_um 9 19050 -7620)
      (pin Rect[B]Pad_1780x7620_um 8 21590 -7620)
      (pin Rect[B]Pad_1780x7620_um 2 36830 -7620)
      (pin Rect[B]Pad_1780x7620_um 5 29210 -7620)
      (pin Rect[B]Pad_1780x7620_um 6 26670 -7620)
      (pin Rect[B]Pad_1780x7620_um 3 34290 -7620)
      (pin Rect[B]Pad_1780x7620_um 4 31750 -7620)
      (pin Rect[B]Pad_1780x7620_um 1 39370 -7620)
    )
    (image "IDC:IDC-Header_2x17_P2.54mm_Vertical"
      (outline (path signal 100  5695 5100  5695 -45740))
      (outline (path signal 100  5145 4560  5145 -45180))
      (outline (path signal 100  -3155 5100  -3155 -45740))
      (outline (path signal 100  -2605 4560  -2605 -18070))
      (outline (path signal 100  -2605 -22570  -2605 -45180))
      (outline (path signal 100  -2605 -18070  -3155 -18070))
      (outline (path signal 100  -2605 -22570  -3155 -22570))
      (outline (path signal 100  5695 5100  -3155 5100))
      (outline (path signal 100  5145 4560  -2605 4560))
      (outline (path signal 100  5695 -45740  -3155 -45740))
      (outline (path signal 100  5145 -45180  -2605 -45180))
      (outline (path signal 100  5695 5100  5145 4560))
      (outline (path signal 100  5695 -45740  5145 -45180))
      (outline (path signal 100  -3155 5100  -2605 4560))
      (outline (path signal 100  -3155 -45740  -2605 -45180))
      (outline (path signal 50  5950 5350  5950 -45990))
      (outline (path signal 50  5950 -45990  -3410 -45990))
      (outline (path signal 50  -3410 -45990  -3410 5350))
      (outline (path signal 50  -3410 5350  5950 5350))
      (outline (path signal 120  5945 5350  5945 -45990))
      (outline (path signal 120  5945 -45990  -3405 -45990))
      (outline (path signal 120  -3405 -45990  -3405 5350))
      (outline (path signal 120  -3405 5350  5945 5350))
      (outline (path signal 120  -3655 5600  -3655 3060))
      (outline (path signal 120  -3655 5600  -1115 5600))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
      (outline (path signal 50  2950 1150  -1150 1150))
      (outline (path signal 50  2950 -1150  2950 1150))
      (outline (path signal 50  -1150 -1150  2950 -1150))
      (outline (path signal 50  -1150 1150  -1150 -1150))
      (outline (path signal 120  860 0  900 0))
      (outline (path signal 100  0 0  1900 0))
      (outline (path signal 120  860 0  785.649 -349.794  575.452 -639.105  265.755 -817.909
            -89.894 -855.289  -430 -744.782  -695.755 -505.495  -841.207 -178.804
            -841.207 178.804  -695.755 505.495  -430 744.782  -89.894 855.289
            265.755 817.909  575.452 639.105  785.649 349.794  860 0))
      (outline (path signal 100  800 0  720.775 -347.107  498.792 -625.465  178.017 -779.942
            -178.017 -779.942  -498.792 -625.465  -720.775 -347.107  -800 0
            -720.775 347.107  -498.792 625.465  -178.017 779.942  178.017 779.942
            498.792 625.465  720.775 347.107  800 0))
      (pin Oval[A]Pad_1400x1400_um 2 1900 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical::1
      (outline (path signal 100  800 0  720.775 -347.107  498.792 -625.465  178.017 -779.942
            -178.017 -779.942  -498.792 -625.465  -720.775 -347.107  -800 0
            -720.775 347.107  -498.792 625.465  -178.017 779.942  178.017 779.942
            498.792 625.465  720.775 347.107  800 0))
      (outline (path signal 120  860 0  785.649 -349.794  575.452 -639.105  265.755 -817.909
            -89.894 -855.289  -430 -744.782  -695.755 -505.495  -841.207 -178.804
            -841.207 178.804  -695.755 505.495  -430 744.782  -89.894 855.289
            265.755 817.909  575.452 639.105  785.649 349.794  860 0))
      (outline (path signal 100  0 0  1900 0))
      (outline (path signal 120  860 0  900 0))
      (outline (path signal 50  -1150 1150  -1150 -1150))
      (outline (path signal 50  -1150 -1150  2950 -1150))
      (outline (path signal 50  2950 -1150  2950 1150))
      (outline (path signal 50  2950 1150  -1150 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 1900 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Housings_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "TO_SOT_Packages_THT:TO-39-3"
      (outline (path signal 100  6790 0  6708.34 -829.134  6466.49 -1626.4  6073.75 -2361.17
            5545.2 -3005.2  4901.17 -3533.75  4166.4 -3926.49  3369.13 -4168.34
            2540 -4250  1710.87 -4168.34  913.595 -3926.49  178.827 -3533.75
            -465.204 -3005.2  -993.746 -2361.17  -1386.49 -1626.4  -1628.34 -829.134
            -1710 0  -1628.34 829.134  -1386.49 1626.4  -993.746 2361.17
            -465.204 3005.2  178.827 3533.75  913.595 3926.49  1710.87 4168.34
            2540 4250  3369.13 4168.34  4166.4 3926.49  4901.17 3533.75
            5545.2 3005.2  6073.75 2361.17  6466.49 1626.4  6708.34 829.134
            6790 0))
      (outline (path signal 50  7490 4950  -2410 4950))
      (outline (path signal 50  7490 -4950  7490 4950))
      (outline (path signal 50  -2410 -4950  7490 -4950))
      (outline (path signal 50  -2410 4950  -2410 -4950))
      (outline (path signal 120  -2125.86 3888.04  -1234.9 2997.08))
      (outline (path signal 120  -1348.04 4665.86  -2125.86 3888.04))
      (outline (path signal 120  -457.084 3774.9  -1348.04 4665.86))
      (outline (path signal 100  -1879.62 3811.51  -1073.52 3005.41))
      (outline (path signal 100  -1271.51 4419.62  -1879.62 3811.51))
      (outline (path signal 100  -465.408 3613.52  -1271.51 4419.62))
      (pin Oval[A]Pad_1200x1200_um 3 5080 0)
      (pin Oval[A]Pad_1200x1200_um 2 2540 -2540)
      (pin Oval[A]Pad_1600x1200_um 1 0 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_900x1500_um (rotate 180) 1 0 0)
      (pin Oval[A]Pad_900x1500_um (rotate 180) 3 2540 0)
      (pin Oval[A]Pad_900x1500_um (rotate 180) 2 1270 0)
    )
    (image trimpots:3386P
      (outline (path signal 150  5080 -5080  5080 5080))
      (outline (path signal 150  5080 5080  -5080 5080))
      (outline (path signal 150  -5080 5080  -5080 -5080))
      (outline (path signal 150  -5080 -5080  5080 -5080))
      (pin Round[A]Pad_1524_um 1 -2540 0)
      (pin Round[A]Pad_1524_um 2 0 -2540)
      (pin Round[A]Pad_1524_um 3 2540 0)
    )
    (image "Oscillators:Oscillator_DIP-14"
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  18220 -2790  18220 10410))
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Housings_DIP:DIP-4_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -4100  8700 1550))
      (outline (path signal 50  -1100 -4100  8700 -4100))
      (outline (path signal 50  -1100 1550  -1100 -4100))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -3870  6460 1330))
      (outline (path signal 120  1160 -3870  6460 -3870))
      (outline (path signal 120  1160 1330  1160 -3870))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -3810  635 270))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 7620 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Measurement_Points:Measurement_Point_Round-SMD-Pad_Big"
      (outline (path signal 50  1750 0  1672.25 -515.822  1445.92 -985.81  1091.11 -1368.2
            639.347 -1629.03  130.778 -1745.11  -389.412 -1706.12  -875 -1515.54
            -1282.84 -1190.3  -1576.7 -759.297  -1730.45 -260.824  -1730.45 260.824
            -1576.7 759.297  -1282.84 1190.3  -875 1515.54  -389.412 1706.12
            130.778 1745.11  639.347 1629.03  1091.11 1368.2  1445.92 985.81
            1672.25 515.822  1750 0))
      (pin Round[T]Pad_3000_um 1 0 0)
    )
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 50  3850 2850  -1850 2850))
      (outline (path signal 50  3850 -2850  3850 2850))
      (outline (path signal 50  -1850 -2850  3850 -2850))
      (outline (path signal 50  -1850 2850  -1850 -2850))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  3561 354  3561 -354))
      (outline (path signal 120  3521 559  3521 -559))
      (outline (path signal 120  3481 707  3481 -707))
      (outline (path signal 120  3441 829  3441 -829))
      (outline (path signal 120  3401 934  3401 -934))
      (outline (path signal 120  3361 1028  3361 -1028))
      (outline (path signal 120  3321 1112  3321 -1112))
      (outline (path signal 120  3281 1189  3281 -1189))
      (outline (path signal 120  3241 1261  3241 -1261))
      (outline (path signal 120  3201 1327  3201 -1327))
      (outline (path signal 120  3161 1390  3161 -1390))
      (outline (path signal 120  3121 1448  3121 -1448))
      (outline (path signal 120  3081 1504  3081 -1504))
      (outline (path signal 120  3041 1556  3041 -1556))
      (outline (path signal 120  3001 1606  3001 -1606))
      (outline (path signal 120  2961 -980  2961 -1654))
      (outline (path signal 120  2961 1654  2961 980))
      (outline (path signal 120  2921 -980  2921 -1699))
      (outline (path signal 120  2921 1699  2921 980))
      (outline (path signal 120  2881 -980  2881 -1742))
      (outline (path signal 120  2881 1742  2881 980))
      (outline (path signal 120  2841 -980  2841 -1783))
      (outline (path signal 120  2841 1783  2841 980))
      (outline (path signal 120  2801 -980  2801 -1823))
      (outline (path signal 120  2801 1823  2801 980))
      (outline (path signal 120  2761 -980  2761 -1861))
      (outline (path signal 120  2761 1861  2761 980))
      (outline (path signal 120  2721 -980  2721 -1897))
      (outline (path signal 120  2721 1897  2721 980))
      (outline (path signal 120  2681 -980  2681 -1932))
      (outline (path signal 120  2681 1932  2681 980))
      (outline (path signal 120  2641 -980  2641 -1965))
      (outline (path signal 120  2641 1965  2641 980))
      (outline (path signal 120  2601 -980  2601 -1997))
      (outline (path signal 120  2601 1997  2601 980))
      (outline (path signal 120  2561 -980  2561 -2028))
      (outline (path signal 120  2561 2028  2561 980))
      (outline (path signal 120  2521 -980  2521 -2058))
      (outline (path signal 120  2521 2058  2521 980))
      (outline (path signal 120  2481 -980  2481 -2086))
      (outline (path signal 120  2481 2086  2481 980))
      (outline (path signal 120  2441 -980  2441 -2113))
      (outline (path signal 120  2441 2113  2441 980))
      (outline (path signal 120  2401 -980  2401 -2140))
      (outline (path signal 120  2401 2140  2401 980))
      (outline (path signal 120  2361 -980  2361 -2165))
      (outline (path signal 120  2361 2165  2361 980))
      (outline (path signal 120  2321 -980  2321 -2189))
      (outline (path signal 120  2321 2189  2321 980))
      (outline (path signal 120  2281 -980  2281 -2212))
      (outline (path signal 120  2281 2212  2281 980))
      (outline (path signal 120  2241 -980  2241 -2234))
      (outline (path signal 120  2241 2234  2241 980))
      (outline (path signal 120  2201 -980  2201 -2256))
      (outline (path signal 120  2201 2256  2201 980))
      (outline (path signal 120  2161 -980  2161 -2276))
      (outline (path signal 120  2161 2276  2161 980))
      (outline (path signal 120  2121 -980  2121 -2296))
      (outline (path signal 120  2121 2296  2121 980))
      (outline (path signal 120  2081 -980  2081 -2315))
      (outline (path signal 120  2081 2315  2081 980))
      (outline (path signal 120  2041 -980  2041 -2333))
      (outline (path signal 120  2041 2333  2041 980))
      (outline (path signal 120  2001 -980  2001 -2350))
      (outline (path signal 120  2001 2350  2001 980))
      (outline (path signal 120  1961 -980  1961 -2366))
      (outline (path signal 120  1961 2366  1961 980))
      (outline (path signal 120  1921 -980  1921 -2382))
      (outline (path signal 120  1921 2382  1921 980))
      (outline (path signal 120  1881 -980  1881 -2396))
      (outline (path signal 120  1881 2396  1881 980))
      (outline (path signal 120  1841 -980  1841 -2410))
      (outline (path signal 120  1841 2410  1841 980))
      (outline (path signal 120  1801 -980  1801 -2424))
      (outline (path signal 120  1801 2424  1801 980))
      (outline (path signal 120  1761 -980  1761 -2436))
      (outline (path signal 120  1761 2436  1761 980))
      (outline (path signal 120  1721 -980  1721 -2448))
      (outline (path signal 120  1721 2448  1721 980))
      (outline (path signal 120  1680 -980  1680 -2460))
      (outline (path signal 120  1680 2460  1680 980))
      (outline (path signal 120  1640 -980  1640 -2470))
      (outline (path signal 120  1640 2470  1640 980))
      (outline (path signal 120  1600 -980  1600 -2480))
      (outline (path signal 120  1600 2480  1600 980))
      (outline (path signal 120  1560 -980  1560 -2489))
      (outline (path signal 120  1560 2489  1560 980))
      (outline (path signal 120  1520 -980  1520 -2498))
      (outline (path signal 120  1520 2498  1520 980))
      (outline (path signal 120  1480 -980  1480 -2506))
      (outline (path signal 120  1480 2506  1480 980))
      (outline (path signal 120  1440 -980  1440 -2513))
      (outline (path signal 120  1440 2513  1440 980))
      (outline (path signal 120  1400 -980  1400 -2519))
      (outline (path signal 120  1400 2519  1400 980))
      (outline (path signal 120  1360 -980  1360 -2525))
      (outline (path signal 120  1360 2525  1360 980))
      (outline (path signal 120  1320 -980  1320 -2531))
      (outline (path signal 120  1320 2531  1320 980))
      (outline (path signal 120  1280 -980  1280 -2535))
      (outline (path signal 120  1280 2535  1280 980))
      (outline (path signal 120  1240 -980  1240 -2539))
      (outline (path signal 120  1240 2539  1240 980))
      (outline (path signal 120  1200 -980  1200 -2543))
      (outline (path signal 120  1200 2543  1200 980))
      (outline (path signal 120  1160 -980  1160 -2546))
      (outline (path signal 120  1160 2546  1160 980))
      (outline (path signal 120  1120 -980  1120 -2548))
      (outline (path signal 120  1120 2548  1120 980))
      (outline (path signal 120  1080 -980  1080 -2549))
      (outline (path signal 120  1080 2549  1080 980))
      (outline (path signal 120  1040 -980  1040 -2550))
      (outline (path signal 120  1040 2550  1040 980))
      (outline (path signal 120  1000 2550  1000 -2550))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.00mm::1
      (outline (path signal 100  3500 0  3421.46 -621.725  3190.77 -1204.38  2822.42 -1711.37
            2339.57 -2110.82  1772.54 -2377.64  1156.98 -2495.07  531.547 -2455.72
            -64.448 -2262.07  -593.56 -1926.28  -1022.54 -1469.46  -1324.44 -920.311
            -1480.29 -313.333  -1480.29 313.333  -1324.44 920.311  -1022.54 1469.46
            -593.56 1926.28  -64.448 2262.07  531.547 2455.72  1156.98 2495.07
            1772.54 2377.64  2339.57 2110.82  2822.42 1711.37  3190.77 1204.38
            3421.46 621.725  3500 0))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1000 2550  1000 -2550))
      (outline (path signal 120  1040 2550  1040 980))
      (outline (path signal 120  1040 -980  1040 -2550))
      (outline (path signal 120  1080 2549  1080 980))
      (outline (path signal 120  1080 -980  1080 -2549))
      (outline (path signal 120  1120 2548  1120 980))
      (outline (path signal 120  1120 -980  1120 -2548))
      (outline (path signal 120  1160 2546  1160 980))
      (outline (path signal 120  1160 -980  1160 -2546))
      (outline (path signal 120  1200 2543  1200 980))
      (outline (path signal 120  1200 -980  1200 -2543))
      (outline (path signal 120  1240 2539  1240 980))
      (outline (path signal 120  1240 -980  1240 -2539))
      (outline (path signal 120  1280 2535  1280 980))
      (outline (path signal 120  1280 -980  1280 -2535))
      (outline (path signal 120  1320 2531  1320 980))
      (outline (path signal 120  1320 -980  1320 -2531))
      (outline (path signal 120  1360 2525  1360 980))
      (outline (path signal 120  1360 -980  1360 -2525))
      (outline (path signal 120  1400 2519  1400 980))
      (outline (path signal 120  1400 -980  1400 -2519))
      (outline (path signal 120  1440 2513  1440 980))
      (outline (path signal 120  1440 -980  1440 -2513))
      (outline (path signal 120  1480 2506  1480 980))
      (outline (path signal 120  1480 -980  1480 -2506))
      (outline (path signal 120  1520 2498  1520 980))
      (outline (path signal 120  1520 -980  1520 -2498))
      (outline (path signal 120  1560 2489  1560 980))
      (outline (path signal 120  1560 -980  1560 -2489))
      (outline (path signal 120  1600 2480  1600 980))
      (outline (path signal 120  1600 -980  1600 -2480))
      (outline (path signal 120  1640 2470  1640 980))
      (outline (path signal 120  1640 -980  1640 -2470))
      (outline (path signal 120  1680 2460  1680 980))
      (outline (path signal 120  1680 -980  1680 -2460))
      (outline (path signal 120  1721 2448  1721 980))
      (outline (path signal 120  1721 -980  1721 -2448))
      (outline (path signal 120  1761 2436  1761 980))
      (outline (path signal 120  1761 -980  1761 -2436))
      (outline (path signal 120  1801 2424  1801 980))
      (outline (path signal 120  1801 -980  1801 -2424))
      (outline (path signal 120  1841 2410  1841 980))
      (outline (path signal 120  1841 -980  1841 -2410))
      (outline (path signal 120  1881 2396  1881 980))
      (outline (path signal 120  1881 -980  1881 -2396))
      (outline (path signal 120  1921 2382  1921 980))
      (outline (path signal 120  1921 -980  1921 -2382))
      (outline (path signal 120  1961 2366  1961 980))
      (outline (path signal 120  1961 -980  1961 -2366))
      (outline (path signal 120  2001 2350  2001 980))
      (outline (path signal 120  2001 -980  2001 -2350))
      (outline (path signal 120  2041 2333  2041 980))
      (outline (path signal 120  2041 -980  2041 -2333))
      (outline (path signal 120  2081 2315  2081 980))
      (outline (path signal 120  2081 -980  2081 -2315))
      (outline (path signal 120  2121 2296  2121 980))
      (outline (path signal 120  2121 -980  2121 -2296))
      (outline (path signal 120  2161 2276  2161 980))
      (outline (path signal 120  2161 -980  2161 -2276))
      (outline (path signal 120  2201 2256  2201 980))
      (outline (path signal 120  2201 -980  2201 -2256))
      (outline (path signal 120  2241 2234  2241 980))
      (outline (path signal 120  2241 -980  2241 -2234))
      (outline (path signal 120  2281 2212  2281 980))
      (outline (path signal 120  2281 -980  2281 -2212))
      (outline (path signal 120  2321 2189  2321 980))
      (outline (path signal 120  2321 -980  2321 -2189))
      (outline (path signal 120  2361 2165  2361 980))
      (outline (path signal 120  2361 -980  2361 -2165))
      (outline (path signal 120  2401 2140  2401 980))
      (outline (path signal 120  2401 -980  2401 -2140))
      (outline (path signal 120  2441 2113  2441 980))
      (outline (path signal 120  2441 -980  2441 -2113))
      (outline (path signal 120  2481 2086  2481 980))
      (outline (path signal 120  2481 -980  2481 -2086))
      (outline (path signal 120  2521 2058  2521 980))
      (outline (path signal 120  2521 -980  2521 -2058))
      (outline (path signal 120  2561 2028  2561 980))
      (outline (path signal 120  2561 -980  2561 -2028))
      (outline (path signal 120  2601 1997  2601 980))
      (outline (path signal 120  2601 -980  2601 -1997))
      (outline (path signal 120  2641 1965  2641 980))
      (outline (path signal 120  2641 -980  2641 -1965))
      (outline (path signal 120  2681 1932  2681 980))
      (outline (path signal 120  2681 -980  2681 -1932))
      (outline (path signal 120  2721 1897  2721 980))
      (outline (path signal 120  2721 -980  2721 -1897))
      (outline (path signal 120  2761 1861  2761 980))
      (outline (path signal 120  2761 -980  2761 -1861))
      (outline (path signal 120  2801 1823  2801 980))
      (outline (path signal 120  2801 -980  2801 -1823))
      (outline (path signal 120  2841 1783  2841 980))
      (outline (path signal 120  2841 -980  2841 -1783))
      (outline (path signal 120  2881 1742  2881 980))
      (outline (path signal 120  2881 -980  2881 -1742))
      (outline (path signal 120  2921 1699  2921 980))
      (outline (path signal 120  2921 -980  2921 -1699))
      (outline (path signal 120  2961 1654  2961 980))
      (outline (path signal 120  2961 -980  2961 -1654))
      (outline (path signal 120  3001 1606  3001 -1606))
      (outline (path signal 120  3041 1556  3041 -1556))
      (outline (path signal 120  3081 1504  3081 -1504))
      (outline (path signal 120  3121 1448  3121 -1448))
      (outline (path signal 120  3161 1390  3161 -1390))
      (outline (path signal 120  3201 1327  3201 -1327))
      (outline (path signal 120  3241 1261  3241 -1261))
      (outline (path signal 120  3281 1189  3281 -1189))
      (outline (path signal 120  3321 1112  3321 -1112))
      (outline (path signal 120  3361 1028  3361 -1028))
      (outline (path signal 120  3401 934  3401 -934))
      (outline (path signal 120  3441 829  3441 -829))
      (outline (path signal 120  3481 707  3481 -707))
      (outline (path signal 120  3521 559  3521 -559))
      (outline (path signal 120  3561 354  3561 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1850 2850  -1850 -2850))
      (outline (path signal 50  -1850 -2850  3850 -2850))
      (outline (path signal 50  3850 -2850  3850 2850))
      (outline (path signal 50  3850 2850  -1850 2850))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2000 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[T]Pad_3000_um
      (shape (circle F.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1200_um
      (shape (path F.Cu 1200  -200 0  200 0))
      (shape (path B.Cu 1200  -200 0  200 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1200x1200_um
      (shape (path F.Cu 1200  0 0  0 0))
      (shape (path B.Cu 1200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_900x1500_um
      (shape (path F.Cu 900  0 -300  0 300))
      (shape (path B.Cu 900  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[B]Pad_1780x7620_um
      (shape (rect B.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_900x1500_um
      (shape (rect F.Cu -450 -750 450 750))
      (shape (rect B.Cu -450 -750 450 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack Rect[T]Pad_1780x7620_um
      (shape (rect F.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad2)"
      (pins C1-2 R8-1)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 R6-2 U20-2 RV7-1 TP2-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U20-4)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 U20-5)
    )
    (net /A0
      (pins J1-62 U6-5)
    )
    (net /A1
      (pins J1-61 U6-4)
    )
    (net /A2
      (pins J1-60 U2-13)
    )
    (net "Net-(J1-Pad59)"
      (pins J1-59 U3-2)
    )
    (net "Net-(J1-Pad58)"
      (pins J1-58 U4-6)
    )
    (net "Net-(J1-Pad57)"
      (pins J1-57 U4-5)
    )
    (net "Net-(J1-Pad56)"
      (pins J1-56 U4-4)
    )
    (net "Net-(J1-Pad55)"
      (pins J1-55 U4-3)
    )
    (net "Net-(J1-Pad54)"
      (pins J1-54 U4-2)
    )
    (net "Net-(J1-Pad53)"
      (pins J1-53 U4-1)
    )
    (net /AEN
      (pins J1-42 U3-3)
    )
    (net /DB0
      (pins J1-40 U5-2)
    )
    (net /DB1
      (pins J1-39 U5-3)
    )
    (net /DB2
      (pins J1-38 U5-4)
    )
    (net /DB3
      (pins J1-37 U5-5)
    )
    (net /DB4
      (pins J1-36 U5-6)
    )
    (net /DB5
      (pins J1-35 U5-7)
    )
    (net /DB6
      (pins J1-34 U5-8)
    )
    (net /DB7
      (pins J1-33 U5-9)
    )
    (net GND
      (pins J1-31 J1-10 J1-1 J2-1 J2-3 J2-5 J2-7 J2-9 J2-11 J2-13 J2-15 J2-17 J2-19
        J2-21 J2-23 J2-25 J2-27 J2-29 J2-31 J2-33 R5-2 R8-2 U1-7 U2-7 U3-7 U4-7 U5-19
        U5-10 U7-7 U8-10 U9-8 U10-3 U10-4 U10-5 U10-6 U10-8 U11-7 U12-7 U14-8 U14-15
        U15-7 U16-8 U18-7 U20-6 U20-9 Q1-1 U17-8 U21-8 X1-7 TP1-1 C3-2 C4-2 C5-2 C6-1
        C7-2 C8-1 C9-2 C10-1 C11-2 C12-1 C13-2 C14-1 C15-2 C16-2 C17-2 C18-2 C19-2
        U13-7 U23-8 U24-8 U24-15 U24-3 U24-1 U26-7 U27-10 U27-19 U27-1)
    )
    (net +5V
      (pins J1-29 J1-3 R2-2 R3-1 U1-14 U2-14 U3-14 U4-14 U5-20 U7-14 U8-20 U9-1 U9-9
        U9-10 U9-7 U9-16 U10-1 U10-10 U10-7 U10-16 U11-14 U12-2 U12-12 U12-14 U14-16
        U15-14 U15-13 U15-4 U15-10 U15-2 U16-1 U16-16 U18-1 U18-4 U18-14 U20-16 U20-15
        U20-3 Q2-1 U17-16 U19-1 U19-4 U21-16 U21-7 U21-10 U21-9 U21-1 X1-14 X1-1 C3-1
        C4-1 C5-1 C6-2 C7-1 C8-2 C9-1 C10-2 C11-1 C12-2 C13-1 C14-2 C15-1 C16-1 C17-1
        C18-1 C19-1 U13-14 U23-16 U24-16 U26-14 U27-20)
    )
    (net /TC
      (pins J1-27 U1-9)
    )
    (net /~DACK
      (pins U7-10 U6-15)
    )
    (net /IRQ6
      (pins J1-22 U17-6)
    )
    (net /RESET
      (pins J1-2 U7-1)
    )
    (net /DRQ2
      (pins J1-6 U17-2)
    )
    (net /~INDEX
      (pins J2-8 U27-15)
    )
    (net /~MOTEA
      (pins J2-10 U26-8)
    )
    (net /~DRVSB
      (pins J2-12 U26-3)
    )
    (net /~DRVSA
      (pins J2-14 U26-6)
    )
    (net /~MOTEB
      (pins J2-16 U26-11)
    )
    (net /~DIR
      (pins J2-18 U27-14)
    )
    (net /~STEP
      (pins J2-20 U27-18)
    )
    (net /~WDATA
      (pins J2-22 U27-16)
    )
    (net /~WGATE
      (pins J2-24 U27-3)
    )
    (net /~TRK00
      (pins J2-26 U27-11)
    )
    (net /~WPT
      (pins J2-28 U27-13)
    )
    (net /~RDATA
      (pins J2-30 U11-13 U11-2 U11-1)
    )
    (net /~SIDE1
      (pins J2-32 U27-12)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U12-8)
    )
    (net "Net-(Q2-Pad2)"
      (pins R1-1 R2-1 Q2-2)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 R4-1 U11-9 U12-5)
    )
    (net "Net-(Q1-Pad2)"
      (pins R4-2 R5-1 Q1-2)
    )
    (net "Net-(Q1-Pad3)"
      (pins R6-1 Q1-3)
    )
    (net "Net-(Q2-Pad3)"
      (pins Q2-3 RV7-2 RV7-3)
    )
    (net /ADDR
      (pins U1-1 U2-9 U4-8)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U2-4 U2-2)
    )
    (net /~RD
      (pins U2-6 U5-1 U6-2)
    )
    (net /~WR
      (pins U2-12 U2-3 U6-3)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-11 U2-10)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8 U8-11)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1 U4-12 U4-11)
    )
    (net /DRQ
      (pins U16-4 U6-14)
    )
    (net /D1
      (pins U5-17 U8-4 U6-7)
    )
    (net /D7
      (pins U5-11 U8-18 U6-13)
    )
    (net /D0
      (pins U5-18 U8-3 U6-6)
    )
    (net /D6
      (pins U5-12 U8-17 U6-12)
    )
    (net /D5
      (pins U5-13 U8-14 U6-11)
    )
    (net /D4
      (pins U5-14 U8-13 U6-10)
    )
    (net /D3
      (pins U5-15 U8-8 U6-9)
    )
    (net /D2
      (pins U5-16 U8-7 U6-8)
    )
    (net /RST
      (pins U7-4 U6-1)
    )
    (net "Net-(U7-Pad2)"
      (pins U7-2 U8-1)
    )
    (net /DMA_GATE
      (pins U1-5 U8-9 U17-4)
    )
    (net "Net-(U13-Pad1)"
      (pins U7-8 U13-1)
    )
    (net /PLL/8MHZ_NOM
      (pins U9-2 U10-2 U11-5 U11-4 U11-3 U20-7)
    )
    (net "Net-(U12-Pad3)"
      (pins U9-12 U12-3)
    )
    (net "Net-(U10-Pad9)"
      (pins U10-9 U15-8 U15-1)
    )
    (net /PLL/500KHZ
      (pins U10-11 U14-5)
    )
    (net /PLL/1MHZ
      (pins U10-12 U12-11 U14-6)
    )
    (net /2MHZ
      (pins U16-9 U21-13 SW1-3)
    )
    (net "Net-(U11-Pad6)"
      (pins U11-6 U15-11)
    )
    (net "Net-(U11-Pad12)"
      (pins U11-12 U15-3)
    )
    (net "Net-(U11-Pad11)"
      (pins U11-11 U12-9)
    )
    (net /PLL/VCO_SYNC
      (pins U11-10 U12-10 U12-4 U6-24)
    )
    (net "Net-(U11-Pad8)"
      (pins U11-8 U12-1 U12-13)
    )
    (net "Net-(U14-Pad7)"
      (pins U14-7 U18-3)
    )
    (net /PLL/MFM
      (pins U14-1 U6-26)
    )
    (net "Net-(U15-Pad12)"
      (pins U15-12 U15-5)
    )
    (net /PLL/DOUT
      (pins U15-9 U6-23)
    )
    (net "Net-(U16-Pad2)"
      (pins U16-2 U16-5)
    )
    (net "Net-(U16-Pad10)"
      (pins U16-10 U16-13)
    )
    (net "Net-(U16-Pad12)"
      (pins U16-12 U16-7)
    )
    (net "Net-(U16-Pad15)"
      (pins U16-15 U17-1)
    )
    (net "Net-(U18-Pad2)"
      (pins U18-2 U18-6)
    )
    (net /PLL/DATA_WINDOW
      (pins U18-5 U6-22)
    )
    (net /INT
      (pins U6-18 U17-7)
    )
    (net "Net-(U7-Pad3)"
      (pins U7-3 U8-6)
    )
    (net "Net-(U19-Pad2)"
      (pins U19-2 U19-6)
    )
    (net "Net-(U19-Pad3)"
      (pins U19-3 X1-8)
    )
    (net /1MHZ
      (pins U21-12 SW1-4)
    )
    (net /8MHZ
      (pins U6-19 U19-5 U21-2 U23-9)
    )
    (net "Net-(SW1-Pad1)"
      (pins U6-21 SW1-2 SW1-1)
    )
    (net /~DACK2
      (pins J1-26 U1-2 U7-5)
    )
    (net /TCDACK
      (pins U1-8 U6-16)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10 U1-4 U7-6)
    )
    (net /TRK0
      (pins U1-11 U6-33)
    )
    (net /TRK00
      (pins U1-12 U27-9)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U7-11)
    )
    (net /SEEK
      (pins U1-13 U6-39 U13-5)
    )
    (net "Net-(U26-Pad4)"
      (pins U3-4 U26-4)
    )
    (net "Net-(U13-Pad2)"
      (pins U3-5 U8-2 U13-2)
    )
    (net "Net-(U3-Pad6)"
      (pins U3-6 U7-9 U8-5)
    )
    (net /FR_STEP
      (pins U6-37 U13-4)
    )
    (net /WPT
      (pins U6-34 U27-7)
    )
    (net /PS0
      (pins U6-32 U24-14)
    )
    (net /PS1
      (pins U6-31 U24-2)
    )
    (net /WDATA
      (pins U6-30 U23-13)
    )
    (net /SELU
      (pins U6-27 U27-8)
    )
    (net /WE
      (pins U6-25 U23-1 U27-17)
    )
    (net "Net-(U26-Pad12)"
      (pins U8-15 U26-2 U26-12 U26-13)
    )
    (net "Net-(U26-Pad10)"
      (pins U8-12 U26-9 U26-10 U26-5)
    )
    (net "Net-(U13-Pad6)"
      (pins U13-6 U27-2)
    )
    (net "Net-(U13-Pad3)"
      (pins U13-3 U26-1)
    )
    (net /WLATE
      (pins U23-10 U24-4)
    )
    (net /WNORMAL
      (pins U23-12 U23-7 U24-6)
    )
    (net /WEARLY
      (pins U23-5 U23-15 U24-5)
    )
    (net /WDATU
      (pins U24-7 U27-4)
    )
    (net /LCT_DIR
      (pins U24-13 U24-12 U24-11 U24-10)
    )
    (net /DIRU
      (pins U24-9 U27-6)
    )
    (class kicad_default "" +12V +5V /1MHZ /2MHZ /4MHZ /500KHZ /8MHZ /A0 /A1
      /A2 /ADDR /AEN /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /DB0 /DB1 /DB2 /DB3 /DB4
      /DB5 /DB6 /DB7 /DIRU /DMA_GATE /DRQ /DRQ2 /FR_STEP /INDEX /INT /IRQ6
      /LCT_DIR /PLL/1MHZ /PLL/500KHZ /PLL/8MHZ_NOM /PLL/DATA_WINDOW /PLL/DOUT
      /PLL/MFM /PLL/VCO_SYNC /PS0 /PS1 /RESET /RST /SEEK /SELU /TC /TCDACK
      /TRK0 /TRK00 /WDATA /WDATU /WE /WEARLY /WLATE /WNORMAL /WPT /~DACK /~DACK2
      /~DIR /~DRVSA /~DRVSB /~DSKCHG /~INDEX /~IOR /~IOW /~MOTEA /~MOTEB /~RD
      /~RDATA /~REDWC /~SIDE1 /~STEP /~TRK00 /~WDATA /~WGATE /~WPT /~WR GND
      "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(J1-Pad11)"
      "Net-(J1-Pad12)" "Net-(J1-Pad13)" "Net-(J1-Pad14)" "Net-(J1-Pad15)"
      "Net-(J1-Pad16)" "Net-(J1-Pad17)" "Net-(J1-Pad18)" "Net-(J1-Pad19)"
      "Net-(J1-Pad20)" "Net-(J1-Pad21)" "Net-(J1-Pad23)" "Net-(J1-Pad24)"
      "Net-(J1-Pad25)" "Net-(J1-Pad28)" "Net-(J1-Pad30)" "Net-(J1-Pad32)"
      "Net-(J1-Pad4)" "Net-(J1-Pad41)" "Net-(J1-Pad43)" "Net-(J1-Pad44)" "Net-(J1-Pad45)"
      "Net-(J1-Pad46)" "Net-(J1-Pad47)" "Net-(J1-Pad48)" "Net-(J1-Pad49)"
      "Net-(J1-Pad5)" "Net-(J1-Pad50)" "Net-(J1-Pad51)" "Net-(J1-Pad52)" "Net-(J1-Pad53)"
      "Net-(J1-Pad54)" "Net-(J1-Pad55)" "Net-(J1-Pad56)" "Net-(J1-Pad57)"
      "Net-(J1-Pad58)" "Net-(J1-Pad59)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J2-Pad4)"
      "Net-(J2-Pad6)" "Net-(Q1-Pad2)" "Net-(Q1-Pad3)" "Net-(Q2-Pad2)" "Net-(Q2-Pad3)"
      "Net-(R1-Pad2)" "Net-(R3-Pad2)" "Net-(SW1-Pad1)" "Net-(U1-Pad10)" "Net-(U1-Pad3)"
      "Net-(U1-Pad6)" "Net-(U10-Pad13)" "Net-(U10-Pad14)" "Net-(U10-Pad15)"
      "Net-(U10-Pad9)" "Net-(U11-Pad11)" "Net-(U11-Pad12)" "Net-(U11-Pad6)"
      "Net-(U11-Pad8)" "Net-(U12-Pad3)" "Net-(U12-Pad6)" "Net-(U13-Pad1)"
      "Net-(U13-Pad2)" "Net-(U13-Pad3)" "Net-(U13-Pad6)" "Net-(U14-Pad10)"
      "Net-(U14-Pad11)" "Net-(U14-Pad12)" "Net-(U14-Pad13)" "Net-(U14-Pad14)"
      "Net-(U14-Pad2)" "Net-(U14-Pad3)" "Net-(U14-Pad4)" "Net-(U14-Pad7)"
      "Net-(U14-Pad9)" "Net-(U15-Pad12)" "Net-(U15-Pad6)" "Net-(U16-Pad10)"
      "Net-(U16-Pad11)" "Net-(U16-Pad12)" "Net-(U16-Pad14)" "Net-(U16-Pad15)"
      "Net-(U16-Pad2)" "Net-(U16-Pad3)" "Net-(U16-Pad6)" "Net-(U17-Pad3)"
      "Net-(U17-Pad5)" "Net-(U18-Pad2)" "Net-(U19-Pad2)" "Net-(U19-Pad3)"
      "Net-(U2-Pad10)" "Net-(U2-Pad8)" "Net-(U21-Pad15)" "Net-(U21-Pad3)"
      "Net-(U21-Pad4)" "Net-(U21-Pad5)" "Net-(U21-Pad6)" "Net-(U23-Pad11)"
      "Net-(U23-Pad14)" "Net-(U23-Pad2)" "Net-(U23-Pad3)" "Net-(U23-Pad4)"
      "Net-(U23-Pad6)" "Net-(U26-Pad10)" "Net-(U26-Pad12)" "Net-(U26-Pad4)"
      "Net-(U3-Pad1)" "Net-(U3-Pad6)" "Net-(U6-Pad17)" "Net-(U6-Pad20)" "Net-(U6-Pad28)"
      "Net-(U6-Pad29)" "Net-(U6-Pad35)" "Net-(U6-Pad36)" "Net-(U6-Pad38)"
      "Net-(U6-Pad40)" "Net-(U7-Pad2)" "Net-(U7-Pad3)" "Net-(U8-Pad16)" "Net-(U8-Pad19)"
      "Net-(U9-Pad11)" "Net-(U9-Pad13)" "Net-(U9-Pad14)" "Net-(U9-Pad15)"
      "Net-(U9-Pad3)" "Net-(U9-Pad4)" "Net-(U9-Pad5)" "Net-(U9-Pad6)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
