[{"DBLP title": "Modulo scheduling without overlapped lifetimes.", "DBLP authors": ["Eric Stotzer", "Ernst L. Leiss"], "year": 2009, "MAG papers": [{"PaperId": 3014235512, "PaperTitle": "modulo scheduling without overlapped lifetimes", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2004123408, "PaperTitle": "modulo scheduling without overlapped lifetimes", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of houston": 1.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Synchronous objects with scheduling policies: introducing safe shared memory in lustre.", "DBLP authors": ["Paul Caspi", "Jean-Louis Cola\u00e7o", "L\u00e9onard G\u00e9rard", "Marc Pouzet", "Pascal Raymond"], "year": 2009, "MAG papers": [{"PaperId": 2130358593, "PaperTitle": "synchronous objects with scheduling policies introducing safe shared memory in lustre", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures.", "DBLP authors": ["Taewook Oh", "Bernhard Egger", "Hyunchul Park", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 1969837230, "PaperTitle": "recurrence cycle aware modulo scheduling for coarse grained reconfigurable architectures", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 62, "Affiliations": {"university of michigan": 2.0, "samsung": 2.0}}, {"PaperId": 3000710000, "PaperTitle": "recurrence cycle aware modulo scheduling for coarse grained reconfigurable architectures", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "PTIDES on flexible task graph: real-time embedded systembuilding from theory to practice.", "DBLP authors": ["Jia Zou", "Joshua S. Auerbach", "David F. Bacon", "Edward A. Lee"], "year": 2009, "MAG papers": [{"PaperId": 2009801835, "PaperTitle": "ptides on flexible task graph real time embedded systembuilding from theory to practice", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 2.0, "university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "A compiler optimization to reduce soft errors in register files.", "DBLP authors": ["Jongeun Lee", "Aviral Shrivastava"], "year": 2009, "MAG papers": [{"PaperId": 3005308162, "PaperTitle": "a compiler optimization to reduce soft errors in register files", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}, {"PaperId": 2058640228, "PaperTitle": "a compiler optimization to reduce soft errors in register files", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Raced profiles: efficient selection of competing compiler optimizations.", "DBLP authors": ["Hugh Leather", "Michael F. P. O&aposBoyle", "Bruce Worton"], "year": 2009, "MAG papers": [{"PaperId": 2051765524, "PaperTitle": "raced profiles efficient selection of competing compiler optimizations", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Eliminating the call stack to save RAM.", "DBLP authors": ["Xuejun Yang", "Nathan Cooprider", "John Regehr"], "year": 2009, "MAG papers": [{"PaperId": 1965722902, "PaperTitle": "eliminating the call stack to save ram", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"bae systems": 1.0, "university of utah": 2.0}}, {"PaperId": 3006326880, "PaperTitle": "eliminating the call stack to save ram", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Live-range unsplitting for faster optimal coalescing.", "DBLP authors": ["Sandrine Blazy", "Beno\u00eet Robillard"], "year": 2009, "MAG papers": [{"PaperId": 2049621887, "PaperTitle": "live range unsplitting for faster optimal coalescing", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 3005501602, "PaperTitle": "live range unsplitting for faster optimal coalescing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Push-assisted migration of real-time tasks in multi-core processors.", "DBLP authors": ["Abhik Sarkar", "Frank Mueller", "Harini Ramaprasad", "Sibin Mohan"], "year": 2009, "MAG papers": [{"PaperId": 2115998372, "PaperTitle": "push assisted migration of real time tasks in multi core processors", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 63, "Affiliations": {"north carolina state university": 2.0, "southern illinois university carbondale": 1.0, "university of illinois at urbana champaign": 1.0}}, {"PaperId": 3008134514, "PaperTitle": "push assisted migration of real time tasks in multi core processors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Software transactional memory for multicore embedded systems.", "DBLP authors": ["Jennifer Mankin", "David R. Kaeli", "John Ardini"], "year": 2009, "MAG papers": [{"PaperId": 2140846286, "PaperTitle": "software transactional memory for multicore embedded systems", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"northeastern university": 2.0, "charles stark draper laboratory": 1.0}}, {"PaperId": 3004741750, "PaperTitle": "software transactional memory for multicore embedded systems", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Synergistic execution of stream programs on multicores with accelerators.", "DBLP authors": ["Abhishek Udupa", "R. Govindarajan", "Matthew J. Thazhuthaveetil"], "year": 2009, "MAG papers": [{"PaperId": 2139270694, "PaperTitle": "synergistic execution of stream programs on multicores with accelerators", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"indian institute of science": 3.0}}], "source": "ES"}, {"DBLP title": "Towards device emulation code generation.", "DBLP authors": ["Thomas Heinz", "Reinhard Wilhelm"], "year": 2009, "MAG papers": [{"PaperId": 3033530515, "PaperTitle": "towards device emulation code generation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2071121509, "PaperTitle": "towards device emulation code generation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"saarland university": 1.0, "bosch": 1.0}}], "source": "ES"}, {"DBLP title": "Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE).", "DBLP authors": ["Stephen Roderick Hines", "Yuval Peress", "Peter Gavin", "David B. Whalley", "Gary S. Tyson"], "year": 2009, "MAG papers": [{"PaperId": 1971655192, "PaperTitle": "guaranteeing instruction fetch behavior with a lookahead instruction fetch engine life", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"florida state university": 4.0, "nvidia": 1.0}}, {"PaperId": 3083119012, "PaperTitle": "guaranteeing instruction fetch behavior with a lookahead instruction fetch engine life", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring.", "DBLP authors": ["Paul Edward McKechnie", "Michaela Blott", "Wim Vanderbauwhede"], "year": 2009, "MAG papers": [{"PaperId": 2998125456, "PaperTitle": "debugging fpga based packet processing systems through transaction level communication centric monitoring", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1991931085, "PaperTitle": "debugging fpga based packet processing systems through transaction level communication centric monitoring", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"xilinx": 1.0, "university of glasgow": 1.0}}], "source": "ES"}, {"DBLP title": "Tracing interrupts in embedded software.", "DBLP authors": ["Giovani Gracioli", "Sebastian Fischmeister"], "year": 2009, "MAG papers": [{"PaperId": 2153806073, "PaperTitle": "tracing interrupts in embedded software", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "Addressing the challenges of DBT for the ARM architecture.", "DBLP authors": ["Ryan W. Moore", "Jos\u00e9 Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason Hiser"], "year": 2009, "MAG papers": [{"PaperId": 2114086120, "PaperTitle": "addressing the challenges of dbt for the arm architecture", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 88, "Affiliations": {"university of virginia": 2.0, "university of pittsburgh": 3.0}}, {"PaperId": 2999119948, "PaperTitle": "addressing the challenges of dbt for the arm architecture", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Integrating hardware and software information flow analyses.", "DBLP authors": ["Colin J. Fidge", "Diane Corney"], "year": 2009, "MAG papers": [{"PaperId": 2022747295, "PaperTitle": "integrating hardware and software information flow analyses", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"queensland university of technology": 2.0}}, {"PaperId": 1599833007, "PaperTitle": "integrating hardware and software information flow analyses", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"queensland university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Specification and verification of time requirements with CCSL and Esterel.", "DBLP authors": ["Charles Andr\u00e9", "Fr\u00e9d\u00e9ric Mallet"], "year": 2009, "MAG papers": [{"PaperId": 2078877482, "PaperTitle": "specification and verification of time requirements with ccsl and esterel", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of nice sophia antipolis": 2.0}}, {"PaperId": 3004025715, "PaperTitle": "specification and verification of time requirements with ccsl and esterel", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}]