{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745564253752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745564253752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 15:57:33 2025 " "Processing started: Fri Apr 25 15:57:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745564253752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564253752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir8_wrapper -c fir8_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir8_wrapper -c fir8_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564253752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745564254037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745564254037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/rtl_verilog/fir_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_pe " "Found entity 1: fir_pe" {  } { { "../../../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745564262218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564262218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/source/fir8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/source/fir8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir8 " "Found entity 1: fir8" {  } { { "../../../../../source/fir8.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/source/fir8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745564262220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564262220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/emulation/fir8_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/emulation/fir8_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir8_wrapper " "Found entity 1: fir8_wrapper" {  } { { "../../../../fir8_wrapper.v" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/emulation/fir8_wrapper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745564262221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564262221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir8_wrapper " "Elaborating entity \"fir8_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745564262306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir8 fir8:u_fir8 " "Elaborating entity \"fir8\" for hierarchy \"fir8:u_fir8\"" {  } { { "../../fir8_wrapper.v" "u_fir8" { Text "../../fir8_wrapper.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564262316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_pe fir8:u_fir8\|fir_pe:u_fir_pe0 " "Elaborating entity \"fir_pe\" for hierarchy \"fir8:u_fir8\|fir_pe:u_fir_pe0\"" {  } { { "../../../../../source/fir8.v" "u_fir_pe0" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/source/fir8.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564262346 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir8:u_fir8\|fir_pe:u_fir_pe7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir8:u_fir8\|fir_pe:u_fir_pe7\|Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "Mult0" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745564263093 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir8:u_fir8\|fir_pe:u_fir_pe5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir8:u_fir8\|fir_pe:u_fir_pe5\|Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "Mult0" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745564263093 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir8:u_fir8\|fir_pe:u_fir_pe4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir8:u_fir8\|fir_pe:u_fir_pe4\|Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "Mult0" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745564263093 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir8:u_fir8\|fir_pe:u_fir_pe3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir8:u_fir8\|fir_pe:u_fir_pe3\|Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "Mult0" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745564263093 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir8:u_fir8\|fir_pe:u_fir_pe2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir8:u_fir8\|fir_pe:u_fir_pe2\|Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "Mult0" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745564263093 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir8:u_fir8\|fir_pe:u_fir_pe1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir8:u_fir8\|fir_pe:u_fir_pe1\|Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "Mult0" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745564263093 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745564263093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0 " "Instantiated megafunction \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263158 ""}  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745564263158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|multcore:mult_core fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/emulation/PSCE-TRANS/Altera/fir8_wrapper/db/add_sub_afh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745564263268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564263268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|altshift:external_latency_ffs fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0 " "Instantiated megafunction \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263283 ""}  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745564263283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|multcore:mult_core fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/emulation/PSCE-TRANS/Altera/fir8_wrapper/db/add_sub_bfh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745564263359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564263359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|altshift:external_latency_ffs fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\"" {  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0 " "Instantiated megafunction \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745564263369 ""}  } { { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745564263369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|multcore:mult_core fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/emulation/PSCE-TRANS/Altera/fir8_wrapper/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745564263449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564263449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|altshift:external_latency_ffs fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir8:u_fir8\|fir_pe:u_fir_pe4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" "" { Text "../../../../2-5_Lab3_FIR8/rtl_verilog/fir_pe.v" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564263455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745564264306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745564265211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745564265211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745564265379 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745564265379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "497 " "Implemented 497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745564265379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745564265379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745564265396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 15:57:45 2025 " "Processing ended: Fri Apr 25 15:57:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745564265396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745564265396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745564265396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745564265396 ""}
