
*** Running vivado
    with args -log dma_axis_ip_example_example_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_example_0_3.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dma_axis_ip_example_example_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anon/Desktop/hls_ip/ver_7'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dma_axis_ip_example_example_0_3
Command: synth_design -top dma_axis_ip_example_example_0_3 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122990
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1984.980 ; gain = 371.738 ; free physical = 3770 ; free virtual = 8188
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2961.723; parent = 1988.953; children = 972.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_example_0_3' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_3/synth/dma_axis_ip_example_example_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'example' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example.v:10]
INFO: [Synth 8-6157] synthesizing module 'example_control_s_axi' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_control_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'example_control_s_axi' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'example_flow_control_loop_pipe' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_flow_control_loop_pipe' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized0' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized0' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized1' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized1' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized2' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized2' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized3' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized3' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'example_regslice_both__parameterized4' [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example_regslice_both__parameterized4' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'example' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_example_0_3' (0#1) [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_3/synth/dma_axis_ip_example_example_0_3.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_control_s_axi.v:250]
WARNING: [Synth 8-7129] Port ap_done_int in module example_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module example_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module example_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2060.918 ; gain = 447.676 ; free physical = 3848 ; free virtual = 8267
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3033.691; parent = 2060.922; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2075.762 ; gain = 462.520 ; free physical = 3848 ; free virtual = 8267
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.535; parent = 2075.766; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2075.762 ; gain = 462.520 ; free physical = 3848 ; free virtual = 8267
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3048.535; parent = 2075.766; children = 972.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.762 ; gain = 0.000 ; free physical = 3844 ; free virtual = 8262
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_3/constraints/example_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_3/constraints/example_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.runs/dma_axis_ip_example_example_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.runs/dma_axis_ip_example_example_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.512 ; gain = 0.000 ; free physical = 3756 ; free virtual = 8174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2232.512 ; gain = 0.000 ; free physical = 3756 ; free virtual = 8174
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3861 ; free virtual = 8279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3861 ; free virtual = 8279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.runs/dma_axis_ip_example_example_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3861 ; free virtual = 8279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'example_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'example_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'example_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'example_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3839 ; free virtual = 8259
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 47    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_A_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '32' to '31' bits. [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_A_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '32' to '31' bits. [/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.gen/sources_1/bd/dma_axis_ip_example/ipshared/09ac/hdl/verilog/example_regslice_both.v:91]
WARNING: [Synth 8-7129] Port A_TDATA[31] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[4] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module example is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module example is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module example.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module example.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3821 ; free virtual = 8245
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.375; parent = 1244.504; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3693 ; free virtual = 8116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1562.610; parent = 1344.165; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3688 ; free virtual = 8112
Synthesis current peak Physical Memory [PSS] (MB): peak = 1564.585; parent = 1346.140; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3690 ; free virtual = 8113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1565.812; parent = 1347.366; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3699 ; free virtual = 8120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.329; parent = 1347.886; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3699 ; free virtual = 8120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.329; parent = 1347.886; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3699 ; free virtual = 8120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.397; parent = 1347.956; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3699 ; free virtual = 8120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.413; parent = 1347.972; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3699 ; free virtual = 8120
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.413; parent = 1347.972; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3697 ; free virtual = 8121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.429; parent = 1347.987; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     9|
|3     |LUT3 |   152|
|4     |LUT4 |    23|
|5     |LUT5 |    31|
|6     |LUT6 |    24|
|7     |FDRE |   297|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3697 ; free virtual = 8121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.460; parent = 1348.019; children = 218.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3173.270; parent = 2200.500; children = 972.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2232.512 ; gain = 462.520 ; free physical = 3748 ; free virtual = 8172
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2232.512 ; gain = 619.270 ; free physical = 3748 ; free virtual = 8172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.512 ; gain = 0.000 ; free physical = 3852 ; free virtual = 8276
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.512 ; gain = 0.000 ; free physical = 3790 ; free virtual = 8214
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 99586602
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2232.512 ; gain = 948.895 ; free physical = 4007 ; free virtual = 8430
INFO: [Common 17-1381] The checkpoint '/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.runs/dma_axis_ip_example_example_0_3_synth_1/dma_axis_ip_example_example_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dma_axis_ip_example_example_0_3, cache-ID = 6864eaf29ba7d771
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/anon/Desktop/masters_proj/PYNQ_tutorials/dma_hls_axis/myproj/project_1.runs/dma_axis_ip_example_example_0_3_synth_1/dma_axis_ip_example_example_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_axis_ip_example_example_0_3_utilization_synth.rpt -pb dma_axis_ip_example_example_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  5 13:02:04 2023...
