<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08624329-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08624329</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>12613541</doc-number>
<date>20091106</date>
</document-id>
</application-reference>
<us-application-series-code>12</us-application-series-code>
<us-term-of-grant>
<us-term-extension>422</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>01</class>
<subclass>L</subclass>
<main-group>29</main-group>
<subgroup>76</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>01</class>
<subclass>L</subclass>
<main-group>29</main-group>
<subgroup>94</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20120101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>01</class>
<subclass>L</subclass>
<main-group>31</main-group>
<subgroup>062</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>01</class>
<subclass>L</subclass>
<main-group>31</main-group>
<subgroup>113</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>01</class>
<subclass>L</subclass>
<main-group>31</main-group>
<subgroup>119</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>257384</main-classification>
<further-classification>257369</further-classification>
<further-classification>257640</further-classification>
<further-classification>257649</further-classification>
</classification-national>
<invention-title id="d2e53">Spacer-less low-K dielectric processes</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>6107667</doc-number>
<kind>A</kind>
<name>An et al.</name>
<date>20000800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>6613637</doc-number>
<kind>B1</kind>
<name>Lee et al.</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>6724051</doc-number>
<kind>B1</kind>
<name>Woo et al.</name>
<date>20040400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>6825529</doc-number>
<kind>B2</kind>
<name>Chidambarrao et al.</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>6974766</doc-number>
<kind>B1</kind>
<name>Huang</name>
<date>20051200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>438624</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>7253481</doc-number>
<kind>B2</kind>
<name>Wang et al.</name>
<date>20070800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257382</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>7445978</doc-number>
<kind>B2</kind>
<name>Teh et al.</name>
<date>20081100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>7495280</doc-number>
<kind>B2</kind>
<name>Lo</name>
<date>20090200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257314</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>2001/0041377</doc-number>
<kind>A1</kind>
<name>Ono</name>
<date>20011100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>438 14</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>2002/0042196</doc-number>
<kind>A1</kind>
<name>Lee</name>
<date>20020400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>438636</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>2003/0122627</doc-number>
<kind>A1</kind>
<name>Takahashi</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>331 57</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>2004/0155282</doc-number>
<kind>A1</kind>
<name>Kim</name>
<date>20040800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257315</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>2004/0171201</doc-number>
<kind>A1</kind>
<name>Gambino et al.</name>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>2004/0262692</doc-number>
<kind>A1</kind>
<name>Hareland et al.</name>
<date>20041200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
</us-references-cited>
<number-of-claims>18</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>257204</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257900</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257369</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257640</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257649</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257384</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>8</number-of-drawing-sheets>
<number-of-figures>10</number-of-figures>
</figures>
<us-related-documents>
<division>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>11447565</doc-number>
<date>20060605</date>
</document-id>
<parent-grant-document>
<document-id>
<country>US</country>
<doc-number>7615427</doc-number>
</document-id>
</parent-grant-document>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>12613541</doc-number>
</document-id>
</child-doc>
</relation>
</division>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20100059831</doc-number>
<kind>A1</kind>
<date>20100311</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Lee</last-name>
<first-name>Yong Meng</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Teh</last-name>
<first-name>Young Way</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="003" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Lai</last-name>
<first-name>Chung Woh</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="004" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Lin</last-name>
<first-name>Wenhe</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="005" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Lim</last-name>
<first-name>Khee Yong</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="006" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Tan</last-name>
<first-name>Wee Leng</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="007" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Koh</last-name>
<first-name>Hui Peng</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="008" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Sudijono</last-name>
<first-name>John</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
<us-applicant sequence="009" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Hsia</last-name>
<first-name>Liang Choo</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<residence>
<country>SG</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Lee</last-name>
<first-name>Yong Meng</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Teh</last-name>
<first-name>Young Way</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="003" designation="us-only">
<addressbook>
<last-name>Lai</last-name>
<first-name>Chung Woh</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="004" designation="us-only">
<addressbook>
<last-name>Lin</last-name>
<first-name>Wenhe</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="005" designation="us-only">
<addressbook>
<last-name>Lim</last-name>
<first-name>Khee Yong</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="006" designation="us-only">
<addressbook>
<last-name>Tan</last-name>
<first-name>Wee Leng</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="007" designation="us-only">
<addressbook>
<last-name>Koh</last-name>
<first-name>Hui Peng</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="008" designation="us-only">
<addressbook>
<last-name>Sudijono</last-name>
<first-name>John</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
<inventor sequence="009" designation="us-only">
<addressbook>
<last-name>Hsia</last-name>
<first-name>Liang Choo</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Horizon IP Pte. Ltd.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>GLOBALFOUNDRIES Singapore Pte. Ltd.</orgname>
<role>03</role>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Tran</last-name>
<first-name>Thien F</first-name>
<department>2895</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A first example embodiment provides a method of removing first spacers from gates and incorporating a low-k material into the ILD layer to increase device performance. A second example embodiment comprises replacing the first spacers after silicidation with low-k spacers. This serves to reduce the parasitic capacitances. Also, by implementing the low-k spacers only after silicidation, the embodiments' low-k spacers are not compromised by multiple high dose ion implantations and resist strip steps. The example embodiments can improve device performance, such as the performance of a rim oscillator.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="124.63mm" wi="265.09mm" file="US08624329-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="239.95mm" wi="177.55mm" orientation="landscape" file="US08624329-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="253.92mm" wi="194.06mm" orientation="landscape" file="US08624329-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="259.93mm" wi="101.26mm" orientation="landscape" file="US08624329-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="259.16mm" wi="131.32mm" orientation="landscape" file="US08624329-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="255.69mm" wi="118.70mm" orientation="landscape" file="US08624329-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="257.81mm" wi="129.62mm" orientation="landscape" file="US08624329-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="273.56mm" wi="121.50mm" orientation="landscape" file="US08624329-20140107-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="265.51mm" wi="125.73mm" orientation="landscape" file="US08624329-20140107-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading>
<p id="p-0002" num="0001">This application is a divisional application which claims benefit of copending U.S. patent application Ser. No. 11/447,565, filed on Jun. 5, 2006. All disclosures are incorporated herewith by reference.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">BACKGROUND OF INVENTION</heading>
<p id="p-0003" num="0002">1) Field of the Invention</p>
<p id="p-0004" num="0003">This invention relates generally to the fabrication of semiconductor devices and more particularly to the fabrication of a MOS transistor without spacers and using low k materials.</p>
<p id="p-0005" num="0004">2) Description of the Prior Art</p>
<p id="p-0006" num="0005">Fabrication of semiconductor devices, such as metal oxide semiconductor field effect transistors (MOSFET) and complementary metal oxide semiconductor (CMOS) integrated circuits, involves numerous processing steps. Each step may potentially have an adverse effect on one or more device components.</p>
<p id="p-0007" num="0006">In a typical MOSFET, a source and a drain are formed in an active region of a semiconductor layer by implanting N-type or P-type impurities in a layer of semiconductor material. Disposed between the source and drain is a body region. Disposed above the body region is a gate electrode. The gate electrode and the body are spaced apart by a gate dielectric layer. It is noted that MOSFETs can be formed in bulk format (for example, the active region being formed in a silicon substrate) or in a semiconductor-on-insulator (SOI) format (for example, in a silicon film that is disposed on a insulating layer that is, in turn, disposed on a silicon substrate).</p>
<p id="p-0008" num="0007">A pervasive trend in modern integrated circuit manufacture is to produce transistors, and the structural features thereof, that are as small as possible. A factor in device performance is the capacitance of the elements of the circuit. Techniques are need to reduce capacitance.</p>
<p id="p-0009" num="0008">The importance of overcoming the various deficiencies noted above is evidenced by the extensive technological development directed to the subject, as documented by the relevant patent and technical literature. The closest and apparently more relevant technical developments in the patent literature can be gleaned by considering the following.</p>
<p id="p-0010" num="0009">U.S. Pat. No. 6,613,637: Composite spacer scheme with low overlapped parasitic capacitance&#x2014;Formation of composite spacer in semiconductor device, e.g. metal oxide semiconductor field effect transistor device, by depositing low dielectric constant spacer layer on first spacer layer, and anisotropically etching the combined layers&#x2014;Inventor: Lee, et al.</p>
<p id="p-0011" num="0010">US20040171201A1: Low K-gate spacers by fluorine implantation&#x2014;Fabrication of metal oxide semiconductor field effect transistor device involves performing fluorine implant through silicon nitride etch stop layer and into oxide gate sidewall spacers to form fluorine doped oxide gate sidewall spacers&#x2014;Inventor: Gambino, Jeffrey P.</p>
<p id="p-0012" num="0011">U.S. Pat. No. 6,724,051: Nickel silicide process using non-reactive spacer&#x2014;Inventor: Woo, et al.</p>
<p id="p-0013" num="0012">U.S. Pat. No. 6,107,667: MOS transistor with low-k spacer to suppress capacitive coupling between gate and source/drain extensions&#x2014;Fabrication of an ultra large scale integration metal oxide semiconductor field effect transistor, involves providing a low-k spacer to suppress capacitive coupling between gate and source/drain extensions Inventor: An, et al.</p>
<p id="p-0014" num="0013">US20040262692A1: Nonplanar device with stress incorporation layer and method of fabrication&#x2014;Inventor: Hareland, et al.</p>
<p id="p-0015" num="0014">U.S. Pat. No. 6,825,529 Stress inducing spacers&#x2014;Spacer structure for semiconductor devices formed in substrate, has two spacer structures, each comprising stress inducing material adjacent to both sidewall of one of device's gate terminal and its channel which applies mechanical stress&#x2014;Inventor: Chidambarrao</p>
<heading id="h-0003" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0016" num="0015">The example embodiments of the present invention provide structures and methods of manufacturing a CMOS transistor which is characterized as follows.</p>
<p id="p-0017" num="0016">A first example embodiment comprises some of the following steps. We provide a gate dielectric and a gate over a substrate. We form first spacers on the gate sidewalls. We form a first dielectric layer over the substrate. We form a non-conformal dielectric layer over the first dielectric layer. We then remove a first thickness of the non-conformal dielectric layer to expose the first dielectric layer over the first spacers. We remove the first dielectric layer over the first spacers. We remove the first spacers. We form a contact etch stop layer over the substrate surface. We form a low K dielectric layer over the substrate surface. We form interconnects to the source/drain regions adjacent to the gate.</p>
<p id="p-0018" num="0017">A second example embodiment comprises some of the following steps. We provide a gate dielectric and a gate over a substrate. We form first spacers on the gate sidewalls. We form a first dielectric layer over the substrate. We form a non-conformal dielectric layer over the first dielectric layer. We then remove a first thickness of the non-conformal dielectric layer to expose the first dielectric layer over the first spacers. We remove the first dielectric layer over the first spacers. We remove the first spacers. We form low K spacers on the gate. We form a second etch stop layer over the substrate surface. We form an ILD layer over the second etch stop layer. We form interconnects to the source/drain regions.</p>
<p id="p-0019" num="0018">The invention also comprises example embodiments of devices of the method example embodiments at all stages.</p>
<p id="p-0020" num="0019">The above and below advantages and features are of representative embodiments only, and are not exhaustive and/or exclusive. They are presented only to assist in understanding the invention. It should be understood that they are not representative of all the inventions defined by the claims, to be considered limitations on the invention as defined by the claims, or limitations on equivalents to the claims. For instance, some of these advantages may be mutually contradictory, in that they cannot be simultaneously present in a single embodiment. Similarly, some advantages are applicable to one aspect of the invention, and inapplicable to others. Furthermore, certain aspects of the claimed invention have not been discussed herein. However, no inference should be drawn regarding those discussed herein relative to those not discussed herein other than for purposes of space and reducing repetition. Thus, this summary of features and advantages should not be considered dispositive in determining equivalence. Additional features and advantages of the invention will become apparent in the following description, from the drawings, and from the claims.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0021" num="0020">The features and advantages of a semiconductor device according to the present invention and further details of a process of fabricating such a semiconductor device in accordance with the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIGS. 1 through 5</figref> and <b>6</b>A and <b>7</b>A are cross sectional views for illustrating a first example method of the invention for forming a semiconductor device.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIGS. 1 through 5</figref> and <b>6</b>B, <b>7</b>B and <b>8</b> are cross sectional views for illustrating a second example method of the invention for forming a semiconductor device.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION OF THE EXAMPLE EMBODIMENTS</heading>
<heading id="h-0006" level="1">I. First Example Embodiment</heading>
<p id="p-0024" num="0023">The example embodiments of the present invention will be described in detail with reference to the accompanying drawings. The first example embodiment provides a method of removing spacer from gates and incorporating a low-k material in the ILD layer to increase device performance. An example of an device whose performance is increased is the ring oscillator. Preferably, the source drain regions have a silicide contact layer thereover. An aspect of the embodiment removes spaces from a gate and forms a low K ILD layer near the gate. The first example embodiment also includes device/structure embodiments.</p>
<p id="p-0025" num="0024">A. Substrate Having a NFET Region, a PFET Region and a Peripheral Region</p>
<p id="p-0026" num="0025">As shown in <figref idref="DRAWINGS">FIG. 1</figref>, we provide a substrate <b>10</b> having a NFET region <b>12</b>, a PFET region <b>14</b> and a peripheral region <b>16</b>. The substrate can have isolation region(s) <b>24</b> at least between the NFET region <b>12</b>, the PFET region <b>14</b> and the peripheral region <b>16</b>. <figref idref="DRAWINGS">FIG. 1</figref> shows isolation regions <b>24</b> also between the PFET and NFET regions.</p>
<p id="p-0027" num="0026">In the NFET region, we provide a NFET gate dielectric <b>29</b>, NFET gate <b>30</b>, NFET cap <b>32</b> (e.g., silicide), a NFET spacers on the NFET gate <b>30</b> sidewalls; NFET source/drain regions <b>25</b> in the NFET region adjacent to the NFET spacers <b>26</b>. The spacers can be comprised of one or more layer or different materials.</p>
<p id="p-0028" num="0027">We provide NFET S/D silicide regions <b>26</b> over the NFET source/drain regions <b>25</b> and the NFET cap <b>32</b> preferably comprised of silicide.</p>
<p id="p-0029" num="0028">In the PFET region <b>14</b>, we provide a PFET gate dielectric <b>37</b>, PFET gate <b>38</b>, PFET cap <b>40</b>, and PFET spacers <b>36</b> on the PFET gate <b>38</b> sidewalls. We provide PFET source/drain regions <b>33</b> in the PFET region <b>14</b> adjacent to the PFET spacers <b>36</b>. PFET S/D silicide regions <b>34</b> are formed over the PFET source/drain regions <b>33</b>. The PFET cap <b>40</b> is preferably comprised of silicide.</p>
<p id="p-0030" num="0029">The spacers can be comprised of one or more layer or different materials.</p>
<p id="p-0031" num="0030">In the peripheral region <b>16</b>, we provide peripheral gate structures <b>49</b> over the peripheral region <b>16</b>. The peripheral gate structures are comprised of a peripheral gate <b>40</b>, peripheral spacer <b>44</b> and peripheral cap <b>48</b>. The peripheral gate structures are examples of routing poly gate. In this case, the gate-gate pitch is tighter hence the potential capacitance reduction from changing the nitride to a low-k spacer may be greater. The interconnecting poly can have a high poly-poly intra-capacitance that can potentially adversely affect circuit performance. The gates in the peripheral region can be part of the ring oscillator device.</p>
<p id="p-0032" num="0031">The substrate has an (peripheral) isolation region <b>24</b> over at least a portion of the peripheral region <b>16</b>, and the peripheral gate structure <b>49</b> is over the isolation region.</p>
<p id="p-0033" num="0032">The structures can be made using a salicide process.</p>
<p id="p-0034" num="0033">B. Form a First Dielectric Layer</p>
<p id="p-0035" num="0034">Referring to <figref idref="DRAWINGS">FIG. 2</figref>, we form a first dielectric layer <b>52</b> over the substrate <b>10</b> at least the NFET region <b>12</b>, the PFET region <b>14</b> and the peripheral region <b>16</b>. The first dielectric layer is preferably conformal so that the first dielectric layer has about the same thickness over vertical and horizontal surfaces.</p>
<p id="p-0036" num="0035">The first dielectric layer <b>52</b> can be comprised of oxide, undoped oxide or a doped oxide; and preferably of undoped oxide; and can have a thickness between 50 and 100 angstroms.</p>
<p id="p-0037" num="0036">C. Non-Conformal Dielectric Layer</p>
<p id="p-0038" num="0037">We then form a non-conformal dielectric layer <b>54</b> over the conformal dielectric layer <b>52</b>. The non-conformal dielectric layer <b>54</b> preferably has a etch selectivity to the conformal dielectric layer. The etch selectivity can be greater than 2:1.</p>
<p id="p-0039" num="0038">The non-conformal dielectric layer can be comprised of nitride, SiON or SiC; and preferably of PECVD nitride or a HDP nitride.</p>
<p id="p-0040" num="0039">The non-conformal dielectric layer <b>54</b> is thicker over the PFET cap <b>40</b> and NFET cap <b>32</b> and the substrate (such as a thickness between 200 and 600 A (angstroms)) than over the PFET and NFET spacers <b>36</b> <b>28</b> sidewalls (for example a thickness between 50 and 150 A (angstroms)). Preferably the ratio between the non-conformal layer <b>54</b> thickness above the FETs &#x26; substrate to the thickness over the spacers/sidewalls is at least about 2:1 (e.g., between 1.5:1 and 5:1) and most preferably greater than 4:1.</p>
<p id="p-0041" num="0040">The non-conformal dielectric layer <b>54</b> can be thicker over approximately horizontal surfaces than over sloped or vertical surfaces.</p>
<p id="p-0042" num="0041">In a non-uniform (non-conformal) deposition process, the deposition is more directional (top down deposits faster than horizontal).</p>
<p id="p-0043" num="0042">D. Remove a First Thickness of the Non-Conformal Dielectric Layer in the NFET Region to Expose the Conformal Dielectric Layer Over the Spacers</p>
<p id="p-0044" num="0043">As shown in <figref idref="DRAWINGS">FIG. 3</figref>, we remove a first thickness (e.g., portion) of the non-conformal nitride layer <b>54</b> in the NFET region <b>12</b>, preferably using an anisotropic etch, to expose the conformal dielectric layer <b>52</b> over the spacers <b>28</b> <b>36</b> <b>44</b>.</p>
<p id="p-0045" num="0044">The first thickness is between about 33 and 66% of the maximum thickness of the non-conformal layer <b>54</b>.</p>
<p id="p-0046" num="0045">E. Remove the conformal dielectric layer over the PFET spacers, NFET Spacers and Peripheral Spacers</p>
<p id="p-0047" num="0046">As shown in <figref idref="DRAWINGS">FIG. 4</figref>, we also remove the conformal dielectric layer <b>52</b> over the PFET spacers <b>36</b>, NFET spacers <b>28</b> and peripheral spacers <b>54</b>. The conformal dielectric layer <b>52</b> can be removed with a selective etch to the underlying layers. The remaining non-conformal layer <b>54</b> is used as an etch mask.</p>
<p id="p-0048" num="0047">F. Remove the Spacers</p>
<p id="p-0049" num="0048">Referring to <figref idref="DRAWINGS">FIG. 5</figref>, we remove the remove the PFET spacers <b>36</b>, NFET spacers <b>28</b> and peripheral spacers <b>54</b>. The spacers can be removed using a selective isotropic etch, such as hot phosphoric acid or HF/EG (Ethylene Gycol). The remaining dielectric layer <b>52</b> is used as an etch mask. The silicide regions are protected from the spacer etch by the overlying first dielectric layer <b>52</b>.</p>
<p id="p-0050" num="0049">G. Form a Contact Etch Stop Layer</p>
<p id="p-0051" num="0050">Referring to <figref idref="DRAWINGS">FIG. 6A</figref>, we can form a contact etch stop layer <b>56</b> over the substrate surface.</p>
<p id="p-0052" num="0051">The contact etch stop layer <b>56</b> can be comprised of SiN, SiC, or SiON and is preferably comprised of SiN; and can have a thickness about between 100 and 1000 (A) Angstroms.</p>
<p id="p-0053" num="0052">H. Form a Low K Dielectric Layer Over the Substrate Surface</p>
<p id="p-0054" num="0053">Still referring to <figref idref="DRAWINGS">FIG. 6A</figref>, we form a low k dielectric layer <b>60</b> over the substrate surface. The low k dielectric layer can have a dielectric constant (k) between 3.7 and 1.0; and preferably a K less than 3.0.</p>
<p id="p-0055" num="0054">The low K dielectric layer <b>60</b> can be comprised of fluorine-doped silicare glass (e.g., FSG, k=3.2), carbon doped CVD oxides (e.g., k=2.7), inorganic spin on films such as hydrogen silsesquioxane (e.g., HSQ, k=2.9) and methylsilsesquioxane (e.g., MSQ, k=2.6) and organic spin-on films (such as SiLK (k=2.65)) or porous methylsilsesquioxane (e.g., porous SiLK (k=1.5).</p>
<p id="p-0056" num="0055">I. Complete the Devices</p>
<p id="p-0057" num="0056">Referring to <figref idref="DRAWINGS">FIG. 7A</figref>, we form contacts/interconnects <b>68</b> <b>64</b> to the NFET and PFET source/drain regions <b>25</b> <b>33</b> and to the gates (not shown).</p>
<p id="p-0058" num="0057">The devices can be completed using convention processes.</p>
<p id="h-0007" num="0000">Non-Limiting Example Benefits of the Some Features of the First Embodiment</p>
<p id="p-0059" num="0058">The first example embodiment provides a method of removing spacers from gates (e.g, poly rings) and incorporating a low-k material ILD layer to increase device performance. An example of an device whose performance is increased is the ring oscillator. The gates in the peripheral region can be part of the ring oscillator. The ring oscillator performance can be increased because delay is a function of R (resistance)*C (capacitance). Hence, the lower the parasitic capacitance, the lower the delay, which translates to faster speed. Preferably, the source drain regions have a silicide contact layer thereover. The silicide contact layer can serve as an etch stop to prevent the contact etch from gouging into the silicide). The silicide regions reduce the resistance, thus can reducing delay). An embodiment removes spacers from the gate and forms a low K ILD layer near the gate.</p>
<heading id="h-0008" level="1">II. Second Example Embodiment</heading>
<heading id="h-0009" level="1">Form Low-K Spacers</heading>
<p id="p-0060" num="0059">The second example embodiment of the invention incorporates low-k spacers by replacing the traditional spacers after silicidation serves to reduce the parasitic capacitances thereby improving ring oscillator performance. Also, by implementing the low-k spacers only after silicidation, the low-k spacers are not compromised by multiple high dose ion implantations and resist strip steps. The second example embodiment also includes device/structure embodiments.</p>
<p id="p-0061" num="0060">The example process for the second embodiment is similar to the first embodiment from <figref idref="DRAWINGS">FIGS. 1 to 5</figref>. <figref idref="DRAWINGS">FIGS. 1 to 5</figref> and <b>6</b>B, <b>7</b>B and <b>8</b> show an example of the second example embodiment.</p>
<p id="p-0062" num="0061">A. Form a Low K Etch Stop Layer Over the Substrate Surface</p>
<p id="p-0063" num="0062">Referring to <figref idref="DRAWINGS">FIG. 6B</figref>, we form a low k etch stop layer <b>154</b> over the substrate surface.</p>
<p id="p-0064" num="0063">The low k etch stop layer <b>154</b> can be comprised of SiC, carbon doped SiN or SiN and more preferably comprised of SiC; and can have a thickness between 50 and 300 angstroms.</p>
<p id="p-0065" num="0064">B. Form a Low K Dielectric Layer</p>
<p id="p-0066" num="0065">Next, we form a low k dielectric layer <b>158</b> over the substrate surface. The low k dielectric layer <b>158</b> can have a dielectric k between 3.7 and 1.0 and more preferably less than 3.0.</p>
<p id="p-0067" num="0066">The low k dielectric layer <b>158</b> can be comprised of fluorine-doped silicate glass (e.g., FSG, k=3.2), carbon doped CVD oxides (e.g., k=2.7), inorganic spin on films such as hydrogen silsesquioxane (e.g., HSQ, k=2.9) and methylsilsesquioxane (e.g., MSQ, k=2.6) and organic spin-on films (such as SiLK (k=2.65)) and porous methylsilsesquioxane (e.g., SiLK (k=1.5); and can have a thickness between 300 and 1000 angstroms.</p>
<p id="p-0068" num="0067">C. Form Low K Spacers on the NFET, PFET and Peripheral Gates</p>
<p id="p-0069" num="0068">Referring to <figref idref="DRAWINGS">FIG. 7B</figref>, we anisotropically etch the low k dielectric layer to form low K spacers <b>158</b> on the NFET, PFET and peripheral gates <b>30</b> <b>38</b> <b>46</b>.</p>
<p id="p-0070" num="0069">The anisotropic etch stops on the low k etch stop layer <b>154</b> thereby protecting the silicide regions <b>26</b> <b>36</b>.</p>
<p id="p-0071" num="0070">D. Form a Second Etch Stop Layer</p>
<p id="p-0072" num="0071">As shown in <figref idref="DRAWINGS">FIG. 8</figref>, we form a (optional) second etch stop layer <b>162</b> over the substrate surface.</p>
<p id="p-0073" num="0072">The second etch stop layer <b>162</b> can be comprised of SiN, carbon doped SiN or SiC and is preferably comprised of SiN and can have a thickness between 200 and 800 angstroms. The second etch stop layer is preferably used as an etch stop for subsequent the contact via opening etch through the ILD layer.</p>
<p id="p-0074" num="0073">E. Form IILD Layer</p>
<p id="p-0075" num="0074">As shown in <figref idref="DRAWINGS">FIG. 8</figref>, we form an interlevel dielectric (ILD) layer <b>168</b> over the substrate surface. The ILD layer can be comprised of silicon dioxide, doped silicon dioxides and low-k dielectrics.</p>
<p id="p-0076" num="0075">F. Form Contacts/Interconnects</p>
<p id="p-0077" num="0076">We form contact openings thru the ILD layer, contact etch stop layer, conformal dielectric layer <b>52</b>A to expose the S/D silicide and gate silicide regions.</p>
<p id="p-0078" num="0077">Next, we form contacts <b>172</b> and interconnects <b>174</b> to the NFET and PFET source/drain regions <b>25</b> <b>33</b> and gates (not shown).</p>
<p id="p-0079" num="0078">G. Some Non-Limiting Benefits of the Second Example Embodiment</p>
<p id="p-0080" num="0079">The second example embodiment of the invention incorporates low-k spacers by replacing the traditional spacers after silicidation serves to reduce the parasitic capacitances thereby improving ring oscillator performance. Traditional spacers with SiN have high k value which increases the parasitic capacitance and in turn increases the circuit delay (delay=R*C). Also, by implementing the embodiment's low-k spacers only after silicidation, the embodiment's low-k spacers are not compromised by multiple high dose ion implantations and resist strip steps which could reduce the effectiveness of the low-k material.</p>
<p id="p-0081" num="0080">H. Non-Limiting Example Embodiments</p>
<p id="p-0082" num="0081">Although this invention has been described relative to specific insulating materials, conductive materials and apparatuses for depositing and etching these materials, it is not limited to the specific materials or apparatuses but only to their specific characteristics, such as conformal and nonconformal, and capabilities, such as depositing and etching, and other materials and apparatus can be substituted as is well understood by those skilled in the microelectronics arts after appreciating the present invention</p>
<p id="p-0083" num="0082">Given the variety of embodiments of the present invention just described, the above description and illustrations show not be taken as limiting the scope of the present invention defined by the claims.</p>
<p id="p-0084" num="0083">While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention. It is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A semiconductor device comprising:
<claim-text>a substrate prepared with a device region;</claim-text>
<claim-text>a transistor in the device region, the transistor includes a gate stack on the substrate and source/drain (S/D) diffusion regions adjacent to the gate stack, the S/D regions include main S/D portions and offset S/D portions, the offset S/D portions are adjacent to exposed gate sidewalls of the gate stack and the main S/D portions are distal from the exposed gate sidewalls separated by the offset S/D portions;</claim-text>
<claim-text>a patterned dielectric layer disposed over the device region on the main S/D portions without covering the offset S/D portions; and</claim-text>
<claim-text>an etch stop layer over the substrate in the device region, the etch stop layer covering the gate stack and S/D regions, including the patterned dielectric layer.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The device of <claim-ref idref="CLM-00001">claim 1</claim-ref> comprises silicide contacts in the main S/D portions below the patterned dielectric layer.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The device of <claim-ref idref="CLM-00001">claim 1</claim-ref> comprises a ring oscillator device.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The device of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the patterned dielectric layer does not cover a top of the gate stack.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The device of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein the etch stop layer comprises a low k etch stop layer.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The device of <claim-ref idref="CLM-00005">claim 5</claim-ref> comprises low k dielectric sidewall spacers disposed on the etch stop layer on sidewalls of the gate stack.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The device of <claim-ref idref="CLM-00005">claim 5</claim-ref> comprises:
<claim-text>a low k dielectric layer over the device region covering the etch stop layer; and</claim-text>
<claim-text>interconnects to the S/D regions.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. A semiconductor device comprises:
<claim-text>a substrate having a FET region and a peripheral region;</claim-text>
<claim-text>a first transistor in the FET region, wherein the first transistor comprises
<claim-text>a first gate with first gate sidewalls, and</claim-text>
<claim-text>first S/D regions adjacent to the first gate, wherein the S/D regions include first main S/D portions and first offset S/D portions, the first offset S/D portions are adjacent to the first gate sidewalls and the first main S/D portions are distal from the first gate sidewalls separated by the first offset S/D portions;</claim-text>
</claim-text>
<claim-text>peripheral gate structures on the substrate in the peripheral region;</claim-text>
<claim-text>a patterned dielectric layer disposed over FET region on the first main S/D portions and not on the first gate sidewalls and the offset S/D portions of the source/drain regions; and</claim-text>
<claim-text>an etch stop layer over the substrate in the FET and peripheral regions, the etch stop layer covering the first gate and S/D regions, including the patterned dielectric layer and the peripheral gate structures.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The device of <claim-ref idref="CLM-00008">claim 8</claim-ref> comprises silicide contacts in the first main S/D portions below the patterned dielectric layer.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The device of <claim-ref idref="CLM-00008">claim 8</claim-ref> comprises a ring oscillator device.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The device of <claim-ref idref="CLM-00008">claim 8</claim-ref> wherein the patterned dielectric layer does not cover a top of the first gate.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The device of <claim-ref idref="CLM-00008">claim 8</claim-ref> wherein the etch stop layer comprises a low k etch stop layer.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The device of <claim-ref idref="CLM-00012">claim 12</claim-ref> comprises low k dielectric sidewall spacers disposed on the etch stop layer on the first gate sidewalls of the first gate.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The device of <claim-ref idref="CLM-00013">claim 13</claim-ref> comprises:
<claim-text>a low k dielectric layer over the device region covering the etch stop layer; and</claim-text>
<claim-text>interconnects to the S/D regions.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. A device comprising:
<claim-text>a substrate with a transistor, wherein the transistor includes
<claim-text>a gate stack on the substrate, and</claim-text>
<claim-text>S/D regions adjacent to the gate stack, the S/D regions include main S/D portions and offset S/D portions, the offset S/D portions are adjacent to exposed gate sidewalls of the gate stack and the main S/D portions are separated from the exposed gate sidewalls by the offset S/D portions;</claim-text>
</claim-text>
<claim-text>a patterned dielectric layer disposed over device region on the main S/D portions without covering the offset S/D portions; and</claim-text>
<claim-text>an etch stop layer over the substrate in the device region, the etch stop layer covering the gate stack and S/D regions, including the patterned dielectric layer.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The device of <claim-ref idref="CLM-00015">claim 15</claim-ref> wherein the etch stop layer comprises a low k etch stop layer.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The device of <claim-ref idref="CLM-00016">claim 16</claim-ref> comprises low k dielectric sidewall spacers disposed on the etch stop layer on sidewalls of the gate stack.</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The device of <claim-ref idref="CLM-00015">claim 15</claim-ref> comprises:
<claim-text>a low k dielectric layer over the device region covering the etch stop layer; and</claim-text>
<claim-text>interconnects to the S/D regions. </claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
