$date
	Thu Mar 13 22:17:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main_wrap_tb $end
$var reg 1 ! clk $end
$scope module uut $end
$var wire 1 " IF_ID_Write $end
$var wire 1 # PCsrc $end
$var wire 1 $ PCsrc_not $end
$var wire 1 ! clk $end
$var wire 1 % zero $end
$var wire 5 & rs2 [4:0] $end
$var wire 5 ' rs1 [4:0] $end
$var wire 64 ( readdata [63:0] $end
$var wire 64 ) read2 [63:0] $end
$var wire 64 * read1 [63:0] $end
$var wire 5 + rd [4:0] $end
$var wire 64 , pcplus4 [63:0] $end
$var wire 64 - pc_mux_out [63:0] $end
$var wire 64 . pc_branch [63:0] $end
$var wire 1 / overflow $end
$var wire 7 0 opcode [6:0] $end
$var wire 32 1 instruct [31:0] $end
$var wire 64 2 immediate [63:0] $end
$var wire 3 3 funct3 [2:0] $end
$var wire 64 4 final_write_data [63:0] $end
$var wire 64 5 buffer [63:0] $end
$var wire 2 6 aluop_final [1:0] $end
$var wire 2 7 aluop [1:0] $end
$var wire 64 8 alu_source2 [63:0] $end
$var wire 64 9 alu_source1 [63:0] $end
$var wire 64 : alu_result [63:0] $end
$var wire 4 ; alu_control [3:0] $end
$var wire 1 < WB_RegWrite $end
$var wire 64 = WB_ReadData [63:0] $end
$var wire 5 > WB_Rd [4:0] $end
$var wire 1 ? WB_MemtoReg $end
$var wire 64 @ WB_ALUResult [63:0] $end
$var wire 1 A RegWrite_final $end
$var wire 1 B RegWrite $end
$var wire 1 C PCWrite $end
$var wire 1 D MemtoReg_final $end
$var wire 1 E MemtoReg $end
$var wire 1 F MemWrite_final $end
$var wire 1 G MemWrite $end
$var wire 1 H MemRead_final $end
$var wire 1 I MemRead $end
$var wire 1 J MEM_Zero $end
$var wire 1 K MEM_RegWrite $end
$var wire 64 L MEM_ReadData2 [63:0] $end
$var wire 5 M MEM_Rd [4:0] $end
$var wire 64 N MEM_PC [63:0] $end
$var wire 1 O MEM_MemtoReg $end
$var wire 1 P MEM_MemWrite $end
$var wire 1 Q MEM_MemRead $end
$var wire 1 R MEM_Branch $end
$var wire 64 S MEM_ALUResult [63:0] $end
$var wire 1 T IF_ID_Write_inter $end
$var wire 64 U ID_PC [63:0] $end
$var wire 32 V ID_Instruction [31:0] $end
$var wire 2 W ForwardB [1:0] $end
$var wire 2 X ForwardA [1:0] $end
$var wire 1 Y EX_func7 $end
$var wire 3 Z EX_func3 [2:0] $end
$var wire 5 [ EX_Rs2 [4:0] $end
$var wire 5 \ EX_Rs1 [4:0] $end
$var wire 1 ] EX_RegWrite $end
$var wire 64 ^ EX_ReadData2 [63:0] $end
$var wire 64 _ EX_ReadData1 [63:0] $end
$var wire 5 ` EX_Rd [4:0] $end
$var wire 64 a EX_PC [63:0] $end
$var wire 1 b EX_MemtoReg $end
$var wire 1 c EX_MemWrite $end
$var wire 1 d EX_MemRead $end
$var wire 64 e EX_Immediate [63:0] $end
$var wire 1 f EX_Branch $end
$var wire 1 g EX_ALUSrc $end
$var wire 2 h EX_ALUOp [1:0] $end
$var wire 1 i ControlMux $end
$var wire 1 j Branch_final $end
$var wire 1 k Branch $end
$var wire 1 l ALUsrc_final $end
$var wire 1 m ALUsrc $end
$var reg 64 n pc_add [63:0] $end
$scope module ControlUnit_uut $end
$var wire 7 o opcode [6:0] $end
$var reg 2 p ALUOp [1:0] $end
$var reg 1 m ALUSrc $end
$var reg 1 k Branch $end
$var reg 1 I MemRead $end
$var reg 1 G MemWrite $end
$var reg 1 E MemtoReg $end
$var reg 1 B RegWrite $end
$upscope $end
$scope module EX_MEM_Reg_uut $end
$var wire 64 q EX_PC [63:0] $end
$var wire 1 ! clk $end
$var wire 1 % EX_Zero $end
$var wire 1 ] EX_RegWrite $end
$var wire 64 r EX_ReadData2 [63:0] $end
$var wire 5 s EX_Rd [4:0] $end
$var wire 1 b EX_MemtoReg $end
$var wire 1 c EX_MemWrite $end
$var wire 1 d EX_MemRead $end
$var wire 1 f EX_Branch $end
$var wire 64 t EX_ALUResult [63:0] $end
$var reg 64 u MEM_ALUResult [63:0] $end
$var reg 1 R MEM_Branch $end
$var reg 1 Q MEM_MemRead $end
$var reg 1 P MEM_MemWrite $end
$var reg 1 O MEM_MemtoReg $end
$var reg 64 v MEM_PC [63:0] $end
$var reg 5 w MEM_Rd [4:0] $end
$var reg 64 x MEM_ReadData2 [63:0] $end
$var reg 1 K MEM_RegWrite $end
$var reg 1 J MEM_Zero $end
$upscope $end
$scope module ForwardingUnit_uut $end
$var wire 1 K MEM_RegWrite $end
$var wire 5 y MEM_rd [4:0] $end
$var wire 5 z WB_rd [4:0] $end
$var wire 1 < WB_RegWrite $end
$var wire 5 { EX_rs2 [4:0] $end
$var wire 5 | EX_rs1 [4:0] $end
$var reg 2 } ForwardA [1:0] $end
$var reg 2 ~ ForwardB [1:0] $end
$upscope $end
$scope module HazardDetectionUnit_uut $end
$var wire 5 !" ID_rs1 [4:0] $end
$var wire 5 "" ID_rs2 [4:0] $end
$var wire 5 #" EX_rd [4:0] $end
$var wire 1 d EX_MemRead $end
$var reg 1 i ControlMux $end
$var reg 1 T IF_ID_Write $end
$var reg 1 C PCWrite $end
$upscope $end
$scope module ID_EX_Reg_uut $end
$var wire 2 $" ID_ALUOp [1:0] $end
$var wire 1 l ID_ALUSrc $end
$var wire 1 j ID_Branch $end
$var wire 1 H ID_MemRead $end
$var wire 1 F ID_MemWrite $end
$var wire 1 D ID_MemtoReg $end
$var wire 5 %" ID_Rd [4:0] $end
$var wire 1 A ID_RegWrite $end
$var wire 5 &" ID_Rs1 [4:0] $end
$var wire 5 '" ID_Rs2 [4:0] $end
$var wire 1 ! clk $end
$var wire 1 # flush $end
$var wire 3 (" func3 [2:0] $end
$var wire 1 )" func7 $end
$var wire 64 *" ID_ReadData2 [63:0] $end
$var wire 64 +" ID_ReadData1 [63:0] $end
$var wire 64 ," ID_PC [63:0] $end
$var wire 64 -" ID_Immediate [63:0] $end
$var reg 2 ." EX_ALUOp [1:0] $end
$var reg 1 g EX_ALUSrc $end
$var reg 1 f EX_Branch $end
$var reg 64 /" EX_Immediate [63:0] $end
$var reg 1 d EX_MemRead $end
$var reg 1 c EX_MemWrite $end
$var reg 1 b EX_MemtoReg $end
$var reg 64 0" EX_PC [63:0] $end
$var reg 5 1" EX_Rd [4:0] $end
$var reg 64 2" EX_ReadData1 [63:0] $end
$var reg 64 3" EX_ReadData2 [63:0] $end
$var reg 1 ] EX_RegWrite $end
$var reg 5 4" EX_Rs1 [4:0] $end
$var reg 5 5" EX_Rs2 [4:0] $end
$var reg 3 6" EX_func3 [2:0] $end
$var reg 1 Y EX_func7 $end
$upscope $end
$scope module IF_ID_Reg_uut $end
$var wire 1 " IF_ID_Write $end
$var wire 64 7" IF_PC [63:0] $end
$var wire 1 ! clk $end
$var wire 1 # flush $end
$var wire 32 8" IF_Instruction [31:0] $end
$var reg 32 9" ID_Instruction [31:0] $end
$var reg 64 :" ID_PC [63:0] $end
$upscope $end
$scope module MEM_WB_Reg_uut $end
$var wire 64 ;" MEM_ALUResult [63:0] $end
$var wire 1 O MEM_MemtoReg $end
$var wire 5 <" MEM_Rd [4:0] $end
$var wire 1 K MEM_RegWrite $end
$var wire 1 ! clk $end
$var wire 64 =" readdata [63:0] $end
$var reg 64 >" WB_ALUResult [63:0] $end
$var reg 1 ? WB_MemtoReg $end
$var reg 5 ?" WB_Rd [4:0] $end
$var reg 64 @" WB_ReadData [63:0] $end
$var reg 1 < WB_RegWrite $end
$upscope $end
$scope module alu_control_module_uut $end
$var wire 2 A" aluop [1:0] $end
$var wire 3 B" funct3 [2:0] $end
$var wire 1 Y funct7 $end
$var reg 4 C" alu_code [3:0] $end
$upscope $end
$scope module alu_uut $end
$var wire 4 D" alu_code [3:0] $end
$var wire 1 / overflow $end
$var wire 64 E" result [63:0] $end
$var wire 1 % zero $end
$var wire 64 F" rs2 [63:0] $end
$var wire 64 G" rs1 [63:0] $end
$var reg 1 H" overflow_reg $end
$var reg 64 I" result_reg [63:0] $end
$upscope $end
$scope module data_mem_uut $end
$var wire 64 J" add [63:0] $end
$var wire 1 ! clk $end
$var wire 64 K" in [63:0] $end
$var wire 1 Q mem_rd $end
$var wire 1 P mem_wr $end
$var reg 64 L" out [63:0] $end
$var integer 32 M" i [31:0] $end
$upscope $end
$scope module forwardA $end
$var wire 64 N" in0 [63:0] $end
$var wire 64 O" in2 [63:0] $end
$var wire 2 P" sel [1:0] $end
$var wire 64 Q" out [63:0] $end
$var wire 64 R" in1 [63:0] $end
$upscope $end
$scope module forwardB $end
$var wire 64 S" in0 [63:0] $end
$var wire 64 T" in2 [63:0] $end
$var wire 2 U" sel [1:0] $end
$var wire 64 V" out [63:0] $end
$var wire 64 W" in1 [63:0] $end
$upscope $end
$scope module immGenerator_uut $end
$var wire 32 X" instr [31:0] $end
$var reg 64 Y" immOut [63:0] $end
$upscope $end
$scope module instruction_module_uut $end
$var wire 64 Z" address [63:0] $end
$var reg 32 [" instruction [31:0] $end
$upscope $end
$scope module mux_behen $end
$var wire 64 \" in0 [63:0] $end
$var wire 64 ]" in1 [63:0] $end
$var wire 1 ? sel $end
$var wire 64 ^" out [63:0] $end
$upscope $end
$scope module mux_bhai $end
$var wire 64 _" in0 [63:0] $end
$var wire 64 `" in1 [63:0] $end
$var wire 1 g sel $end
$var wire 64 a" out [63:0] $end
$upscope $end
$scope module pc_mux $end
$var wire 64 b" in0 [63:0] $end
$var wire 64 c" in1 [63:0] $end
$var wire 1 # sel $end
$var wire 64 d" out [63:0] $end
$upscope $end
$scope module registerfile_uut $end
$var wire 64 e" Data1 [63:0] $end
$var wire 64 f" Data2 [63:0] $end
$var wire 5 g" Read1 [4:0] $end
$var wire 5 h" Read2 [4:0] $end
$var wire 1 < RegWrite $end
$var wire 64 i" WriteData [63:0] $end
$var wire 5 j" WriteReg [4:0] $end
$var wire 1 ! clk $end
$var reg 64 k" tempData1 [63:0] $end
$var reg 64 l" tempData2 [63:0] $end
$var integer 32 m" i [31:0] $end
$var integer 32 n" k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 n"
b100000 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b100 d"
b0 c"
b100 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b11000010000011 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b101001 M"
bx L"
b0 K"
b0 J"
b0 I"
0H"
b0 G"
b0 F"
b0 E"
b10 D"
b10 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
bx ="
b0 <"
b0 ;"
b0 :"
b0 9"
b11000010000011 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
0)"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
0m
0l
0k
0j
0i
b0 h
0g
0f
b0 e
0d
0c
0b
b0 a
b0 `
b0 _
b0 ^
0]
b0 \
b0 [
b0 Z
0Y
b0 X
b0 W
b0 V
b0 U
1T
b0 S
0R
0Q
0P
0O
b0 N
b0 M
b0 L
0K
0J
0I
0H
0G
0F
0E
0D
1C
0B
0A
b0 @
0?
b0 >
b0 =
0<
b10 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b11000010000011 1
b0 0
0/
b0 .
b100 -
b100 ,
b0 +
b0 *
b0 )
bx (
b0 '
b0 &
1%
1$
0#
1"
0!
$end
#5
1H
1A
1D
1l
1I
1B
1E
1m
b1000 -
b1000 d"
b100000000011000100000011 1
b100000000011000100000011 8"
b100000000011000100000011 ["
b1 +
b1 %"
b11 3
b11 ("
b11 0
b11 o
1J
bx =
bx @"
bx ]"
b1000 ,
b1000 b"
b100 n
b100 7"
b100 Z"
b11000010000011 V
b11000010000011 9"
b11000010000011 X"
1!
#10
b101001 M"
b100000 m"
0!
#15
b1100 -
b1100 d"
b1000000000011000110000011 1
b1000000000011000110000011 8"
b1000000000011000110000011 ["
b1000 2
b1000 -"
b1000 Y"
b10 +
b10 %"
b1000 &
b1000 ""
b1000 '"
b1000 h"
b1100 ,
b1100 b"
b1000 n
b1000 7"
b1000 Z"
b11 Z
b11 6"
b11 B"
b1 `
b1 s
b1 #"
b1 1"
1d
1]
1b
1g
b100000000011000100000011 V
b100000000011000100000011 9"
b100000000011000100000011 X"
b100 U
b100 ,"
b100 :"
1!
#20
b100000 m"
b101001 M"
0!
#25
b101 (
b101 ="
b101 L"
0%
b1000 :
b1000 t
b1000 E"
b1000 I"
b10000 -
b10000 d"
b1000001000001000110011 1
b1000001000001000110011 8"
b1000001000001000110011 ["
b10000 2
b10000 -"
b10000 Y"
b11 +
b11 %"
b10000 &
b10000 ""
b10000 '"
b10000 h"
b1000 8
b1000 F"
b1000 a"
1Q
1K
1O
b1 M
b1 w
b1 y
b1 <"
b10000 ,
b10000 b"
b1100 n
b1100 7"
b1100 Z"
b1000000000011000110000011 V
b1000000000011000110000011 9"
b1000000000011000110000011 X"
b1000 U
b1000 ,"
b1000 :"
b10 `
b10 s
b10 #"
b10 1"
b1000 [
b1000 {
b1000 5"
b1000 e
b1000 /"
b1000 `"
b1100 .
b1100 q
b100 a
b100 0"
1!
#30
b101001 M"
b100000 m"
0!
#35
b1010 (
b1010 ="
b1010 L"
b10 6
b10 $"
0H
0D
0l
b10000 :
b10000 t
b10000 E"
b10000 I"
b10 7
b10 p
0I
0E
0m
b10100 -
b10100 d"
b1000000001100100000001010110011 1
b1000000001100100000001010110011 8"
b1000000001100100000001010110011 ["
b101 4
b101 R"
b101 W"
b101 ^"
b101 i"
b10000 8
b10000 F"
b10000 a"
b0 2
b0 -"
b0 Y"
b100 +
b100 %"
b10 &
b10 ""
b10 '"
b10 h"
b1 '
b1 !"
b1 &"
b1 g"
b0 3
b0 ("
b110011 0
b110011 o
b10100 ,
b10100 b"
b10000 n
b10000 7"
b10000 Z"
1<
1?
b1 >
b1 z
b1 ?"
b1 j"
b101 =
b101 @"
b101 ]"
0J
b10 M
b10 w
b10 y
b10 <"
b1000 S
b1000 u
b1000 ;"
b1000 J"
b1000 O"
b1000 T"
b1100 N
b1100 v
b1100 c"
b11 `
b11 s
b11 #"
b11 1"
b10000 [
b10000 {
b10000 5"
b10000 e
b10000 /"
b10000 `"
b11000 .
b11000 q
b1000 a
b1000 0"
b1000001000001000110011 V
b1000001000001000110011 9"
b1000001000001000110011 X"
b1100 U
b1100 ,"
b1100 :"
1!
#40
b101 *
b101 +"
b101 e"
b101 k"
b100000 m"
b101001 M"
0!
#45
b1111 (
b1111 ="
b1111 L"
b0 *
b0 +"
b0 e"
b0 k"
b1010 5
b1010 r
b1010 V"
b1010 _"
b1111 :
b1111 t
b1111 E"
b1111 I"
b1010 4
b1010 R"
b1010 W"
b1010 ^"
b1010 i"
b11000 -
b11000 d"
b10100100110001100110011 1
b10100100110001100110011 8"
b10100100110001100110011 ["
1)"
b101 +
b101 %"
b11 &
b11 ""
b11 '"
b11 h"
b100 '
b100 !"
b100 &"
b100 g"
b1 W
b1 ~
b1 U"
b101 9
b101 G"
b101 Q"
b1010 8
b1010 F"
b1010 a"
b11 M
b11 w
b11 y
b11 <"
b10000 S
b10000 u
b10000 ;"
b10000 J"
b10000 O"
b10000 T"
b11000 N
b11000 v
b11000 c"
b10 >
b10 z
b10 ?"
b10 j"
b1000 @
b1000 >"
b1000 \"
b1010 =
b1010 @"
b1010 ]"
b11000 ,
b11000 b"
b10100 n
b10100 7"
b10100 Z"
b1000000001100100000001010110011 V
b1000000001100100000001010110011 9"
b1000000001100100000001010110011 X"
b10000 U
b10000 ,"
b10000 :"
b0 Z
b0 6"
b0 B"
b100 `
b100 s
b100 #"
b100 1"
b10 [
b10 {
b10 5"
b1 \
b1 |
b1 4"
b0 e
b0 /"
b0 `"
b101 _
b101 2"
b101 N"
b1100 .
b1100 q
b1100 a
b1100 0"
b10 h
b10 ."
b10 A"
0d
0b
0g
1!
#50
b101001 M"
b100000 m"
0!
#55
1%
b1111 8
b1111 F"
b1111 a"
b1111 5
b1111 r
b1111 V"
b1111 _"
b0 :
b0 t
b0 E"
b0 I"
b11100 -
b11100 d"
b1100000000011001110000011 1
b1100000000011001110000011 8"
b1100000000011001110000011 ["
b1111 4
b1111 R"
b1111 W"
b1111 ^"
b1111 i"
b11 ;
b11 C"
b11 D"
b10 X
b10 }
b10 P"
b1111 9
b1111 G"
b1111 Q"
0)"
b110 +
b110 %"
b101 &
b101 ""
b101 '"
b101 h"
b110 3
b110 ("
b11100 ,
b11100 b"
b11000 n
b11000 7"
b11000 Z"
b11 >
b11 z
b11 ?"
b11 j"
b10000 @
b10000 >"
b10000 \"
b1111 =
b1111 @"
b1111 ]"
0Q
0O
b100 M
b100 w
b100 y
b100 <"
b1010 L
b1010 x
b1010 K"
b1111 S
b1111 u
b1111 ;"
b1111 J"
b1111 O"
b1111 T"
b1100 N
b1100 v
b1100 c"
1Y
b101 `
b101 s
b101 #"
b101 1"
b11 [
b11 {
b11 5"
b100 \
b100 |
b100 4"
b0 _
b0 2"
b0 N"
b10000 .
b10000 q
b10000 a
b10000 0"
b10100100110001100110011 V
b10100100110001100110011 9"
b10100100110001100110011 X"
b10100 U
b10100 ,"
b10100 :"
1!
#60
b100000 m"
b101001 M"
0!
#65
b0 8
b0 F"
b0 a"
b0 6
b0 $"
1H
1D
1l
b0 5
b0 r
b0 V"
b0 _"
b0 7
b0 p
1I
1E
1m
0%
b1111 :
b1111 t
b1111 E"
b1111 I"
b100000 -
b100000 d"
b11000111000000001100011 1
b11000111000000001100011 8"
b11000111000000001100011 ["
b11000 2
b11000 -"
b11000 Y"
b111 +
b111 %"
b11000 &
b11000 ""
b11000 '"
b11000 h"
b0 '
b0 !"
b0 &"
b0 g"
b11 3
b11 ("
b11 0
b11 o
b1 ;
b1 C"
b1 D"
b10 W
b10 ~
b10 U"
b1 X
b1 }
b1 P"
1J
b101 M
b101 w
b101 y
b101 <"
b1111 L
b1111 x
b1111 K"
b0 S
b0 u
b0 ;"
b0 J"
b0 O"
b0 T"
b10000 N
b10000 v
b10000 c"
0?
b100 >
b100 z
b100 ?"
b100 j"
b1111 @
b1111 >"
b1111 \"
b100000 ,
b100000 b"
b11100 n
b11100 7"
b11100 Z"
b1100000000011001110000011 V
b1100000000011001110000011 9"
b1100000000011001110000011 X"
b11000 U
b11000 ,"
b11000 :"
b110 Z
b110 6"
b110 B"
0Y
b110 `
b110 s
b110 #"
b110 1"
b101 [
b101 {
b101 5"
b10100 .
b10100 q
b10100 a
b10100 0"
1!
#70
b101001 M"
b100000 m"
0!
#75
b0 9
b0 G"
b0 Q"
0H
0A
0D
0l
0"
b11000 :
b11000 t
b11000 E"
b11000 I"
b1 7
b1 p
1k
0I
0B
0E
0m
b100100 -
b100100 d"
b11000010000110011 1
b11000010000110011 8"
b11000010000110011 ["
b0 4
b0 R"
b0 W"
b0 ^"
b0 i"
b0 W
b0 ~
b0 U"
b0 X
b0 }
b0 P"
b10 ;
b10 C"
b10 D"
1i
0T
0C
b11000 8
b11000 F"
b11000 a"
b0 2
b0 -"
b0 Y"
b0 +
b0 %"
b110 &
b110 ""
b110 '"
b110 h"
b111 '
b111 !"
b111 &"
b111 g"
b0 3
b0 ("
b1100011 0
b1100011 o
b100100 ,
b100100 b"
b100000 n
b100000 7"
b100000 Z"
b101 >
b101 z
b101 ?"
b101 j"
b0 @
b0 >"
b0 \"
0J
b110 M
b110 w
b110 y
b110 <"
b0 L
b0 x
b0 K"
b1111 S
b1111 u
b1111 ;"
b1111 J"
b1111 O"
b1111 T"
b10100 N
b10100 v
b10100 c"
b11 Z
b11 6"
b11 B"
b111 `
b111 s
b111 #"
b111 1"
b11000 [
b11000 {
b11000 5"
b0 \
b0 |
b0 4"
b11000 e
b11000 /"
b11000 `"
b110000 .
b110000 q
b11000 a
b11000 0"
b0 h
b0 ."
b0 A"
1d
1b
1g
b11000111000000001100011 V
b11000111000000001100011 9"
b11000111000000001100011 X"
b11100 U
b11100 ,"
b11100 :"
1!
#80
b100000 m"
b101001 M"
0!
#85
b0 (
b0 ="
b0 L"
b11000 9
b11000 G"
b11000 Q"
b1111 5
b1111 r
b1111 V"
b1111 _"
b1 6
b1 $"
1j
1"
0%
b100111 :
b100111 t
b100111 E"
b100111 I"
b1111 4
b1111 R"
b1111 W"
b1111 ^"
b1111 i"
b1 W
b1 ~
b1 U"
b10 X
b10 }
b10 P"
0i
1T
1C
b1111 8
b1111 F"
b1111 a"
1Q
1O
b111 M
b111 w
b111 y
b111 <"
b11000 S
b11000 u
b11000 ;"
b11000 J"
b11000 O"
b11000 T"
b110000 N
b110000 v
b110000 c"
b110 >
b110 z
b110 ?"
b110 j"
b1111 @
b1111 >"
b1111 \"
b0 Z
b0 6"
b0 B"
b0 `
b0 s
b0 #"
b0 1"
b110 [
b110 {
b110 5"
b111 \
b111 |
b111 4"
b0 e
b0 /"
b0 `"
b11100 .
b11100 q
b11100 a
b11100 0"
0d
0]
0b
0g
1!
#90
b1111 )
b1111 *"
b1111 f"
b1111 l"
b101001 M"
b100000 m"
0!
#95
b0 9
b0 G"
b0 Q"
b10 6
b10 $"
0j
1A
b1111111111111111111111111111111111111111111111111111111111110001 :
b1111111111111111111111111111111111111111111111111111111111110001 t
b1111111111111111111111111111111111111111111111111111111111110001 E"
b1111111111111111111111111111111111111111111111111111111111110001 I"
b0 )
b0 *"
b0 f"
b0 l"
b1111 *
b1111 +"
b1111 e"
b1111 k"
b10 7
b10 p
0k
1B
b101000 -
b101000 d"
b10000010000010010110011 1
b10000010000010010110011 8"
b10000010000010010110011 ["
b0 4
b0 R"
b0 W"
b0 ^"
b0 i"
b0 W
b0 ~
b0 U"
b1 X
b1 }
b1 P"
b11 ;
b11 C"
b11 D"
b1000 +
b1000 %"
b0 &
b0 ""
b0 '"
b0 h"
b11 '
b11 !"
b11 &"
b11 g"
b110011 0
b110011 o
b101000 ,
b101000 b"
b100100 n
b100100 7"
b100100 Z"
1?
b111 >
b111 z
b111 ?"
b111 j"
b11000 @
b11000 >"
b11000 \"
b0 =
b0 @"
b0 ]"
0Q
0K
0O
b0 M
b0 w
b0 y
b0 <"
b1111 L
b1111 x
b1111 K"
b100111 S
b100111 u
b100111 ;"
b100111 J"
b100111 O"
b100111 T"
b11100 N
b11100 v
b11100 c"
b1111 ^
b1111 3"
b1111 S"
b1 h
b1 ."
b1 A"
1f
b11000010000110011 V
b11000010000110011 9"
b11000010000110011 X"
b100000 U
b100000 ,"
b100000 :"
1!
#100
b100000 m"
b101001 M"
0!
#105
b1111 )
b1111 *"
b1111 f"
b1111 l"
b1010 *
b1010 +"
b1010 e"
b1010 k"
b1111 9
b1111 G"
b1111 Q"
b0 8
b0 F"
b0 a"
b1111 :
b1111 t
b1111 E"
b1111 I"
b100111 4
b100111 R"
b100111 W"
b100111 ^"
b100111 i"
b101100 -
b101100 d"
bx 1
bx 8"
bx ["
b1001 +
b1001 %"
b100 &
b100 ""
b100 '"
b100 h"
b10 '
b10 !"
b10 &"
b10 g"
b0 X
b0 }
b0 P"
b0 5
b0 r
b0 V"
b0 _"
b10 ;
b10 C"
b10 D"
1R
b1111111111111111111111111111111111111111111111111111111111110001 S
b1111111111111111111111111111111111111111111111111111111111110001 u
b1111111111111111111111111111111111111111111111111111111111110001 ;"
b1111111111111111111111111111111111111111111111111111111111110001 J"
b1111111111111111111111111111111111111111111111111111111111110001 O"
b1111111111111111111111111111111111111111111111111111111111110001 T"
0<
0?
b0 >
b0 z
b0 ?"
b0 j"
b100111 @
b100111 >"
b100111 \"
b101100 ,
b101100 b"
b101000 n
b101000 7"
b101000 Z"
b10000010000010010110011 V
b10000010000010010110011 9"
b10000010000010010110011 X"
b100100 U
b100100 ,"
b100100 :"
b1000 `
b1000 s
b1000 #"
b1000 1"
b0 [
b0 {
b0 5"
b11 \
b11 |
b11 4"
b0 ^
b0 3"
b0 S"
b1111 _
b1111 2"
b1111 N"
b100000 .
b100000 q
b100000 a
b100000 0"
b10 h
b10 ."
b10 A"
0f
1]
1!
#110
b101001 M"
b100000 m"
0!
#115
b0 6
b0 $"
0A
b1111 8
b1111 F"
b1111 a"
b11001 :
b11001 t
b11001 E"
b11001 I"
bx )
bx *"
bx f"
bx l"
bx *
bx +"
bx e"
bx k"
b0 7
b0 p
0B
b110000 -
b110000 d"
b1111111111111111111111111111111111111111111111111111111111110001 4
b1111111111111111111111111111111111111111111111111111111111110001 R"
b1111111111111111111111111111111111111111111111111111111111110001 W"
b1111111111111111111111111111111111111111111111111111111111110001 ^"
b1111111111111111111111111111111111111111111111111111111111110001 i"
b1111 5
b1111 r
b1111 V"
b1111 _"
b1010 9
b1010 G"
b1010 Q"
x)"
bx +
bx %"
bx &
bx ""
bx '"
bx h"
bx '
bx !"
bx &"
bx g"
bx 3
bx ("
bx 0
bx o
b110000 ,
b110000 b"
b101100 n
b101100 7"
b101100 Z"
b1111111111111111111111111111111111111111111111111111111111110001 @
b1111111111111111111111111111111111111111111111111111111111110001 >"
b1111111111111111111111111111111111111111111111111111111111110001 \"
0R
1K
b1000 M
b1000 w
b1000 y
b1000 <"
b0 L
b0 x
b0 K"
b1111 S
b1111 u
b1111 ;"
b1111 J"
b1111 O"
b1111 T"
b100000 N
b100000 v
b100000 c"
b1001 `
b1001 s
b1001 #"
b1001 1"
b100 [
b100 {
b100 5"
b10 \
b10 |
b10 4"
b1111 ^
b1111 3"
b1111 S"
b1010 _
b1010 2"
b1010 N"
b100100 .
b100100 q
b100100 a
b100100 0"
bx V
bx 9"
bx X"
b101000 U
b101000 ,"
b101000 :"
1!
#120
0!
