#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a407e025b00 .scope module, "cpu_tb_step" "cpu_tb_step" 2 4;
 .timescale -9 -12;
v0x5a407e05c510_0 .var "acc_val", 3 0;
v0x5a407e05c610_0 .var "carry_val", 0 0;
v0x5a407e05c6d0_0 .var "clk", 0 0;
v0x5a407e05c770_0 .net "debug_alu_res", 3 0, L_0x5a407e062660;  1 drivers
v0x5a407e05c810_0 .net "debug_cout", 0 0, L_0x5a407e062790;  1 drivers
v0x5a407e05c8b0_0 .net "debug_ram_out", 3 0, L_0x5a407e0626d0;  1 drivers
v0x5a407e05c950_0 .var/i "i", 31 0;
v0x5a407e05c9f0_0 .var "instruction", 10 0;
v0x5a407e05cb00_0 .var "op_str", 23 0;
v0x5a407e05cc70_0 .var/i "pc", 31 0;
v0x5a407e05cd50 .array "prog_mem", 255 0, 10 0;
v0x5a407e05ce10_0 .var/i "r", 31 0;
v0x5a407e05cef0_0 .var "reset_n", 0 0;
v0x5a407e05d020_0 .var/i "sf", 31 0;
v0x5a407e05d100_0 .var "tmp_ram", 3 0;
S_0x5a407e017dc0 .scope task, "run_cycle" "run_cycle" 2 141, 2 141 0, S_0x5a407e025b00;
 .timescale -9 -12;
v0x5a407e0334b0_0 .var "dest", 3 0;
v0x5a407e0337f0_0 .var "ram_val", 3 0;
E_0x5a407dfd2490 .event negedge, v0x5a407e058940_0;
E_0x5a407dfd30e0 .event posedge, v0x5a407e058940_0;
TD_cpu_tb_step.run_cycle ;
    %load/vec4 v0x5a407e05c9f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5a407e0334b0_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a407dfd30e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %wait E_0x5a407dfd30e0;
    %delay 1000, 0;
    %load/vec4 v0x5a407e0334b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a407e05b0d0, 4;
    %store/vec4 v0x5a407e0337f0_0, 0, 4;
    %vpi_call 2 154 "$display", "[RAM] Addr:%h Val:%h", v0x5a407e0334b0_0, v0x5a407e0337f0_0 {0 0 0};
    %wait E_0x5a407dfd2490;
    %end;
S_0x5a407e04e960 .scope module, "u_cpu" "cpu_top" 2 28, 3 4 0, S_0x5a407e025b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "debug_alu_res";
    .port_info 1 /OUTPUT 4 "debug_ram_out";
    .port_info 2 /OUTPUT 1 "debug_cout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 11 "instruction";
L_0x5a407e062660 .functor BUFZ 4, v0x5a407e058b60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a407e0626d0 .functor BUFZ 4, v0x5a407e05af40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5a407e062790 .functor BUFZ 1, v0x5a407e058a00_0, C4<0>, C4<0>, C4<0>;
v0x5a407e05b400_0 .net "alu_a", 3 0, v0x5a407e059860_0;  1 drivers
v0x5a407e05b4e0_0 .net "alu_b", 3 0, v0x5a407e059990_0;  1 drivers
v0x5a407e05b5a0_0 .net "alu_cout", 0 0, v0x5a407e058a00_0;  1 drivers
v0x5a407e05b670_0 .net "alu_en", 0 0, v0x5a407e059a50_0;  1 drivers
v0x5a407e05b760_0 .net "alu_f", 3 0, v0x5a407e058b60_0;  1 drivers
v0x5a407e05b8a0_0 .net "alu_sel", 3 0, v0x5a407e059c20_0;  1 drivers
v0x5a407e05b990_0 .net "clk", 0 0, v0x5a407e05c6d0_0;  1 drivers
v0x5a407e05ba30_0 .net "debug_alu_res", 3 0, L_0x5a407e062660;  alias, 1 drivers
v0x5a407e05bb10_0 .net "debug_cout", 0 0, L_0x5a407e062790;  alias, 1 drivers
v0x5a407e05bc60_0 .net "debug_ram_out", 3 0, L_0x5a407e0626d0;  alias, 1 drivers
v0x5a407e05bd40_0 .net "instruction", 10 0, v0x5a407e05c9f0_0;  1 drivers
v0x5a407e05be00_0 .net "ram_addr", 3 0, v0x5a407e05a2a0_0;  1 drivers
v0x5a407e05bea0_0 .net "ram_csn", 0 0, v0x5a407e05a380_0;  1 drivers
v0x5a407e05bf90_0 .net "ram_rdata", 3 0, v0x5a407e05af40_0;  1 drivers
v0x5a407e05c0a0_0 .net "ram_rwn", 0 0, v0x5a407e05a600_0;  1 drivers
v0x5a407e05c190_0 .net "ram_wdata", 3 0, v0x5a407e05a440_0;  1 drivers
v0x5a407e05c2a0_0 .net "reset_n", 0 0, v0x5a407e05cef0_0;  1 drivers
S_0x5a407e04eb10 .scope module, "u_alu" "reg_alu" 3 42, 4 4 0, S_0x5a407e04e960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /INPUT 1 "alu_en";
    .port_info 5 /INPUT 4 "alu_sel";
    .port_info 6 /INPUT 4 "a";
    .port_info 7 /INPUT 4 "b";
L_0x76030049d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a407e0621c0 .functor XNOR 1, L_0x5a407e05d450, L_0x76030049d018, C4<0>, C4<0>;
L_0x76030049d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a407e0620b0 .functor XNOR 1, L_0x5a407e05d450, L_0x76030049d060, C4<0>, C4<0>;
v0x5a407e058090_0 .net/2u *"_ivl_33", 0 0, L_0x76030049d018;  1 drivers
v0x5a407e058170_0 .net *"_ivl_35", 0 0, L_0x5a407e0621c0;  1 drivers
v0x5a407e058230_0 .net/2u *"_ivl_39", 0 0, L_0x76030049d060;  1 drivers
v0x5a407e0582f0_0 .net *"_ivl_41", 0 0, L_0x5a407e0620b0;  1 drivers
L_0x76030049d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a407e0583b0_0 .net/2u *"_ivl_43", 0 0, L_0x76030049d0a8;  1 drivers
v0x5a407e0584e0_0 .net "a", 3 0, v0x5a407e059860_0;  alias, 1 drivers
v0x5a407e0585a0_0 .var "adder_b", 3 0;
v0x5a407e058640_0 .net "alu_en", 0 0, v0x5a407e059a50_0;  alias, 1 drivers
v0x5a407e0586e0_0 .net "alu_sel", 3 0, v0x5a407e059c20_0;  alias, 1 drivers
v0x5a407e0587c0_0 .net "b", 3 0, v0x5a407e059990_0;  alias, 1 drivers
v0x5a407e0588a0_0 .net "cin_in", 0 0, L_0x5a407e05d6c0;  1 drivers
v0x5a407e058940_0 .net "clk", 0 0, v0x5a407e05c6d0_0;  alias, 1 drivers
v0x5a407e058a00_0 .var "cout", 0 0;
v0x5a407e058ac0_0 .net "cout_arith", 0 0, L_0x5a407e060560;  1 drivers
v0x5a407e058b60_0 .var "f", 3 0;
v0x5a407e058c40_0 .var "logic_res", 3 0;
v0x5a407e058d20_0 .net "next_cout", 0 0, L_0x5a407e062490;  1 drivers
v0x5a407e058de0_0 .net "next_f", 3 0, L_0x5a407e0622d0;  1 drivers
v0x5a407e058ec0_0 .net "reset_n", 0 0, v0x5a407e05cef0_0;  alias, 1 drivers
v0x5a407e058f80_0 .net "s0", 0 0, L_0x5a407e05d620;  1 drivers
v0x5a407e059040_0 .net "s1", 0 0, L_0x5a407e05d4f0;  1 drivers
v0x5a407e059100_0 .net "s2", 0 0, L_0x5a407e05d450;  1 drivers
v0x5a407e0591c0_0 .net "sum_out", 3 0, L_0x5a407e0605d0;  1 drivers
v0x5a407e059280_0 .net "xor_res", 3 0, L_0x5a407e061e30;  1 drivers
E_0x5a407dfdecf0/0 .event negedge, v0x5a407e058ec0_0;
E_0x5a407dfdecf0/1 .event posedge, v0x5a407e058940_0;
E_0x5a407dfdecf0 .event/or E_0x5a407dfdecf0/0, E_0x5a407dfdecf0/1;
E_0x5a407dfbd1d0 .event anyedge, v0x5a407e0586e0_0, v0x5a407e055660_0, v0x5a407e0587c0_0, v0x5a407e059280_0;
E_0x5a407e039800 .event anyedge, v0x5a407e059040_0, v0x5a407e058f80_0, v0x5a407e0587c0_0;
L_0x5a407e05d450 .part v0x5a407e059c20_0, 3, 1;
L_0x5a407e05d4f0 .part v0x5a407e059c20_0, 2, 1;
L_0x5a407e05d620 .part v0x5a407e059c20_0, 1, 1;
L_0x5a407e05d6c0 .part v0x5a407e059c20_0, 0, 1;
L_0x5a407e060c80 .part v0x5a407e059860_0, 0, 1;
L_0x5a407e060e30 .part v0x5a407e059990_0, 0, 1;
L_0x5a407e061320 .part v0x5a407e059860_0, 1, 1;
L_0x5a407e0613c0 .part v0x5a407e059990_0, 1, 1;
L_0x5a407e0618a0 .part v0x5a407e059860_0, 2, 1;
L_0x5a407e061940 .part v0x5a407e059990_0, 2, 1;
L_0x5a407e061e30 .concat8 [ 1 1 1 1], L_0x5a407e060b70, L_0x5a407e061210, L_0x5a407e061790, L_0x5a407e061d20;
L_0x5a407e062010 .part v0x5a407e059860_0, 3, 1;
L_0x5a407e062120 .part v0x5a407e059990_0, 3, 1;
L_0x5a407e0622d0 .functor MUXZ 4, v0x5a407e058c40_0, L_0x5a407e0605d0, L_0x5a407e0621c0, C4<>;
L_0x5a407e062490 .functor MUXZ 1, L_0x76030049d0a8, L_0x5a407e060560, L_0x5a407e0620b0, C4<>;
S_0x5a407e04edd0 .scope module, "u_adder" "full_adder4" 4 30, 5 3 0, S_0x5a407e04eb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "cin";
v0x5a407e055660_0 .net "a", 3 0, v0x5a407e059860_0;  alias, 1 drivers
v0x5a407e055760_0 .net "b", 3 0, v0x5a407e0585a0_0;  1 drivers
v0x5a407e055840_0 .net "c1", 0 0, L_0x5a407e05de90;  1 drivers
v0x5a407e0558e0_0 .net "c2", 0 0, L_0x5a407e05ec00;  1 drivers
v0x5a407e055980_0 .net "c3", 0 0, L_0x5a407e05f860;  1 drivers
v0x5a407e055a70_0 .net "cin", 0 0, L_0x5a407e05d6c0;  alias, 1 drivers
v0x5a407e055b60_0 .net "cout", 0 0, L_0x5a407e060560;  alias, 1 drivers
v0x5a407e055c00_0 .net "sum", 3 0, L_0x5a407e0605d0;  alias, 1 drivers
L_0x5a407e05df90 .part v0x5a407e059860_0, 0, 1;
L_0x5a407e05e0c0 .part v0x5a407e0585a0_0, 0, 1;
L_0x5a407e05ed00 .part v0x5a407e059860_0, 1, 1;
L_0x5a407e05eda0 .part v0x5a407e0585a0_0, 1, 1;
L_0x5a407e05f960 .part v0x5a407e059860_0, 2, 1;
L_0x5a407e05fa00 .part v0x5a407e0585a0_0, 2, 1;
L_0x5a407e0605d0 .concat8 [ 1 1 1 1], L_0x5a407e05db30, L_0x5a407e05e880, L_0x5a407e05f4e0, L_0x5a407e0601e0;
L_0x5a407e0606c0 .part v0x5a407e059860_0, 3, 1;
L_0x5a407e0607b0 .part v0x5a407e0585a0_0, 3, 1;
S_0x5a407e04efd0 .scope module, "fa0" "full_adder1" 5 14, 6 3 0, S_0x5a407e04edd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x5a407e05dc90 .functor AND 1, L_0x5a407e05df90, L_0x5a407e05e0c0, C4<1>, C4<1>;
L_0x5a407e05de20 .functor AND 1, L_0x5a407e05d6c0, L_0x5a407dfe9030, C4<1>, C4<1>;
L_0x5a407e05de90 .functor OR 1, L_0x5a407e05dc90, L_0x5a407e05de20, C4<0>, C4<0>;
v0x5a407e0500d0_0 .net "a", 0 0, L_0x5a407e05df90;  1 drivers
v0x5a407e050170_0 .net "b", 0 0, L_0x5a407e05e0c0;  1 drivers
v0x5a407e050210_0 .net "c1", 0 0, L_0x5a407e05dc90;  1 drivers
v0x5a407e0502e0_0 .net "c2", 0 0, L_0x5a407e05de20;  1 drivers
v0x5a407e050380_0 .net "cin", 0 0, L_0x5a407e05d6c0;  alias, 1 drivers
v0x5a407e050470_0 .net "cout", 0 0, L_0x5a407e05de90;  alias, 1 drivers
v0x5a407e050510_0 .net "s_ab", 0 0, L_0x5a407dfe9030;  1 drivers
v0x5a407e050600_0 .net "sum", 0 0, L_0x5a407e05db30;  1 drivers
S_0x5a407e04f1d0 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x5a407e04efd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e033390 .functor NOT 1, L_0x5a407e05e0c0, C4<0>, C4<0>, C4<0>;
L_0x5a407e0308f0 .functor AND 1, L_0x5a407e05df90, L_0x5a407e033390, C4<1>, C4<1>;
L_0x5a407e00f000 .functor NOT 1, L_0x5a407e05df90, C4<0>, C4<0>, C4<0>;
L_0x5a407e00cd00 .functor AND 1, L_0x5a407e00f000, L_0x5a407e05e0c0, C4<1>, C4<1>;
L_0x5a407dfe9030 .functor OR 1, L_0x5a407e0308f0, L_0x5a407e00cd00, C4<0>, C4<0>;
v0x5a407e030ab0_0 .net *"_ivl_0", 0 0, L_0x5a407e033390;  1 drivers
v0x5a407e00f120_0 .net *"_ivl_2", 0 0, L_0x5a407e0308f0;  1 drivers
v0x5a407e00f220_0 .net *"_ivl_4", 0 0, L_0x5a407e00f000;  1 drivers
v0x5a407e00ce60_0 .net *"_ivl_6", 0 0, L_0x5a407e00cd00;  1 drivers
v0x5a407e04f540_0 .net "a", 0 0, L_0x5a407e05df90;  alias, 1 drivers
v0x5a407e04f650_0 .net "b", 0 0, L_0x5a407e05e0c0;  alias, 1 drivers
v0x5a407e04f710_0 .net "c", 0 0, L_0x5a407dfe9030;  alias, 1 drivers
S_0x5a407e04f850 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x5a407e04efd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e038f80 .functor NOT 1, L_0x5a407e05d6c0, C4<0>, C4<0>, C4<0>;
L_0x5a407e05d8d0 .functor AND 1, L_0x5a407dfe9030, L_0x5a407e038f80, C4<1>, C4<1>;
L_0x5a407e05d9d0 .functor NOT 1, L_0x5a407dfe9030, C4<0>, C4<0>, C4<0>;
L_0x5a407e05da40 .functor AND 1, L_0x5a407e05d9d0, L_0x5a407e05d6c0, C4<1>, C4<1>;
L_0x5a407e05db30 .functor OR 1, L_0x5a407e05d8d0, L_0x5a407e05da40, C4<0>, C4<0>;
v0x5a407e04fa80_0 .net *"_ivl_0", 0 0, L_0x5a407e038f80;  1 drivers
v0x5a407e04fb80_0 .net *"_ivl_2", 0 0, L_0x5a407e05d8d0;  1 drivers
v0x5a407e04fc60_0 .net *"_ivl_4", 0 0, L_0x5a407e05d9d0;  1 drivers
v0x5a407e04fd20_0 .net *"_ivl_6", 0 0, L_0x5a407e05da40;  1 drivers
v0x5a407e04fe00_0 .net "a", 0 0, L_0x5a407dfe9030;  alias, 1 drivers
v0x5a407e04fef0_0 .net "b", 0 0, L_0x5a407e05d6c0;  alias, 1 drivers
v0x5a407e04ff90_0 .net "c", 0 0, L_0x5a407e05db30;  alias, 1 drivers
S_0x5a407e050730 .scope module, "fa1" "full_adder1" 5 15, 6 3 0, S_0x5a407e04edd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x5a407e05e9e0 .functor AND 1, L_0x5a407e05ed00, L_0x5a407e05eda0, C4<1>, C4<1>;
L_0x5a407e05eb70 .functor AND 1, L_0x5a407e05de90, L_0x5a407e05e480, C4<1>, C4<1>;
L_0x5a407e05ec00 .functor OR 1, L_0x5a407e05e9e0, L_0x5a407e05eb70, C4<0>, C4<0>;
v0x5a407e051ab0_0 .net "a", 0 0, L_0x5a407e05ed00;  1 drivers
v0x5a407e051b80_0 .net "b", 0 0, L_0x5a407e05eda0;  1 drivers
v0x5a407e051c50_0 .net "c1", 0 0, L_0x5a407e05e9e0;  1 drivers
v0x5a407e051d20_0 .net "c2", 0 0, L_0x5a407e05eb70;  1 drivers
v0x5a407e051dc0_0 .net "cin", 0 0, L_0x5a407e05de90;  alias, 1 drivers
v0x5a407e051f00_0 .net "cout", 0 0, L_0x5a407e05ec00;  alias, 1 drivers
v0x5a407e051fa0_0 .net "s_ab", 0 0, L_0x5a407e05e480;  1 drivers
v0x5a407e052090_0 .net "sum", 0 0, L_0x5a407e05e880;  1 drivers
S_0x5a407e050930 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x5a407e050730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e05e160 .functor NOT 1, L_0x5a407e05eda0, C4<0>, C4<0>, C4<0>;
L_0x5a407e05e1f0 .functor AND 1, L_0x5a407e05ed00, L_0x5a407e05e160, C4<1>, C4<1>;
L_0x5a407e05e320 .functor NOT 1, L_0x5a407e05ed00, C4<0>, C4<0>, C4<0>;
L_0x5a407e05e390 .functor AND 1, L_0x5a407e05e320, L_0x5a407e05eda0, C4<1>, C4<1>;
L_0x5a407e05e480 .functor OR 1, L_0x5a407e05e1f0, L_0x5a407e05e390, C4<0>, C4<0>;
v0x5a407e050b80_0 .net *"_ivl_0", 0 0, L_0x5a407e05e160;  1 drivers
v0x5a407e050c80_0 .net *"_ivl_2", 0 0, L_0x5a407e05e1f0;  1 drivers
v0x5a407e050d60_0 .net *"_ivl_4", 0 0, L_0x5a407e05e320;  1 drivers
v0x5a407e050e50_0 .net *"_ivl_6", 0 0, L_0x5a407e05e390;  1 drivers
v0x5a407e050f30_0 .net "a", 0 0, L_0x5a407e05ed00;  alias, 1 drivers
v0x5a407e051040_0 .net "b", 0 0, L_0x5a407e05eda0;  alias, 1 drivers
v0x5a407e051100_0 .net "c", 0 0, L_0x5a407e05e480;  alias, 1 drivers
S_0x5a407e051240 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x5a407e050730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e05e590 .functor NOT 1, L_0x5a407e05de90, C4<0>, C4<0>, C4<0>;
L_0x5a407e05e600 .functor AND 1, L_0x5a407e05e480, L_0x5a407e05e590, C4<1>, C4<1>;
L_0x5a407e05e720 .functor NOT 1, L_0x5a407e05e480, C4<0>, C4<0>, C4<0>;
L_0x5a407e05e790 .functor AND 1, L_0x5a407e05e720, L_0x5a407e05de90, C4<1>, C4<1>;
L_0x5a407e05e880 .functor OR 1, L_0x5a407e05e600, L_0x5a407e05e790, C4<0>, C4<0>;
v0x5a407e051470_0 .net *"_ivl_0", 0 0, L_0x5a407e05e590;  1 drivers
v0x5a407e051570_0 .net *"_ivl_2", 0 0, L_0x5a407e05e600;  1 drivers
v0x5a407e051650_0 .net *"_ivl_4", 0 0, L_0x5a407e05e720;  1 drivers
v0x5a407e051710_0 .net *"_ivl_6", 0 0, L_0x5a407e05e790;  1 drivers
v0x5a407e0517f0_0 .net "a", 0 0, L_0x5a407e05e480;  alias, 1 drivers
v0x5a407e0518e0_0 .net "b", 0 0, L_0x5a407e05de90;  alias, 1 drivers
v0x5a407e0519b0_0 .net "c", 0 0, L_0x5a407e05e880;  alias, 1 drivers
S_0x5a407e0521b0 .scope module, "fa2" "full_adder1" 5 16, 6 3 0, S_0x5a407e04edd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x5a407e05f640 .functor AND 1, L_0x5a407e05f960, L_0x5a407e05fa00, C4<1>, C4<1>;
L_0x5a407e05f7d0 .functor AND 1, L_0x5a407e05ec00, L_0x5a407e05f110, C4<1>, C4<1>;
L_0x5a407e05f860 .functor OR 1, L_0x5a407e05f640, L_0x5a407e05f7d0, C4<0>, C4<0>;
v0x5a407e053510_0 .net "a", 0 0, L_0x5a407e05f960;  1 drivers
v0x5a407e0535e0_0 .net "b", 0 0, L_0x5a407e05fa00;  1 drivers
v0x5a407e0536b0_0 .net "c1", 0 0, L_0x5a407e05f640;  1 drivers
v0x5a407e053780_0 .net "c2", 0 0, L_0x5a407e05f7d0;  1 drivers
v0x5a407e053820_0 .net "cin", 0 0, L_0x5a407e05ec00;  alias, 1 drivers
v0x5a407e053960_0 .net "cout", 0 0, L_0x5a407e05f860;  alias, 1 drivers
v0x5a407e053a00_0 .net "s_ab", 0 0, L_0x5a407e05f110;  1 drivers
v0x5a407e053af0_0 .net "sum", 0 0, L_0x5a407e05f4e0;  1 drivers
S_0x5a407e052390 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x5a407e0521b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e05ee40 .functor NOT 1, L_0x5a407e05fa00, C4<0>, C4<0>, C4<0>;
L_0x5a407e05eeb0 .functor AND 1, L_0x5a407e05f960, L_0x5a407e05ee40, C4<1>, C4<1>;
L_0x5a407e05efe0 .functor NOT 1, L_0x5a407e05f960, C4<0>, C4<0>, C4<0>;
L_0x5a407e05f050 .functor AND 1, L_0x5a407e05efe0, L_0x5a407e05fa00, C4<1>, C4<1>;
L_0x5a407e05f110 .functor OR 1, L_0x5a407e05eeb0, L_0x5a407e05f050, C4<0>, C4<0>;
v0x5a407e0525e0_0 .net *"_ivl_0", 0 0, L_0x5a407e05ee40;  1 drivers
v0x5a407e0526e0_0 .net *"_ivl_2", 0 0, L_0x5a407e05eeb0;  1 drivers
v0x5a407e0527c0_0 .net *"_ivl_4", 0 0, L_0x5a407e05efe0;  1 drivers
v0x5a407e0528b0_0 .net *"_ivl_6", 0 0, L_0x5a407e05f050;  1 drivers
v0x5a407e052990_0 .net "a", 0 0, L_0x5a407e05f960;  alias, 1 drivers
v0x5a407e052aa0_0 .net "b", 0 0, L_0x5a407e05fa00;  alias, 1 drivers
v0x5a407e052b60_0 .net "c", 0 0, L_0x5a407e05f110;  alias, 1 drivers
S_0x5a407e052ca0 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x5a407e0521b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e05f220 .functor NOT 1, L_0x5a407e05ec00, C4<0>, C4<0>, C4<0>;
L_0x5a407e05f290 .functor AND 1, L_0x5a407e05f110, L_0x5a407e05f220, C4<1>, C4<1>;
L_0x5a407e05f3b0 .functor NOT 1, L_0x5a407e05f110, C4<0>, C4<0>, C4<0>;
L_0x5a407e05f420 .functor AND 1, L_0x5a407e05f3b0, L_0x5a407e05ec00, C4<1>, C4<1>;
L_0x5a407e05f4e0 .functor OR 1, L_0x5a407e05f290, L_0x5a407e05f420, C4<0>, C4<0>;
v0x5a407e052ed0_0 .net *"_ivl_0", 0 0, L_0x5a407e05f220;  1 drivers
v0x5a407e052fd0_0 .net *"_ivl_2", 0 0, L_0x5a407e05f290;  1 drivers
v0x5a407e0530b0_0 .net *"_ivl_4", 0 0, L_0x5a407e05f3b0;  1 drivers
v0x5a407e053170_0 .net *"_ivl_6", 0 0, L_0x5a407e05f420;  1 drivers
v0x5a407e053250_0 .net "a", 0 0, L_0x5a407e05f110;  alias, 1 drivers
v0x5a407e053340_0 .net "b", 0 0, L_0x5a407e05ec00;  alias, 1 drivers
v0x5a407e053410_0 .net "c", 0 0, L_0x5a407e05f4e0;  alias, 1 drivers
S_0x5a407e053c10 .scope module, "fa3" "full_adder1" 5 17, 6 3 0, S_0x5a407e04edd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x5a407e060340 .functor AND 1, L_0x5a407e0606c0, L_0x5a407e0607b0, C4<1>, C4<1>;
L_0x5a407e0604d0 .functor AND 1, L_0x5a407e05f860, L_0x5a407e05fe10, C4<1>, C4<1>;
L_0x5a407e060560 .functor OR 1, L_0x5a407e060340, L_0x5a407e0604d0, C4<0>, C4<0>;
v0x5a407e054f60_0 .net "a", 0 0, L_0x5a407e0606c0;  1 drivers
v0x5a407e055030_0 .net "b", 0 0, L_0x5a407e0607b0;  1 drivers
v0x5a407e055100_0 .net "c1", 0 0, L_0x5a407e060340;  1 drivers
v0x5a407e0551d0_0 .net "c2", 0 0, L_0x5a407e0604d0;  1 drivers
v0x5a407e055270_0 .net "cin", 0 0, L_0x5a407e05f860;  alias, 1 drivers
v0x5a407e0553b0_0 .net "cout", 0 0, L_0x5a407e060560;  alias, 1 drivers
v0x5a407e055450_0 .net "s_ab", 0 0, L_0x5a407e05fe10;  1 drivers
v0x5a407e055540_0 .net "sum", 0 0, L_0x5a407e0601e0;  1 drivers
S_0x5a407e053df0 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x5a407e053c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e05fb70 .functor NOT 1, L_0x5a407e0607b0, C4<0>, C4<0>, C4<0>;
L_0x5a407e05fc00 .functor AND 1, L_0x5a407e0606c0, L_0x5a407e05fb70, C4<1>, C4<1>;
L_0x5a407e05fce0 .functor NOT 1, L_0x5a407e0606c0, C4<0>, C4<0>, C4<0>;
L_0x5a407e05fd50 .functor AND 1, L_0x5a407e05fce0, L_0x5a407e0607b0, C4<1>, C4<1>;
L_0x5a407e05fe10 .functor OR 1, L_0x5a407e05fc00, L_0x5a407e05fd50, C4<0>, C4<0>;
v0x5a407e054060_0 .net *"_ivl_0", 0 0, L_0x5a407e05fb70;  1 drivers
v0x5a407e054160_0 .net *"_ivl_2", 0 0, L_0x5a407e05fc00;  1 drivers
v0x5a407e054240_0 .net *"_ivl_4", 0 0, L_0x5a407e05fce0;  1 drivers
v0x5a407e054300_0 .net *"_ivl_6", 0 0, L_0x5a407e05fd50;  1 drivers
v0x5a407e0543e0_0 .net "a", 0 0, L_0x5a407e0606c0;  alias, 1 drivers
v0x5a407e0544f0_0 .net "b", 0 0, L_0x5a407e0607b0;  alias, 1 drivers
v0x5a407e0545b0_0 .net "c", 0 0, L_0x5a407e05fe10;  alias, 1 drivers
S_0x5a407e0546f0 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x5a407e053c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e05ff20 .functor NOT 1, L_0x5a407e05f860, C4<0>, C4<0>, C4<0>;
L_0x5a407e05ff90 .functor AND 1, L_0x5a407e05fe10, L_0x5a407e05ff20, C4<1>, C4<1>;
L_0x5a407e0600b0 .functor NOT 1, L_0x5a407e05fe10, C4<0>, C4<0>, C4<0>;
L_0x5a407e060120 .functor AND 1, L_0x5a407e0600b0, L_0x5a407e05f860, C4<1>, C4<1>;
L_0x5a407e0601e0 .functor OR 1, L_0x5a407e05ff90, L_0x5a407e060120, C4<0>, C4<0>;
v0x5a407e054920_0 .net *"_ivl_0", 0 0, L_0x5a407e05ff20;  1 drivers
v0x5a407e054a20_0 .net *"_ivl_2", 0 0, L_0x5a407e05ff90;  1 drivers
v0x5a407e054b00_0 .net *"_ivl_4", 0 0, L_0x5a407e0600b0;  1 drivers
v0x5a407e054bc0_0 .net *"_ivl_6", 0 0, L_0x5a407e060120;  1 drivers
v0x5a407e054ca0_0 .net "a", 0 0, L_0x5a407e05fe10;  alias, 1 drivers
v0x5a407e054d90_0 .net "b", 0 0, L_0x5a407e05f860;  alias, 1 drivers
v0x5a407e054e60_0 .net "c", 0 0, L_0x5a407e0601e0;  alias, 1 drivers
S_0x5a407e055d40 .scope module, "u_xor0" "xor_gate" 4 34, 7 3 0, S_0x5a407e04eb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e060850 .functor NOT 1, L_0x5a407e060e30, C4<0>, C4<0>, C4<0>;
L_0x5a407e0608e0 .functor AND 1, L_0x5a407e060c80, L_0x5a407e060850, C4<1>, C4<1>;
L_0x5a407e0609a0 .functor NOT 1, L_0x5a407e060c80, C4<0>, C4<0>, C4<0>;
L_0x5a407e060a60 .functor AND 1, L_0x5a407e0609a0, L_0x5a407e060e30, C4<1>, C4<1>;
L_0x5a407e060b70 .functor OR 1, L_0x5a407e0608e0, L_0x5a407e060a60, C4<0>, C4<0>;
v0x5a407e055f90_0 .net *"_ivl_0", 0 0, L_0x5a407e060850;  1 drivers
v0x5a407e056090_0 .net *"_ivl_2", 0 0, L_0x5a407e0608e0;  1 drivers
v0x5a407e056170_0 .net *"_ivl_4", 0 0, L_0x5a407e0609a0;  1 drivers
v0x5a407e056230_0 .net *"_ivl_6", 0 0, L_0x5a407e060a60;  1 drivers
v0x5a407e056310_0 .net "a", 0 0, L_0x5a407e060c80;  1 drivers
v0x5a407e056420_0 .net "b", 0 0, L_0x5a407e060e30;  1 drivers
v0x5a407e0564e0_0 .net "c", 0 0, L_0x5a407e060b70;  1 drivers
S_0x5a407e056620 .scope module, "u_xor1" "xor_gate" 4 35, 7 3 0, S_0x5a407e04eb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e060f10 .functor NOT 1, L_0x5a407e0613c0, C4<0>, C4<0>, C4<0>;
L_0x5a407e060f80 .functor AND 1, L_0x5a407e061320, L_0x5a407e060f10, C4<1>, C4<1>;
L_0x5a407e061040 .functor NOT 1, L_0x5a407e061320, C4<0>, C4<0>, C4<0>;
L_0x5a407e061100 .functor AND 1, L_0x5a407e061040, L_0x5a407e0613c0, C4<1>, C4<1>;
L_0x5a407e061210 .functor OR 1, L_0x5a407e060f80, L_0x5a407e061100, C4<0>, C4<0>;
v0x5a407e056850_0 .net *"_ivl_0", 0 0, L_0x5a407e060f10;  1 drivers
v0x5a407e056930_0 .net *"_ivl_2", 0 0, L_0x5a407e060f80;  1 drivers
v0x5a407e056a10_0 .net *"_ivl_4", 0 0, L_0x5a407e061040;  1 drivers
v0x5a407e056ad0_0 .net *"_ivl_6", 0 0, L_0x5a407e061100;  1 drivers
v0x5a407e056bb0_0 .net "a", 0 0, L_0x5a407e061320;  1 drivers
v0x5a407e056cc0_0 .net "b", 0 0, L_0x5a407e0613c0;  1 drivers
v0x5a407e056d80_0 .net "c", 0 0, L_0x5a407e061210;  1 drivers
S_0x5a407e056ec0 .scope module, "u_xor2" "xor_gate" 4 36, 7 3 0, S_0x5a407e04eb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e0614b0 .functor NOT 1, L_0x5a407e061940, C4<0>, C4<0>, C4<0>;
L_0x5a407e061520 .functor AND 1, L_0x5a407e0618a0, L_0x5a407e0614b0, C4<1>, C4<1>;
L_0x5a407e061590 .functor NOT 1, L_0x5a407e0618a0, C4<0>, C4<0>, C4<0>;
L_0x5a407e061650 .functor AND 1, L_0x5a407e061590, L_0x5a407e061940, C4<1>, C4<1>;
L_0x5a407e061790 .functor OR 1, L_0x5a407e061520, L_0x5a407e061650, C4<0>, C4<0>;
v0x5a407e0570f0_0 .net *"_ivl_0", 0 0, L_0x5a407e0614b0;  1 drivers
v0x5a407e0571f0_0 .net *"_ivl_2", 0 0, L_0x5a407e061520;  1 drivers
v0x5a407e0572d0_0 .net *"_ivl_4", 0 0, L_0x5a407e061590;  1 drivers
v0x5a407e057390_0 .net *"_ivl_6", 0 0, L_0x5a407e061650;  1 drivers
v0x5a407e057470_0 .net "a", 0 0, L_0x5a407e0618a0;  1 drivers
v0x5a407e057580_0 .net "b", 0 0, L_0x5a407e061940;  1 drivers
v0x5a407e057640_0 .net "c", 0 0, L_0x5a407e061790;  1 drivers
S_0x5a407e057780 .scope module, "u_xor3" "xor_gate" 4 37, 7 3 0, S_0x5a407e04eb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5a407e061a40 .functor NOT 1, L_0x5a407e062120, C4<0>, C4<0>, C4<0>;
L_0x5a407e061ab0 .functor AND 1, L_0x5a407e062010, L_0x5a407e061a40, C4<1>, C4<1>;
L_0x5a407e061b20 .functor NOT 1, L_0x5a407e062010, C4<0>, C4<0>, C4<0>;
L_0x5a407e061be0 .functor AND 1, L_0x5a407e061b20, L_0x5a407e062120, C4<1>, C4<1>;
L_0x5a407e061d20 .functor OR 1, L_0x5a407e061ab0, L_0x5a407e061be0, C4<0>, C4<0>;
v0x5a407e057a00_0 .net *"_ivl_0", 0 0, L_0x5a407e061a40;  1 drivers
v0x5a407e057b00_0 .net *"_ivl_2", 0 0, L_0x5a407e061ab0;  1 drivers
v0x5a407e057be0_0 .net *"_ivl_4", 0 0, L_0x5a407e061b20;  1 drivers
v0x5a407e057ca0_0 .net *"_ivl_6", 0 0, L_0x5a407e061be0;  1 drivers
v0x5a407e057d80_0 .net "a", 0 0, L_0x5a407e062010;  1 drivers
v0x5a407e057e90_0 .net "b", 0 0, L_0x5a407e062120;  1 drivers
v0x5a407e057f50_0 .net "c", 0 0, L_0x5a407e061d20;  1 drivers
S_0x5a407e059490 .scope module, "u_decoder" "instruction_decoder" 3 26, 8 4 0, S_0x5a407e04e960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "ram_csn";
    .port_info 1 /OUTPUT 1 "ram_rwn";
    .port_info 2 /OUTPUT 4 "ram_addr";
    .port_info 3 /OUTPUT 4 "ram_data_in";
    .port_info 4 /OUTPUT 1 "alu_en";
    .port_info 5 /OUTPUT 4 "alu_sel";
    .port_info 6 /OUTPUT 4 "alu_a";
    .port_info 7 /OUTPUT 4 "alu_b";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "reset_n";
    .port_info 10 /INPUT 11 "instruction";
    .port_info 11 /INPUT 4 "ram_data_out";
    .port_info 12 /INPUT 4 "alu_result";
v0x5a407e059860_0 .var "alu_a", 3 0;
v0x5a407e059990_0 .var "alu_b", 3 0;
v0x5a407e059a50_0 .var "alu_en", 0 0;
v0x5a407e059b50_0 .net "alu_result", 3 0, v0x5a407e058b60_0;  alias, 1 drivers
v0x5a407e059c20_0 .var "alu_sel", 3 0;
v0x5a407e059d10_0 .net "clk", 0 0, v0x5a407e05c6d0_0;  alias, 1 drivers
v0x5a407e059de0_0 .var "current_state", 1 0;
v0x5a407e059e80_0 .net "instruction", 10 0, v0x5a407e05c9f0_0;  alias, 1 drivers
v0x5a407e059f20_0 .var "next_state", 1 0;
v0x5a407e05a000_0 .net "op1", 3 0, L_0x5a407e05d280;  1 drivers
v0x5a407e05a0e0_0 .net "op2", 3 0, L_0x5a407e05d3b0;  1 drivers
v0x5a407e05a1c0_0 .net "opcode", 2 0, L_0x5a407e05d1e0;  1 drivers
v0x5a407e05a2a0_0 .var "ram_addr", 3 0;
v0x5a407e05a380_0 .var "ram_csn", 0 0;
v0x5a407e05a440_0 .var "ram_data_in", 3 0;
v0x5a407e05a520_0 .net "ram_data_out", 3 0, v0x5a407e05af40_0;  alias, 1 drivers
v0x5a407e05a600_0 .var "ram_rwn", 0 0;
v0x5a407e05a6c0_0 .net "reset_n", 0 0, v0x5a407e05cef0_0;  alias, 1 drivers
E_0x5a407e059780/0 .event anyedge, v0x5a407e059de0_0, v0x5a407e05a000_0, v0x5a407e05a0e0_0, v0x5a407e05a1c0_0;
E_0x5a407e059780/1 .event anyedge, v0x5a407e05a520_0, v0x5a407e058b60_0;
E_0x5a407e059780 .event/or E_0x5a407e059780/0, E_0x5a407e059780/1;
E_0x5a407e059800 .event anyedge, v0x5a407e059de0_0;
L_0x5a407e05d1e0 .part v0x5a407e05c9f0_0, 8, 3;
L_0x5a407e05d280 .part v0x5a407e05c9f0_0, 4, 4;
L_0x5a407e05d3b0 .part v0x5a407e05c9f0_0, 0, 4;
S_0x5a407e05a910 .scope module, "u_ram" "ram16x4" 3 53, 9 3 0, S_0x5a407e04e960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "data_out";
    .port_info 1 /INPUT 4 "data_in";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "csn";
    .port_info 4 /INPUT 1 "rwn";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst_n";
v0x5a407e05abc0_0 .net "addr", 3 0, v0x5a407e05a2a0_0;  alias, 1 drivers
v0x5a407e05acb0_0 .net "clk", 0 0, v0x5a407e05c6d0_0;  alias, 1 drivers
v0x5a407e05ada0_0 .net "csn", 0 0, v0x5a407e05a380_0;  alias, 1 drivers
v0x5a407e05ae70_0 .net "data_in", 3 0, v0x5a407e05a440_0;  alias, 1 drivers
v0x5a407e05af40_0 .var "data_out", 3 0;
v0x5a407e05b030_0 .var/i "i", 31 0;
v0x5a407e05b0d0 .array "mem", 0 15, 3 0;
v0x5a407e05b170_0 .net "rst_n", 0 0, v0x5a407e05cef0_0;  alias, 1 drivers
v0x5a407e05b260_0 .net "rwn", 0 0, v0x5a407e05a600_0;  alias, 1 drivers
    .scope S_0x5a407e059490;
T_1 ;
    %wait E_0x5a407dfdecf0;
    %load/vec4 v0x5a407e05a6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a407e059de0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a407e059f20_0;
    %assign/vec4 v0x5a407e059de0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a407e059490;
T_2 ;
    %wait E_0x5a407e059800;
    %load/vec4 v0x5a407e059de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a407e059f20_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a407e059f20_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a407e059f20_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5a407e059f20_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a407e059f20_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5a407e059490;
T_3 ;
    %wait E_0x5a407e059780;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a407e05a380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a407e05a600_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e05a2a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e05a440_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e059a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e059860_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e059990_0, 0, 4;
    %load/vec4 v0x5a407e059de0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e05a380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a407e05a600_0, 0, 1;
    %load/vec4 v0x5a407e05a000_0;
    %store/vec4 v0x5a407e05a2a0_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e05a380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a407e05a600_0, 0, 1;
    %load/vec4 v0x5a407e05a000_0;
    %store/vec4 v0x5a407e05a2a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a407e059a50_0, 0, 1;
    %load/vec4 v0x5a407e05a0e0_0;
    %store/vec4 v0x5a407e059990_0, 0, 4;
    %load/vec4 v0x5a407e05a1c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e059860_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5a407e05a520_0;
    %store/vec4 v0x5a407e059860_0, 0, 4;
T_3.5 ;
    %load/vec4 v0x5a407e05a1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 12, 1, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 8, 1, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 10, 1, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 14, 1, 4;
    %store/vec4 v0x5a407e059c20_0, 0, 4;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e05a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e05a600_0, 0, 1;
    %load/vec4 v0x5a407e05a000_0;
    %store/vec4 v0x5a407e05a2a0_0, 0, 4;
    %load/vec4 v0x5a407e059b50_0;
    %store/vec4 v0x5a407e05a440_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e059a50_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a407e04eb10;
T_4 ;
    %wait E_0x5a407e039800;
    %load/vec4 v0x5a407e059040_0;
    %load/vec4 v0x5a407e058f80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e0585a0_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5a407e0587c0_0;
    %store/vec4 v0x5a407e0585a0_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5a407e0587c0_0;
    %inv;
    %store/vec4 v0x5a407e0585a0_0, 0, 4;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5a407e0585a0_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a407e04eb10;
T_5 ;
    %wait E_0x5a407dfbd1d0;
    %load/vec4 v0x5a407e0586e0_0;
    %dup/vec4;
    %pushi/vec4 8, 1, 4;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 12, 1, 4;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 14, 1, 4;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e058c40_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x5a407e0584e0_0;
    %load/vec4 v0x5a407e0587c0_0;
    %or;
    %store/vec4 v0x5a407e058c40_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5a407e0584e0_0;
    %load/vec4 v0x5a407e0587c0_0;
    %and;
    %store/vec4 v0x5a407e058c40_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5a407e059280_0;
    %store/vec4 v0x5a407e058c40_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5a407e0584e0_0;
    %inv;
    %store/vec4 v0x5a407e058c40_0, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a407e04eb10;
T_6 ;
    %wait E_0x5a407dfdecf0;
    %load/vec4 v0x5a407e058ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a407e058b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a407e058a00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a407e058640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5a407e058de0_0;
    %assign/vec4 v0x5a407e058b60_0, 0;
    %load/vec4 v0x5a407e058d20_0;
    %assign/vec4 v0x5a407e058a00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a407e05a910;
T_7 ;
    %wait E_0x5a407dfdecf0;
    %load/vec4 v0x5a407e05b170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a407e05b030_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5a407e05b030_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x5a407e05b030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a407e05b0d0, 0, 4;
    %load/vec4 v0x5a407e05b030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a407e05b030_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a407e05af40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a407e05ada0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5a407e05b260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5a407e05ae70_0;
    %load/vec4 v0x5a407e05abc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a407e05b0d0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a407e05af40_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5a407e05abc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a407e05b0d0, 4;
    %assign/vec4 v0x5a407e05af40_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a407e05af40_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a407e025b00;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e05c6d0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5a407e05c6d0_0;
    %inv;
    %store/vec4 v0x5a407e05c6d0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x5a407e025b00;
T_9 ;
    %vpi_call 2 45 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a407e025b00 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5a407e025b00;
T_10 ;
    %vpi_call 2 53 "$readmemh", "program.hex", v0x5a407e05cd50 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a407e05cc70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a407e05c510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e05c610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a407e05c950_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5a407e05c950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0x5a407e05c950_0;
    %store/vec4a v0x5a407e05b0d0, 4, 0;
    %load/vec4 v0x5a407e05c950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a407e05c950_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a407e05cef0_0, 0, 1;
    %wait E_0x5a407dfd30e0;
    %wait E_0x5a407dfd30e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a407e05cef0_0, 0, 1;
    %wait E_0x5a407dfd2490;
    %vpi_func 2 68 "$fopen" 32, "cpu_state.hex", "r" {0 0 0};
    %store/vec4 v0x5a407e05d020_0, 0, 32;
    %load/vec4 v0x5a407e05d020_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 2 72 "$fscanf" 32, v0x5a407e05d020_0, "PC %d\012", v0x5a407e05cc70_0 {0 0 0};
    %store/vec4 v0x5a407e05ce10_0, 0, 32;
    %vpi_func 2 73 "$fscanf" 32, v0x5a407e05d020_0, "ACC %h\012", v0x5a407e05c510_0 {0 0 0};
    %store/vec4 v0x5a407e05ce10_0, 0, 32;
    %vpi_func 2 74 "$fscanf" 32, v0x5a407e05d020_0, "CARRY %d\012", v0x5a407e05c610_0 {0 0 0};
    %store/vec4 v0x5a407e05ce10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a407e05c950_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x5a407e05c950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.5, 5;
    %vpi_func 2 78 "$fscanf" 32, v0x5a407e05d020_0, "%h ", v0x5a407e05d100_0 {0 0 0};
    %store/vec4 v0x5a407e05ce10_0, 0, 32;
    %load/vec4 v0x5a407e05d100_0;
    %ix/getv/s 4, v0x5a407e05c950_0;
    %store/vec4a v0x5a407e05b0d0, 4, 0;
    %load/vec4 v0x5a407e05c950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a407e05c950_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %vpi_call 2 81 "$fclose", v0x5a407e05d020_0 {0 0 0};
T_10.2 ;
    %load/vec4 v0x5a407e05c510_0;
    %store/vec4 v0x5a407e058b60_0, 0, 4;
    %load/vec4 v0x5a407e05c610_0;
    %store/vec4 v0x5a407e058a00_0, 0, 1;
    %ix/getv/s 4, v0x5a407e05cc70_0;
    %load/vec4a v0x5a407e05cd50, 4;
    %store/vec4 v0x5a407e05c9f0_0, 0, 11;
    %load/vec4 v0x5a407e05c9f0_0;
    %cmpi/e 2047, 2047, 11;
    %jmp/0xz  T_10.6, 6;
    %vpi_call 2 93 "$display", "[DONE]" {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
T_10.6 ;
    %load/vec4 v0x5a407e05c9f0_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 4144959, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.8 ;
    %pushi/vec4 5461071, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 4279876, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.12 ;
    %pushi/vec4 5198368, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 5787474, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 5132116, 0, 24; draw_string_vec4
    %store/vec4 v0x5a407e05cb00_0, 0, 24;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %vpi_call 2 109 "$display", "[EXEC] PC:%0d | Op:%s | Dest:%h | Src:%h", v0x5a407e05cc70_0, v0x5a407e05cb00_0, &PV<v0x5a407e05c9f0_0, 4, 4>, &PV<v0x5a407e05c9f0_0, 0, 4> {0 0 0};
    %fork TD_cpu_tb_step.run_cycle, S_0x5a407e017dc0;
    %join;
    %load/vec4 v0x5a407e058b60_0;
    %store/vec4 v0x5a407e05c510_0, 0, 4;
    %load/vec4 v0x5a407e058a00_0;
    %store/vec4 v0x5a407e05c610_0, 0, 1;
    %load/vec4 v0x5a407e05cc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a407e05cc70_0, 0, 32;
    %vpi_func 2 123 "$fopen" 32, "cpu_state.hex", "w" {0 0 0};
    %store/vec4 v0x5a407e05d020_0, 0, 32;
    %load/vec4 v0x5a407e05d020_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.17, 4;
    %vpi_call 2 125 "$fdisplay", v0x5a407e05d020_0, "PC %0d", v0x5a407e05cc70_0 {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x5a407e05d020_0, "ACC %h", v0x5a407e05c510_0 {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x5a407e05d020_0, "CARRY %0d", v0x5a407e05c610_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a407e05c950_0, 0, 32;
T_10.19 ;
    %load/vec4 v0x5a407e05c950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.20, 5;
    %vpi_call 2 130 "$fwrite", v0x5a407e05d020_0, "%h ", &A<v0x5a407e05b0d0, v0x5a407e05c950_0 > {0 0 0};
    %load/vec4 v0x5a407e05c950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a407e05c950_0, 0, 32;
    %jmp T_10.19;
T_10.20 ;
    %vpi_call 2 132 "$fdisplay", v0x5a407e05d020_0, "\000" {0 0 0};
    %vpi_call 2 133 "$fclose", v0x5a407e05d020_0 {0 0 0};
T_10.17 ;
    %vpi_call 2 136 "$display", "[DONE]" {0 0 0};
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../testbench/bridge_tb_step.v";
    "../src/cpu_top.v";
    "../src/reg_alu4.v";
    "../src/full_adder4.v";
    "../src/full_adder1.v";
    "../src/xor_gate.v";
    "../src/decoder_fsm.v";
    "../src/ram16x4.v";
