{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@175:185@HdlIdDef", "parameter v_max        = 749;\n\nreg [23:0] zaddr;\nreg [23:0] zaddr2;\nreg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@180:190", "reg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@181:191", "reg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n\nreg host_reading = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@176:186", "\nreg [23:0] zaddr;\nreg [23:0] zaddr2;\nreg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@174:184", "parameter v_sync_end   = v_rez+3+5;\nparameter v_max        = 749;\n\nreg [23:0] zaddr;\nreg [23:0] zaddr2;\nreg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@177:187", "reg [23:0] zaddr;\nreg [23:0] zaddr2;\nreg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@179:189", "reg [15:0] data;\nreg [15:0] data_in;\nreg dataout = 0;\nreg dataout_enable = 0;\n\nassign zDIR     = !(dataout_enable);\nassign znSLAVEN = !(dataout);\nassign zD  = (dataout) ? data : 16'bzzzz_zzzz_zzzz_zzzz;\n\nreg [23:0] last_addr = 0;\nreg [15:0] last_data = 0;\n"]], "Diff Content": {"Delete": [], "Add": [[180, "reg [15:0] regdata_in;\n"], [180, "reg [15:0] data_z3_hi16;\n"], [180, "reg [15:0] data_z3_low16;\n"], [180, "reg [15:0] data_z3_hi16_latched;\n"], [180, "reg [15:0] data_z3_low16_latched;\n"], [180, "reg [15:0] data_in_z3_low16;\n"], [180, "reg [15:0] zdata_in_sync;\n"], [180, "reg [15:0] z3_din_high_s2;\n"], [180, "reg [15:0] z3_din_low_s2;\n"], [180, "reg [31:0] z3addr;\n"], [180, "reg [31:0] z3addr2;\n"], [180, "reg [31:0] z3addr3;\n"], [180, "reg [31:0] z3_mapped_addr;\n"], [180, "reg [31:0] z3_read_addr;\n"], [180, "reg [15:0] z3_read_data;\n"], [180, "reg [15:0] z3_regread_hi;\n"], [180, "reg [15:0] z3_regread_lo;\n"], [180, "reg z2_snoop_reset_mode = 1;\n"], [180, "reg z_confout = 0;\n"], [180, "assign znCFGOUT = znCFGIN?1'b1:(~z_confout);\n"]]}}