// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/17/2024 08:41:41"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MOD_16_PRIME (
	clk,
	X,
	Y,
	clk_1hz,
	display,
	estado);
input 	clk;
input 	X;
input 	Y;
inout 	clk_1hz;
output 	[16:0] display;
inout 	[3:0] estado;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clk_redux_inst|Add0~35_combout ;
wire \clk_redux_inst|Add0~37 ;
wire \clk_redux_inst|Add0~37COUT1_126 ;
wire \clk_redux_inst|Add0~30_combout ;
wire \clk_redux_inst|Add0~32 ;
wire \clk_redux_inst|Add0~25_combout ;
wire \clk_redux_inst|Add0~27 ;
wire \clk_redux_inst|Add0~27COUT1_127 ;
wire \clk_redux_inst|Add0~20_combout ;
wire \clk_redux_inst|Add0~22 ;
wire \clk_redux_inst|Add0~22COUT1_128 ;
wire \clk_redux_inst|Add0~15_combout ;
wire \clk_redux_inst|Add0~17 ;
wire \clk_redux_inst|Add0~17COUT1_129 ;
wire \clk_redux_inst|Add0~10_combout ;
wire \clk_redux_inst|Add0~12 ;
wire \clk_redux_inst|Add0~12COUT1_130 ;
wire \clk_redux_inst|Add0~0_combout ;
wire \clk_redux_inst|Add0~2 ;
wire \clk_redux_inst|Add0~5_combout ;
wire \clk_redux_inst|Add0~7 ;
wire \clk_redux_inst|Add0~7COUT1_131 ;
wire \clk_redux_inst|Add0~45_combout ;
wire \clk_redux_inst|Add0~47 ;
wire \clk_redux_inst|Add0~47COUT1_132 ;
wire \clk_redux_inst|Add0~50_combout ;
wire \clk_redux_inst|Add0~52 ;
wire \clk_redux_inst|Add0~52COUT1_133 ;
wire \clk_redux_inst|Add0~55_combout ;
wire \clk_redux_inst|Add0~57 ;
wire \clk_redux_inst|Add0~57COUT1_134 ;
wire \clk_redux_inst|Add0~40_combout ;
wire \clk_redux_inst|Add0~42 ;
wire \clk_redux_inst|Add0~60_combout ;
wire \clk_redux_inst|Add0~62 ;
wire \clk_redux_inst|Add0~62COUT1_135 ;
wire \clk_redux_inst|Add0~65_combout ;
wire \clk_redux_inst|Add0~67 ;
wire \clk_redux_inst|Add0~67COUT1_136 ;
wire \clk_redux_inst|Add0~70_combout ;
wire \clk_redux_inst|Add0~72 ;
wire \clk_redux_inst|Add0~72COUT1_137 ;
wire \clk_redux_inst|Add0~75_combout ;
wire \clk_redux_inst|Add0~77 ;
wire \clk_redux_inst|Add0~77COUT1_138 ;
wire \clk_redux_inst|Add0~80_combout ;
wire \clk_redux_inst|Add0~82 ;
wire \clk_redux_inst|Add0~95_combout ;
wire \clk_redux_inst|Add0~97 ;
wire \clk_redux_inst|Add0~97COUT1_139 ;
wire \clk_redux_inst|Add0~85_combout ;
wire \clk_redux_inst|Add0~87 ;
wire \clk_redux_inst|Add0~87COUT1_140 ;
wire \clk_redux_inst|Add0~90_combout ;
wire \clk_redux_inst|Add0~92 ;
wire \clk_redux_inst|Add0~92COUT1_141 ;
wire \clk_redux_inst|Add0~105_combout ;
wire \clk_redux_inst|Add0~107 ;
wire \clk_redux_inst|Add0~107COUT1_142 ;
wire \clk_redux_inst|Add0~110_combout ;
wire \clk_redux_inst|Add0~112 ;
wire \clk_redux_inst|Add0~115_combout ;
wire \clk_redux_inst|Add0~117 ;
wire \clk_redux_inst|Add0~117COUT1_143 ;
wire \clk_redux_inst|Add0~120_combout ;
wire \clk_redux_inst|Add0~122 ;
wire \clk_redux_inst|Add0~122COUT1_144 ;
wire \clk_redux_inst|Add0~100_combout ;
wire \clk_redux_inst|Equal0~5 ;
wire \clk_redux_inst|Equal0~6 ;
wire \clk_redux_inst|Equal0~0 ;
wire \clk_redux_inst|Equal0~3 ;
wire \clk_redux_inst|Equal0~1 ;
wire \clk_redux_inst|Equal0~2 ;
wire \clk_redux_inst|Equal0~4_combout ;
wire \clk_redux_inst|Equal0~7_combout ;
wire \clk_redux_inst|clk_out~reg0_regout ;
wire \X~combout ;
wire \Y~combout ;
wire \Mux2~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~0_combout ;
wire \Mux3~2_combout ;
wire \estado[0]~reg0_regout ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \estado[1]~reg0_regout ;
wire \Mux0~1_combout ;
wire \Mux0~0_combout ;
wire \estado[3]~reg0_regout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \estado[2]~reg0_regout ;
wire \Mux17~0_combout ;
wire \Mux16~0_combout ;
wire \Mux15~0_combout ;
wire \Mux14~0_combout ;
wire \Mux13~0_combout ;
wire \Mux12~0_combout ;
wire \Mux11~0_combout ;
wire \Mux10~0_combout ;
wire \Mux9~0_combout ;
wire \Mux8~0_combout ;
wire \Mux7~0_combout ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \Mux4~0_combout ;
wire [24:0] \clk_redux_inst|contador_1hz ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \clk_redux_inst|Add0~35 (
// Equation(s):
// \clk_redux_inst|Add0~35_combout  = ((!\clk_redux_inst|contador_1hz [0]))
// \clk_redux_inst|Add0~37  = CARRY(((\clk_redux_inst|contador_1hz [0])))
// \clk_redux_inst|Add0~37COUT1_126  = CARRY(((\clk_redux_inst|contador_1hz [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~37 ),
	.cout1(\clk_redux_inst|Add0~37COUT1_126 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~35 .lut_mask = "33cc";
defparam \clk_redux_inst|Add0~35 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~35 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~35 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~35 .sum_lutc_input = "datac";
defparam \clk_redux_inst|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \clk_redux_inst|contador_1hz[0] (
// Equation(s):
// \clk_redux_inst|contador_1hz [0] = DFFEAS((((!\clk_redux_inst|Equal0~7_combout  & \clk_redux_inst|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Equal0~7_combout ),
	.datad(\clk_redux_inst|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[0] .lut_mask = "0f00";
defparam \clk_redux_inst|contador_1hz[0] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[0] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[0] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[0] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \clk_redux_inst|Add0~30 (
// Equation(s):
// \clk_redux_inst|Add0~30_combout  = (\clk_redux_inst|contador_1hz [1] $ ((\clk_redux_inst|Add0~37 )))
// \clk_redux_inst|Add0~32  = CARRY(((!\clk_redux_inst|Add0~37COUT1_126 ) # (!\clk_redux_inst|contador_1hz [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\clk_redux_inst|Add0~37 ),
	.cin1(\clk_redux_inst|Add0~37COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~30_combout ),
	.regout(),
	.cout(\clk_redux_inst|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Add0~30 .cin0_used = "true";
defparam \clk_redux_inst|Add0~30 .cin1_used = "true";
defparam \clk_redux_inst|Add0~30 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~30 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~30 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~30 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~30 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \clk_redux_inst|contador_1hz[1] (
// Equation(s):
// \clk_redux_inst|contador_1hz [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[1] .lut_mask = "0000";
defparam \clk_redux_inst|contador_1hz[1] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[1] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[1] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[1] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \clk_redux_inst|Add0~25 (
// Equation(s):
// \clk_redux_inst|Add0~25_combout  = (\clk_redux_inst|contador_1hz [2] $ ((!\clk_redux_inst|Add0~32 )))
// \clk_redux_inst|Add0~27  = CARRY(((\clk_redux_inst|contador_1hz [2] & !\clk_redux_inst|Add0~32 )))
// \clk_redux_inst|Add0~27COUT1_127  = CARRY(((\clk_redux_inst|contador_1hz [2] & !\clk_redux_inst|Add0~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~27 ),
	.cout1(\clk_redux_inst|Add0~27COUT1_127 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~25 .cin_used = "true";
defparam \clk_redux_inst|Add0~25 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~25 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~25 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~25 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~25 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \clk_redux_inst|contador_1hz[2] (
// Equation(s):
// \clk_redux_inst|contador_1hz [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[2] .lut_mask = "0000";
defparam \clk_redux_inst|contador_1hz[2] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[2] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[2] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[2] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \clk_redux_inst|Add0~20 (
// Equation(s):
// \clk_redux_inst|Add0~20_combout  = (\clk_redux_inst|contador_1hz [3] $ (((!\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~27 ) # (\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~27COUT1_127 ))))
// \clk_redux_inst|Add0~22  = CARRY(((!\clk_redux_inst|Add0~27 ) # (!\clk_redux_inst|contador_1hz [3])))
// \clk_redux_inst|Add0~22COUT1_128  = CARRY(((!\clk_redux_inst|Add0~27COUT1_127 ) # (!\clk_redux_inst|contador_1hz [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~32 ),
	.cin0(\clk_redux_inst|Add0~27 ),
	.cin1(\clk_redux_inst|Add0~27COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~22 ),
	.cout1(\clk_redux_inst|Add0~22COUT1_128 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~20 .cin0_used = "true";
defparam \clk_redux_inst|Add0~20 .cin1_used = "true";
defparam \clk_redux_inst|Add0~20 .cin_used = "true";
defparam \clk_redux_inst|Add0~20 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~20 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~20 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~20 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~20 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxii_lcell \clk_redux_inst|contador_1hz[3] (
// Equation(s):
// \clk_redux_inst|Equal0~1  = (!\clk_redux_inst|contador_1hz [0] & (!\clk_redux_inst|contador_1hz [2] & (!B1_contador_1hz[3] & !\clk_redux_inst|contador_1hz [1])))
// \clk_redux_inst|contador_1hz [3] = DFFEAS(\clk_redux_inst|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\clk_redux_inst|contador_1hz [0]),
	.datab(\clk_redux_inst|contador_1hz [2]),
	.datac(\clk_redux_inst|Add0~20_combout ),
	.datad(\clk_redux_inst|contador_1hz [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~1 ),
	.regout(\clk_redux_inst|contador_1hz [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[3] .lut_mask = "0001";
defparam \clk_redux_inst|contador_1hz[3] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[3] .output_mode = "reg_and_comb";
defparam \clk_redux_inst|contador_1hz[3] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[3] .sum_lutc_input = "qfbk";
defparam \clk_redux_inst|contador_1hz[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \clk_redux_inst|Add0~15 (
// Equation(s):
// \clk_redux_inst|Add0~15_combout  = (\clk_redux_inst|contador_1hz [4] $ ((!(!\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~22 ) # (\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~22COUT1_128 ))))
// \clk_redux_inst|Add0~17  = CARRY(((\clk_redux_inst|contador_1hz [4] & !\clk_redux_inst|Add0~22 )))
// \clk_redux_inst|Add0~17COUT1_129  = CARRY(((\clk_redux_inst|contador_1hz [4] & !\clk_redux_inst|Add0~22COUT1_128 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~32 ),
	.cin0(\clk_redux_inst|Add0~22 ),
	.cin1(\clk_redux_inst|Add0~22COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~17 ),
	.cout1(\clk_redux_inst|Add0~17COUT1_129 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~15 .cin0_used = "true";
defparam \clk_redux_inst|Add0~15 .cin1_used = "true";
defparam \clk_redux_inst|Add0~15 .cin_used = "true";
defparam \clk_redux_inst|Add0~15 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~15 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~15 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~15 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~15 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \clk_redux_inst|contador_1hz[4] (
// Equation(s):
// \clk_redux_inst|contador_1hz [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[4] .lut_mask = "0000";
defparam \clk_redux_inst|contador_1hz[4] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[4] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[4] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[4] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \clk_redux_inst|Add0~10 (
// Equation(s):
// \clk_redux_inst|Add0~10_combout  = (\clk_redux_inst|contador_1hz [5] $ (((!\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~17 ) # (\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~17COUT1_129 ))))
// \clk_redux_inst|Add0~12  = CARRY(((!\clk_redux_inst|Add0~17 ) # (!\clk_redux_inst|contador_1hz [5])))
// \clk_redux_inst|Add0~12COUT1_130  = CARRY(((!\clk_redux_inst|Add0~17COUT1_129 ) # (!\clk_redux_inst|contador_1hz [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~32 ),
	.cin0(\clk_redux_inst|Add0~17 ),
	.cin1(\clk_redux_inst|Add0~17COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~12 ),
	.cout1(\clk_redux_inst|Add0~12COUT1_130 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~10 .cin0_used = "true";
defparam \clk_redux_inst|Add0~10 .cin1_used = "true";
defparam \clk_redux_inst|Add0~10 .cin_used = "true";
defparam \clk_redux_inst|Add0~10 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~10 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~10 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~10 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~10 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxii_lcell \clk_redux_inst|contador_1hz[5] (
// Equation(s):
// \clk_redux_inst|contador_1hz [5] = DFFEAS((((\clk_redux_inst|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_redux_inst|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[5] .lut_mask = "ff00";
defparam \clk_redux_inst|contador_1hz[5] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[5] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[5] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[5] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \clk_redux_inst|Add0~0 (
// Equation(s):
// \clk_redux_inst|Add0~0_combout  = (\clk_redux_inst|contador_1hz [6] $ ((!(!\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~12 ) # (\clk_redux_inst|Add0~32  & \clk_redux_inst|Add0~12COUT1_130 ))))
// \clk_redux_inst|Add0~2  = CARRY(((\clk_redux_inst|contador_1hz [6] & !\clk_redux_inst|Add0~12COUT1_130 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~32 ),
	.cin0(\clk_redux_inst|Add0~12 ),
	.cin1(\clk_redux_inst|Add0~12COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~0_combout ),
	.regout(),
	.cout(\clk_redux_inst|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Add0~0 .cin0_used = "true";
defparam \clk_redux_inst|Add0~0 .cin1_used = "true";
defparam \clk_redux_inst|Add0~0 .cin_used = "true";
defparam \clk_redux_inst|Add0~0 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~0 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~0 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~0 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~0 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxii_lcell \clk_redux_inst|contador_1hz[6] (
// Equation(s):
// \clk_redux_inst|contador_1hz [6] = DFFEAS((((\clk_redux_inst|Add0~0_combout  & !\clk_redux_inst|Equal0~7_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~0_combout ),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[6] .lut_mask = "00f0";
defparam \clk_redux_inst|contador_1hz[6] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[6] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[6] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[6] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \clk_redux_inst|Add0~5 (
// Equation(s):
// \clk_redux_inst|Add0~5_combout  = (\clk_redux_inst|contador_1hz [7] $ ((\clk_redux_inst|Add0~2 )))
// \clk_redux_inst|Add0~7  = CARRY(((!\clk_redux_inst|Add0~2 ) # (!\clk_redux_inst|contador_1hz [7])))
// \clk_redux_inst|Add0~7COUT1_131  = CARRY(((!\clk_redux_inst|Add0~2 ) # (!\clk_redux_inst|contador_1hz [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~7 ),
	.cout1(\clk_redux_inst|Add0~7COUT1_131 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~5 .cin_used = "true";
defparam \clk_redux_inst|Add0~5 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~5 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~5 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~5 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~5 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N8
maxii_lcell \clk_redux_inst|contador_1hz[7] (
// Equation(s):
// \clk_redux_inst|Equal0~0  = (!\clk_redux_inst|contador_1hz [5] & (\clk_redux_inst|contador_1hz [6] & (!B1_contador_1hz[7] & !\clk_redux_inst|contador_1hz [4])))
// \clk_redux_inst|contador_1hz [7] = DFFEAS(\clk_redux_inst|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\clk_redux_inst|contador_1hz [5]),
	.datab(\clk_redux_inst|contador_1hz [6]),
	.datac(\clk_redux_inst|Add0~5_combout ),
	.datad(\clk_redux_inst|contador_1hz [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~0 ),
	.regout(\clk_redux_inst|contador_1hz [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[7] .lut_mask = "0004";
defparam \clk_redux_inst|contador_1hz[7] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[7] .output_mode = "reg_and_comb";
defparam \clk_redux_inst|contador_1hz[7] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[7] .sum_lutc_input = "qfbk";
defparam \clk_redux_inst|contador_1hz[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \clk_redux_inst|Add0~45 (
// Equation(s):
// \clk_redux_inst|Add0~45_combout  = (\clk_redux_inst|contador_1hz [8] $ ((!(!\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~7 ) # (\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~7COUT1_131 ))))
// \clk_redux_inst|Add0~47  = CARRY(((\clk_redux_inst|contador_1hz [8] & !\clk_redux_inst|Add0~7 )))
// \clk_redux_inst|Add0~47COUT1_132  = CARRY(((\clk_redux_inst|contador_1hz [8] & !\clk_redux_inst|Add0~7COUT1_131 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~2 ),
	.cin0(\clk_redux_inst|Add0~7 ),
	.cin1(\clk_redux_inst|Add0~7COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~47 ),
	.cout1(\clk_redux_inst|Add0~47COUT1_132 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~45 .cin0_used = "true";
defparam \clk_redux_inst|Add0~45 .cin1_used = "true";
defparam \clk_redux_inst|Add0~45 .cin_used = "true";
defparam \clk_redux_inst|Add0~45 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~45 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~45 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~45 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~45 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N3
maxii_lcell \clk_redux_inst|contador_1hz[8] (
// Equation(s):
// \clk_redux_inst|Equal0~2  = (!\clk_redux_inst|contador_1hz [10] & (\clk_redux_inst|contador_1hz [11] & (!B1_contador_1hz[8] & !\clk_redux_inst|contador_1hz [9])))
// \clk_redux_inst|contador_1hz [8] = DFFEAS(\clk_redux_inst|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\clk_redux_inst|contador_1hz [10]),
	.datab(\clk_redux_inst|contador_1hz [11]),
	.datac(\clk_redux_inst|Add0~45_combout ),
	.datad(\clk_redux_inst|contador_1hz [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~2 ),
	.regout(\clk_redux_inst|contador_1hz [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[8] .lut_mask = "0004";
defparam \clk_redux_inst|contador_1hz[8] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[8] .output_mode = "reg_and_comb";
defparam \clk_redux_inst|contador_1hz[8] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[8] .sum_lutc_input = "qfbk";
defparam \clk_redux_inst|contador_1hz[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \clk_redux_inst|Add0~50 (
// Equation(s):
// \clk_redux_inst|Add0~50_combout  = (\clk_redux_inst|contador_1hz [9] $ (((!\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~47 ) # (\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~47COUT1_132 ))))
// \clk_redux_inst|Add0~52  = CARRY(((!\clk_redux_inst|Add0~47 ) # (!\clk_redux_inst|contador_1hz [9])))
// \clk_redux_inst|Add0~52COUT1_133  = CARRY(((!\clk_redux_inst|Add0~47COUT1_132 ) # (!\clk_redux_inst|contador_1hz [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~2 ),
	.cin0(\clk_redux_inst|Add0~47 ),
	.cin1(\clk_redux_inst|Add0~47COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~52 ),
	.cout1(\clk_redux_inst|Add0~52COUT1_133 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~50 .cin0_used = "true";
defparam \clk_redux_inst|Add0~50 .cin1_used = "true";
defparam \clk_redux_inst|Add0~50 .cin_used = "true";
defparam \clk_redux_inst|Add0~50 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~50 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~50 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~50 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~50 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \clk_redux_inst|contador_1hz[9] (
// Equation(s):
// \clk_redux_inst|contador_1hz [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[9] .lut_mask = "0000";
defparam \clk_redux_inst|contador_1hz[9] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[9] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[9] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[9] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \clk_redux_inst|Add0~55 (
// Equation(s):
// \clk_redux_inst|Add0~55_combout  = (\clk_redux_inst|contador_1hz [10] $ ((!(!\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~52 ) # (\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~52COUT1_133 ))))
// \clk_redux_inst|Add0~57  = CARRY(((\clk_redux_inst|contador_1hz [10] & !\clk_redux_inst|Add0~52 )))
// \clk_redux_inst|Add0~57COUT1_134  = CARRY(((\clk_redux_inst|contador_1hz [10] & !\clk_redux_inst|Add0~52COUT1_133 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~2 ),
	.cin0(\clk_redux_inst|Add0~52 ),
	.cin1(\clk_redux_inst|Add0~52COUT1_133 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~57 ),
	.cout1(\clk_redux_inst|Add0~57COUT1_134 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~55 .cin0_used = "true";
defparam \clk_redux_inst|Add0~55 .cin1_used = "true";
defparam \clk_redux_inst|Add0~55 .cin_used = "true";
defparam \clk_redux_inst|Add0~55 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~55 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~55 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~55 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~55 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \clk_redux_inst|contador_1hz[10] (
// Equation(s):
// \clk_redux_inst|contador_1hz [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[10] .lut_mask = "0000";
defparam \clk_redux_inst|contador_1hz[10] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[10] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[10] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[10] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \clk_redux_inst|Add0~40 (
// Equation(s):
// \clk_redux_inst|Add0~40_combout  = (\clk_redux_inst|contador_1hz [11] $ (((!\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~57 ) # (\clk_redux_inst|Add0~2  & \clk_redux_inst|Add0~57COUT1_134 ))))
// \clk_redux_inst|Add0~42  = CARRY(((!\clk_redux_inst|Add0~57COUT1_134 ) # (!\clk_redux_inst|contador_1hz [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~2 ),
	.cin0(\clk_redux_inst|Add0~57 ),
	.cin1(\clk_redux_inst|Add0~57COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~40_combout ),
	.regout(),
	.cout(\clk_redux_inst|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Add0~40 .cin0_used = "true";
defparam \clk_redux_inst|Add0~40 .cin1_used = "true";
defparam \clk_redux_inst|Add0~40 .cin_used = "true";
defparam \clk_redux_inst|Add0~40 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~40 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~40 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~40 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~40 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxii_lcell \clk_redux_inst|contador_1hz[11] (
// Equation(s):
// \clk_redux_inst|contador_1hz [11] = DFFEAS(((!\clk_redux_inst|Equal0~7_combout  & ((\clk_redux_inst|Add0~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clk_redux_inst|Equal0~7_combout ),
	.datac(vcc),
	.datad(\clk_redux_inst|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[11] .lut_mask = "3300";
defparam \clk_redux_inst|contador_1hz[11] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[11] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[11] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[11] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \clk_redux_inst|Add0~60 (
// Equation(s):
// \clk_redux_inst|Add0~60_combout  = (\clk_redux_inst|contador_1hz [12] $ ((!\clk_redux_inst|Add0~42 )))
// \clk_redux_inst|Add0~62  = CARRY(((\clk_redux_inst|contador_1hz [12] & !\clk_redux_inst|Add0~42 )))
// \clk_redux_inst|Add0~62COUT1_135  = CARRY(((\clk_redux_inst|contador_1hz [12] & !\clk_redux_inst|Add0~42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~62 ),
	.cout1(\clk_redux_inst|Add0~62COUT1_135 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~60 .cin_used = "true";
defparam \clk_redux_inst|Add0~60 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~60 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~60 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~60 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~60 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \clk_redux_inst|contador_1hz[12] (
// Equation(s):
// \clk_redux_inst|contador_1hz [12] = DFFEAS((((!\clk_redux_inst|Equal0~7_combout  & \clk_redux_inst|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Equal0~7_combout ),
	.datad(\clk_redux_inst|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[12] .lut_mask = "0f00";
defparam \clk_redux_inst|contador_1hz[12] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[12] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[12] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[12] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \clk_redux_inst|Add0~65 (
// Equation(s):
// \clk_redux_inst|Add0~65_combout  = (\clk_redux_inst|contador_1hz [13] $ (((!\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~62 ) # (\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~62COUT1_135 ))))
// \clk_redux_inst|Add0~67  = CARRY(((!\clk_redux_inst|Add0~62 ) # (!\clk_redux_inst|contador_1hz [13])))
// \clk_redux_inst|Add0~67COUT1_136  = CARRY(((!\clk_redux_inst|Add0~62COUT1_135 ) # (!\clk_redux_inst|contador_1hz [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~42 ),
	.cin0(\clk_redux_inst|Add0~62 ),
	.cin1(\clk_redux_inst|Add0~62COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~67 ),
	.cout1(\clk_redux_inst|Add0~67COUT1_136 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~65 .cin0_used = "true";
defparam \clk_redux_inst|Add0~65 .cin1_used = "true";
defparam \clk_redux_inst|Add0~65 .cin_used = "true";
defparam \clk_redux_inst|Add0~65 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~65 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~65 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~65 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~65 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N0
maxii_lcell \clk_redux_inst|contador_1hz[13] (
// Equation(s):
// \clk_redux_inst|contador_1hz [13] = DFFEAS((((\clk_redux_inst|Add0~65_combout  & !\clk_redux_inst|Equal0~7_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~65_combout ),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[13] .lut_mask = "00f0";
defparam \clk_redux_inst|contador_1hz[13] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[13] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[13] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[13] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \clk_redux_inst|Add0~70 (
// Equation(s):
// \clk_redux_inst|Add0~70_combout  = \clk_redux_inst|contador_1hz [14] $ ((((!(!\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~67 ) # (\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~67COUT1_136 )))))
// \clk_redux_inst|Add0~72  = CARRY((\clk_redux_inst|contador_1hz [14] & ((!\clk_redux_inst|Add0~67 ))))
// \clk_redux_inst|Add0~72COUT1_137  = CARRY((\clk_redux_inst|contador_1hz [14] & ((!\clk_redux_inst|Add0~67COUT1_136 ))))

	.clk(gnd),
	.dataa(\clk_redux_inst|contador_1hz [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~42 ),
	.cin0(\clk_redux_inst|Add0~67 ),
	.cin1(\clk_redux_inst|Add0~67COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~72 ),
	.cout1(\clk_redux_inst|Add0~72COUT1_137 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~70 .cin0_used = "true";
defparam \clk_redux_inst|Add0~70 .cin1_used = "true";
defparam \clk_redux_inst|Add0~70 .cin_used = "true";
defparam \clk_redux_inst|Add0~70 .lut_mask = "a50a";
defparam \clk_redux_inst|Add0~70 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~70 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~70 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~70 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \clk_redux_inst|contador_1hz[14] (
// Equation(s):
// \clk_redux_inst|contador_1hz [14] = DFFEAS((((\clk_redux_inst|Add0~70_combout  & !\clk_redux_inst|Equal0~7_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~70_combout ),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[14] .lut_mask = "00f0";
defparam \clk_redux_inst|contador_1hz[14] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[14] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[14] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[14] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \clk_redux_inst|Add0~75 (
// Equation(s):
// \clk_redux_inst|Add0~75_combout  = (\clk_redux_inst|contador_1hz [15] $ (((!\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~72 ) # (\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~72COUT1_137 ))))
// \clk_redux_inst|Add0~77  = CARRY(((!\clk_redux_inst|Add0~72 ) # (!\clk_redux_inst|contador_1hz [15])))
// \clk_redux_inst|Add0~77COUT1_138  = CARRY(((!\clk_redux_inst|Add0~72COUT1_137 ) # (!\clk_redux_inst|contador_1hz [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~42 ),
	.cin0(\clk_redux_inst|Add0~72 ),
	.cin1(\clk_redux_inst|Add0~72COUT1_137 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~77 ),
	.cout1(\clk_redux_inst|Add0~77COUT1_138 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~75 .cin0_used = "true";
defparam \clk_redux_inst|Add0~75 .cin1_used = "true";
defparam \clk_redux_inst|Add0~75 .cin_used = "true";
defparam \clk_redux_inst|Add0~75 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~75 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~75 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~75 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~75 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \clk_redux_inst|contador_1hz[15] (
// Equation(s):
// \clk_redux_inst|Equal0~3  = (\clk_redux_inst|contador_1hz [12] & (\clk_redux_inst|contador_1hz [13] & (!B1_contador_1hz[15] & \clk_redux_inst|contador_1hz [14])))
// \clk_redux_inst|contador_1hz [15] = DFFEAS(\clk_redux_inst|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\clk_redux_inst|contador_1hz [12]),
	.datab(\clk_redux_inst|contador_1hz [13]),
	.datac(\clk_redux_inst|Add0~75_combout ),
	.datad(\clk_redux_inst|contador_1hz [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~3 ),
	.regout(\clk_redux_inst|contador_1hz [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[15] .lut_mask = "0800";
defparam \clk_redux_inst|contador_1hz[15] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[15] .output_mode = "reg_and_comb";
defparam \clk_redux_inst|contador_1hz[15] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[15] .sum_lutc_input = "qfbk";
defparam \clk_redux_inst|contador_1hz[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \clk_redux_inst|Add0~80 (
// Equation(s):
// \clk_redux_inst|Add0~80_combout  = (\clk_redux_inst|contador_1hz [16] $ ((!(!\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~77 ) # (\clk_redux_inst|Add0~42  & \clk_redux_inst|Add0~77COUT1_138 ))))
// \clk_redux_inst|Add0~82  = CARRY(((\clk_redux_inst|contador_1hz [16] & !\clk_redux_inst|Add0~77COUT1_138 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~42 ),
	.cin0(\clk_redux_inst|Add0~77 ),
	.cin1(\clk_redux_inst|Add0~77COUT1_138 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~80_combout ),
	.regout(),
	.cout(\clk_redux_inst|Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Add0~80 .cin0_used = "true";
defparam \clk_redux_inst|Add0~80 .cin1_used = "true";
defparam \clk_redux_inst|Add0~80 .cin_used = "true";
defparam \clk_redux_inst|Add0~80 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~80 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~80 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~80 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~80 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \clk_redux_inst|contador_1hz[16] (
// Equation(s):
// \clk_redux_inst|contador_1hz [16] = DFFEAS((((\clk_redux_inst|Add0~80_combout  & !\clk_redux_inst|Equal0~7_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~80_combout ),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[16] .lut_mask = "00f0";
defparam \clk_redux_inst|contador_1hz[16] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[16] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[16] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[16] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \clk_redux_inst|Add0~95 (
// Equation(s):
// \clk_redux_inst|Add0~95_combout  = \clk_redux_inst|contador_1hz [17] $ ((((\clk_redux_inst|Add0~82 ))))
// \clk_redux_inst|Add0~97  = CARRY(((!\clk_redux_inst|Add0~82 )) # (!\clk_redux_inst|contador_1hz [17]))
// \clk_redux_inst|Add0~97COUT1_139  = CARRY(((!\clk_redux_inst|Add0~82 )) # (!\clk_redux_inst|contador_1hz [17]))

	.clk(gnd),
	.dataa(\clk_redux_inst|contador_1hz [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~97 ),
	.cout1(\clk_redux_inst|Add0~97COUT1_139 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~95 .cin_used = "true";
defparam \clk_redux_inst|Add0~95 .lut_mask = "5a5f";
defparam \clk_redux_inst|Add0~95 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~95 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~95 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~95 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \clk_redux_inst|contador_1hz[17] (
// Equation(s):
// \clk_redux_inst|Equal0~5  = (\clk_redux_inst|contador_1hz [19] & (\clk_redux_inst|contador_1hz [16] & (!B1_contador_1hz[17] & \clk_redux_inst|contador_1hz [18])))
// \clk_redux_inst|contador_1hz [17] = DFFEAS(\clk_redux_inst|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\clk_redux_inst|contador_1hz [19]),
	.datab(\clk_redux_inst|contador_1hz [16]),
	.datac(\clk_redux_inst|Add0~95_combout ),
	.datad(\clk_redux_inst|contador_1hz [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~5 ),
	.regout(\clk_redux_inst|contador_1hz [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[17] .lut_mask = "0800";
defparam \clk_redux_inst|contador_1hz[17] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[17] .output_mode = "reg_and_comb";
defparam \clk_redux_inst|contador_1hz[17] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[17] .sum_lutc_input = "qfbk";
defparam \clk_redux_inst|contador_1hz[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \clk_redux_inst|Add0~85 (
// Equation(s):
// \clk_redux_inst|Add0~85_combout  = (\clk_redux_inst|contador_1hz [18] $ ((!(!\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~97 ) # (\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~97COUT1_139 ))))
// \clk_redux_inst|Add0~87  = CARRY(((\clk_redux_inst|contador_1hz [18] & !\clk_redux_inst|Add0~97 )))
// \clk_redux_inst|Add0~87COUT1_140  = CARRY(((\clk_redux_inst|contador_1hz [18] & !\clk_redux_inst|Add0~97COUT1_139 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~82 ),
	.cin0(\clk_redux_inst|Add0~97 ),
	.cin1(\clk_redux_inst|Add0~97COUT1_139 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~87 ),
	.cout1(\clk_redux_inst|Add0~87COUT1_140 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~85 .cin0_used = "true";
defparam \clk_redux_inst|Add0~85 .cin1_used = "true";
defparam \clk_redux_inst|Add0~85 .cin_used = "true";
defparam \clk_redux_inst|Add0~85 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~85 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~85 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~85 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~85 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \clk_redux_inst|contador_1hz[18] (
// Equation(s):
// \clk_redux_inst|contador_1hz [18] = DFFEAS((((\clk_redux_inst|Add0~85_combout  & !\clk_redux_inst|Equal0~7_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~85_combout ),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[18] .lut_mask = "00f0";
defparam \clk_redux_inst|contador_1hz[18] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[18] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[18] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[18] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \clk_redux_inst|Add0~90 (
// Equation(s):
// \clk_redux_inst|Add0~90_combout  = (\clk_redux_inst|contador_1hz [19] $ (((!\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~87 ) # (\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~87COUT1_140 ))))
// \clk_redux_inst|Add0~92  = CARRY(((!\clk_redux_inst|Add0~87 ) # (!\clk_redux_inst|contador_1hz [19])))
// \clk_redux_inst|Add0~92COUT1_141  = CARRY(((!\clk_redux_inst|Add0~87COUT1_140 ) # (!\clk_redux_inst|contador_1hz [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~82 ),
	.cin0(\clk_redux_inst|Add0~87 ),
	.cin1(\clk_redux_inst|Add0~87COUT1_140 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~92 ),
	.cout1(\clk_redux_inst|Add0~92COUT1_141 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~90 .cin0_used = "true";
defparam \clk_redux_inst|Add0~90 .cin1_used = "true";
defparam \clk_redux_inst|Add0~90 .cin_used = "true";
defparam \clk_redux_inst|Add0~90 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~90 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~90 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~90 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~90 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \clk_redux_inst|contador_1hz[19] (
// Equation(s):
// \clk_redux_inst|contador_1hz [19] = DFFEAS((((!\clk_redux_inst|Equal0~7_combout  & \clk_redux_inst|Add0~90_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Equal0~7_combout ),
	.datad(\clk_redux_inst|Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[19] .lut_mask = "0f00";
defparam \clk_redux_inst|contador_1hz[19] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[19] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[19] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[19] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \clk_redux_inst|Add0~105 (
// Equation(s):
// \clk_redux_inst|Add0~105_combout  = \clk_redux_inst|contador_1hz [20] $ ((((!(!\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~92 ) # (\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~92COUT1_141 )))))
// \clk_redux_inst|Add0~107  = CARRY((\clk_redux_inst|contador_1hz [20] & ((!\clk_redux_inst|Add0~92 ))))
// \clk_redux_inst|Add0~107COUT1_142  = CARRY((\clk_redux_inst|contador_1hz [20] & ((!\clk_redux_inst|Add0~92COUT1_141 ))))

	.clk(gnd),
	.dataa(\clk_redux_inst|contador_1hz [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~82 ),
	.cin0(\clk_redux_inst|Add0~92 ),
	.cin1(\clk_redux_inst|Add0~92COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~107 ),
	.cout1(\clk_redux_inst|Add0~107COUT1_142 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~105 .cin0_used = "true";
defparam \clk_redux_inst|Add0~105 .cin1_used = "true";
defparam \clk_redux_inst|Add0~105 .cin_used = "true";
defparam \clk_redux_inst|Add0~105 .lut_mask = "a50a";
defparam \clk_redux_inst|Add0~105 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~105 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~105 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~105 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N6
maxii_lcell \clk_redux_inst|contador_1hz[20] (
// Equation(s):
// \clk_redux_inst|contador_1hz [20] = DFFEAS((((!\clk_redux_inst|Equal0~7_combout  & \clk_redux_inst|Add0~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Equal0~7_combout ),
	.datad(\clk_redux_inst|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[20] .lut_mask = "0f00";
defparam \clk_redux_inst|contador_1hz[20] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[20] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[20] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[20] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \clk_redux_inst|Add0~110 (
// Equation(s):
// \clk_redux_inst|Add0~110_combout  = \clk_redux_inst|contador_1hz [21] $ (((((!\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~107 ) # (\clk_redux_inst|Add0~82  & \clk_redux_inst|Add0~107COUT1_142 )))))
// \clk_redux_inst|Add0~112  = CARRY(((!\clk_redux_inst|Add0~107COUT1_142 )) # (!\clk_redux_inst|contador_1hz [21]))

	.clk(gnd),
	.dataa(\clk_redux_inst|contador_1hz [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~82 ),
	.cin0(\clk_redux_inst|Add0~107 ),
	.cin1(\clk_redux_inst|Add0~107COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~110_combout ),
	.regout(),
	.cout(\clk_redux_inst|Add0~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Add0~110 .cin0_used = "true";
defparam \clk_redux_inst|Add0~110 .cin1_used = "true";
defparam \clk_redux_inst|Add0~110 .cin_used = "true";
defparam \clk_redux_inst|Add0~110 .lut_mask = "5a5f";
defparam \clk_redux_inst|Add0~110 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~110 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~110 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~110 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \clk_redux_inst|contador_1hz[21] (
// Equation(s):
// \clk_redux_inst|contador_1hz [21] = DFFEAS((((\clk_redux_inst|Add0~110_combout  & !\clk_redux_inst|Equal0~7_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~110_combout ),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[21] .lut_mask = "00f0";
defparam \clk_redux_inst|contador_1hz[21] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[21] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[21] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[21] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \clk_redux_inst|Add0~115 (
// Equation(s):
// \clk_redux_inst|Add0~115_combout  = (\clk_redux_inst|contador_1hz [22] $ ((!\clk_redux_inst|Add0~112 )))
// \clk_redux_inst|Add0~117  = CARRY(((\clk_redux_inst|contador_1hz [22] & !\clk_redux_inst|Add0~112 )))
// \clk_redux_inst|Add0~117COUT1_143  = CARRY(((\clk_redux_inst|contador_1hz [22] & !\clk_redux_inst|Add0~112 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~117 ),
	.cout1(\clk_redux_inst|Add0~117COUT1_143 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~115 .cin_used = "true";
defparam \clk_redux_inst|Add0~115 .lut_mask = "c30c";
defparam \clk_redux_inst|Add0~115 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~115 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~115 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~115 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \clk_redux_inst|contador_1hz[22] (
// Equation(s):
// \clk_redux_inst|contador_1hz [22] = DFFEAS((((\clk_redux_inst|Add0~115_combout  & !\clk_redux_inst|Equal0~7_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Add0~115_combout ),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[22] .lut_mask = "00f0";
defparam \clk_redux_inst|contador_1hz[22] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[22] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[22] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[22] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \clk_redux_inst|Add0~120 (
// Equation(s):
// \clk_redux_inst|Add0~120_combout  = (\clk_redux_inst|contador_1hz [23] $ (((!\clk_redux_inst|Add0~112  & \clk_redux_inst|Add0~117 ) # (\clk_redux_inst|Add0~112  & \clk_redux_inst|Add0~117COUT1_143 ))))
// \clk_redux_inst|Add0~122  = CARRY(((!\clk_redux_inst|Add0~117 ) # (!\clk_redux_inst|contador_1hz [23])))
// \clk_redux_inst|Add0~122COUT1_144  = CARRY(((!\clk_redux_inst|Add0~117COUT1_143 ) # (!\clk_redux_inst|contador_1hz [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk_redux_inst|contador_1hz [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~112 ),
	.cin0(\clk_redux_inst|Add0~117 ),
	.cin1(\clk_redux_inst|Add0~117COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\clk_redux_inst|Add0~122 ),
	.cout1(\clk_redux_inst|Add0~122COUT1_144 ));
// synopsys translate_off
defparam \clk_redux_inst|Add0~120 .cin0_used = "true";
defparam \clk_redux_inst|Add0~120 .cin1_used = "true";
defparam \clk_redux_inst|Add0~120 .cin_used = "true";
defparam \clk_redux_inst|Add0~120 .lut_mask = "3c3f";
defparam \clk_redux_inst|Add0~120 .operation_mode = "arithmetic";
defparam \clk_redux_inst|Add0~120 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~120 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~120 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N5
maxii_lcell \clk_redux_inst|contador_1hz[23] (
// Equation(s):
// \clk_redux_inst|Equal0~6  = (\clk_redux_inst|contador_1hz [20] & (\clk_redux_inst|contador_1hz [21] & (!B1_contador_1hz[23] & \clk_redux_inst|contador_1hz [22])))
// \clk_redux_inst|contador_1hz [23] = DFFEAS(\clk_redux_inst|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \clk_redux_inst|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\clk_redux_inst|contador_1hz [20]),
	.datab(\clk_redux_inst|contador_1hz [21]),
	.datac(\clk_redux_inst|Add0~120_combout ),
	.datad(\clk_redux_inst|contador_1hz [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~6 ),
	.regout(\clk_redux_inst|contador_1hz [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[23] .lut_mask = "0800";
defparam \clk_redux_inst|contador_1hz[23] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[23] .output_mode = "reg_and_comb";
defparam \clk_redux_inst|contador_1hz[23] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[23] .sum_lutc_input = "qfbk";
defparam \clk_redux_inst|contador_1hz[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \clk_redux_inst|Add0~100 (
// Equation(s):
// \clk_redux_inst|Add0~100_combout  = (((!\clk_redux_inst|Add0~112  & \clk_redux_inst|Add0~122 ) # (\clk_redux_inst|Add0~112  & \clk_redux_inst|Add0~122COUT1_144 ) $ (!\clk_redux_inst|contador_1hz [24])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk_redux_inst|contador_1hz [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\clk_redux_inst|Add0~112 ),
	.cin0(\clk_redux_inst|Add0~122 ),
	.cin1(\clk_redux_inst|Add0~122COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Add0~100 .cin0_used = "true";
defparam \clk_redux_inst|Add0~100 .cin1_used = "true";
defparam \clk_redux_inst|Add0~100 .cin_used = "true";
defparam \clk_redux_inst|Add0~100 .lut_mask = "f00f";
defparam \clk_redux_inst|Add0~100 .operation_mode = "normal";
defparam \clk_redux_inst|Add0~100 .output_mode = "comb_only";
defparam \clk_redux_inst|Add0~100 .register_cascade_mode = "off";
defparam \clk_redux_inst|Add0~100 .sum_lutc_input = "cin";
defparam \clk_redux_inst|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N2
maxii_lcell \clk_redux_inst|contador_1hz[24] (
// Equation(s):
// \clk_redux_inst|contador_1hz [24] = DFFEAS((((!\clk_redux_inst|Equal0~7_combout  & \clk_redux_inst|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\clk_redux_inst|Equal0~7_combout ),
	.datad(\clk_redux_inst|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|contador_1hz [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|contador_1hz[24] .lut_mask = "0f00";
defparam \clk_redux_inst|contador_1hz[24] .operation_mode = "normal";
defparam \clk_redux_inst|contador_1hz[24] .output_mode = "reg_only";
defparam \clk_redux_inst|contador_1hz[24] .register_cascade_mode = "off";
defparam \clk_redux_inst|contador_1hz[24] .sum_lutc_input = "datac";
defparam \clk_redux_inst|contador_1hz[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N0
maxii_lcell \clk_redux_inst|Equal0~4 (
// Equation(s):
// \clk_redux_inst|Equal0~4_combout  = (\clk_redux_inst|Equal0~0  & (\clk_redux_inst|Equal0~3  & (\clk_redux_inst|Equal0~1  & \clk_redux_inst|Equal0~2 )))

	.clk(gnd),
	.dataa(\clk_redux_inst|Equal0~0 ),
	.datab(\clk_redux_inst|Equal0~3 ),
	.datac(\clk_redux_inst|Equal0~1 ),
	.datad(\clk_redux_inst|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Equal0~4 .lut_mask = "8000";
defparam \clk_redux_inst|Equal0~4 .operation_mode = "normal";
defparam \clk_redux_inst|Equal0~4 .output_mode = "comb_only";
defparam \clk_redux_inst|Equal0~4 .register_cascade_mode = "off";
defparam \clk_redux_inst|Equal0~4 .sum_lutc_input = "datac";
defparam \clk_redux_inst|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N1
maxii_lcell \clk_redux_inst|Equal0~7 (
// Equation(s):
// \clk_redux_inst|Equal0~7_combout  = (\clk_redux_inst|contador_1hz [24] & (\clk_redux_inst|Equal0~5  & (\clk_redux_inst|Equal0~6  & \clk_redux_inst|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\clk_redux_inst|contador_1hz [24]),
	.datab(\clk_redux_inst|Equal0~5 ),
	.datac(\clk_redux_inst|Equal0~6 ),
	.datad(\clk_redux_inst|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\clk_redux_inst|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|Equal0~7 .lut_mask = "8000";
defparam \clk_redux_inst|Equal0~7 .operation_mode = "normal";
defparam \clk_redux_inst|Equal0~7 .output_mode = "comb_only";
defparam \clk_redux_inst|Equal0~7 .register_cascade_mode = "off";
defparam \clk_redux_inst|Equal0~7 .sum_lutc_input = "datac";
defparam \clk_redux_inst|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxii_lcell \clk_redux_inst|clk_out~reg0 (
// Equation(s):
// \clk_redux_inst|clk_out~reg0_regout  = DFFEAS((\clk_redux_inst|clk_out~reg0_regout  $ (((\clk_redux_inst|Equal0~7_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\clk_redux_inst|clk_out~reg0_regout ),
	.datac(vcc),
	.datad(\clk_redux_inst|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\clk_redux_inst|clk_out~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \clk_redux_inst|clk_out~reg0 .lut_mask = "33cc";
defparam \clk_redux_inst|clk_out~reg0 .operation_mode = "normal";
defparam \clk_redux_inst|clk_out~reg0 .output_mode = "reg_only";
defparam \clk_redux_inst|clk_out~reg0 .register_cascade_mode = "off";
defparam \clk_redux_inst|clk_out~reg0 .sum_lutc_input = "datac";
defparam \clk_redux_inst|clk_out~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \X~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\X~combout ),
	.padio(X));
// synopsys translate_off
defparam \X~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Y~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Y~combout ),
	.padio(Y));
// synopsys translate_off
defparam \Y~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ((\Y~combout  & (\estado[1]~reg0_regout )) # (!\Y~combout  & ((\estado[3]~reg0_regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Y~combout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "f3c0";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\estado[1]~reg0_regout  & (!\Y~combout  & (\estado[2]~reg0_regout  & !\estado[3]~reg0_regout ))) # (!\estado[1]~reg0_regout  & (\estado[3]~reg0_regout  & (\Y~combout  $ (!\estado[2]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[1]~reg0_regout ),
	.datab(\Y~combout ),
	.datac(\estado[2]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = "4120";
defparam \Mux3~1 .operation_mode = "normal";
defparam \Mux3~1 .output_mode = "comb_only";
defparam \Mux3~1 .register_cascade_mode = "off";
defparam \Mux3~1 .sum_lutc_input = "datac";
defparam \Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\estado[3]~reg0_regout  & ((\Y~combout  $ (\estado[2]~reg0_regout )))) # (!\estado[3]~reg0_regout  & ((\estado[1]~reg0_regout  & ((\Y~combout ) # (!\estado[2]~reg0_regout ))) # (!\estado[1]~reg0_regout  & ((\estado[2]~reg0_regout )))))

	.clk(gnd),
	.dataa(\estado[1]~reg0_regout ),
	.datab(\Y~combout ),
	.datac(\estado[2]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = "3cda";
defparam \Mux3~0 .operation_mode = "normal";
defparam \Mux3~0 .output_mode = "comb_only";
defparam \Mux3~0 .register_cascade_mode = "off";
defparam \Mux3~0 .sum_lutc_input = "datac";
defparam \Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Y~combout  & ((\Mux3~1_combout  & (!\estado[0]~reg0_regout  & !\Mux3~0_combout )) # (!\Mux3~1_combout  & ((\Mux3~0_combout ))))) # (!\Y~combout  & ((\estado[0]~reg0_regout  & (\Mux3~1_combout  & !\Mux3~0_combout )) # 
// (!\estado[0]~reg0_regout  & ((\Mux3~1_combout ) # (!\Mux3~0_combout )))))

	.clk(gnd),
	.dataa(\Y~combout ),
	.datab(\estado[0]~reg0_regout ),
	.datac(\Mux3~1_combout ),
	.datad(\Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = "1a71";
defparam \Mux3~2 .operation_mode = "normal";
defparam \Mux3~2 .output_mode = "comb_only";
defparam \Mux3~2 .register_cascade_mode = "off";
defparam \Mux3~2 .sum_lutc_input = "datac";
defparam \Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \estado[0]~reg0 (
// Equation(s):
// \estado[0]~reg0_regout  = DFFEAS((\X~combout  & (\Y~combout  & ((\Mux3~2_combout )))) # (!\X~combout  & ((\Y~combout  & (\estado[0]~reg0_regout )) # (!\Y~combout  & ((\Mux3~2_combout ))))), GLOBAL(\clk_redux_inst|clk_out~reg0_regout ), VCC, , , , , , )

	.clk(\clk_redux_inst|clk_out~reg0_regout ),
	.dataa(\X~combout ),
	.datab(\Y~combout ),
	.datac(\estado[0]~reg0_regout ),
	.datad(\Mux3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\estado[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \estado[0]~reg0 .lut_mask = "d940";
defparam \estado[0]~reg0 .operation_mode = "normal";
defparam \estado[0]~reg0 .output_mode = "reg_only";
defparam \estado[0]~reg0 .register_cascade_mode = "off";
defparam \estado[0]~reg0 .sum_lutc_input = "datac";
defparam \estado[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\estado[0]~reg0_regout  & ((\estado[1]~reg0_regout ) # ((!\estado[3]~reg0_regout  & !\Y~combout )))) # (!\estado[0]~reg0_regout  & ((\estado[3]~reg0_regout  & (\Y~combout  & !\estado[1]~reg0_regout )) # (!\estado[3]~reg0_regout  & 
// (!\Y~combout  & \estado[1]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\Y~combout ),
	.datac(\estado[0]~reg0_regout ),
	.datad(\estado[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = "f118";
defparam \Mux2~1 .operation_mode = "normal";
defparam \Mux2~1 .output_mode = "comb_only";
defparam \Mux2~1 .register_cascade_mode = "off";
defparam \Mux2~1 .sum_lutc_input = "datac";
defparam \Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\X~combout  & ((\estado[2]~reg0_regout  $ (!\Mux2~0_combout )) # (!\Mux2~1_combout ))) # (!\X~combout  & (\Mux2~0_combout  $ (((!\estado[2]~reg0_regout  & !\Mux2~1_combout )))))

	.clk(gnd),
	.dataa(\X~combout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\Mux2~0_combout ),
	.datad(\Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = "d2eb";
defparam \Mux2~2 .operation_mode = "normal";
defparam \Mux2~2 .output_mode = "comb_only";
defparam \Mux2~2 .register_cascade_mode = "off";
defparam \Mux2~2 .sum_lutc_input = "datac";
defparam \Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \estado[1]~reg0 (
// Equation(s):
// \estado[1]~reg0_regout  = DFFEAS((\X~combout  & (\Y~combout  & ((\Mux2~2_combout )))) # (!\X~combout  & ((\Y~combout  & (\Mux2~0_combout )) # (!\Y~combout  & ((\Mux2~2_combout ))))), GLOBAL(\clk_redux_inst|clk_out~reg0_regout ), VCC, , , , , , )

	.clk(\clk_redux_inst|clk_out~reg0_regout ),
	.dataa(\X~combout ),
	.datab(\Y~combout ),
	.datac(\Mux2~0_combout ),
	.datad(\Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\estado[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \estado[1]~reg0 .lut_mask = "d940";
defparam \estado[1]~reg0 .operation_mode = "normal";
defparam \estado[1]~reg0 .output_mode = "reg_only";
defparam \estado[1]~reg0 .register_cascade_mode = "off";
defparam \estado[1]~reg0 .sum_lutc_input = "datac";
defparam \estado[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\X~combout  & (\Y~combout  & (\estado[2]~reg0_regout  $ (\estado[3]~reg0_regout )))) # (!\X~combout  & (((\estado[3]~reg0_regout ))))

	.clk(gnd),
	.dataa(\X~combout ),
	.datab(\Y~combout ),
	.datac(\estado[2]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = "5d80";
defparam \Mux0~1 .operation_mode = "normal";
defparam \Mux0~1 .output_mode = "comb_only";
defparam \Mux0~1 .register_cascade_mode = "off";
defparam \Mux0~1 .sum_lutc_input = "datac";
defparam \Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\X~combout  & (((!\estado[2]~reg0_regout )) # (!\Y~combout ))) # (!\X~combout  & ((\Y~combout ) # ((\estado[2]~reg0_regout ))))

	.clk(gnd),
	.dataa(\X~combout ),
	.datab(\Y~combout ),
	.datac(\estado[2]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "7e7e";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \estado[3]~reg0 (
// Equation(s):
// \estado[3]~reg0_regout  = DFFEAS((\Mux0~1_combout  & ((\Mux0~0_combout ) # ((\estado[1]~reg0_regout  & \estado[0]~reg0_regout )))) # (!\Mux0~1_combout  & (!\estado[1]~reg0_regout  & (!\estado[0]~reg0_regout  & !\Mux0~0_combout ))), 
// GLOBAL(\clk_redux_inst|clk_out~reg0_regout ), VCC, , , , , , )

	.clk(\clk_redux_inst|clk_out~reg0_regout ),
	.dataa(\estado[1]~reg0_regout ),
	.datab(\estado[0]~reg0_regout ),
	.datac(\Mux0~1_combout ),
	.datad(\Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\estado[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \estado[3]~reg0 .lut_mask = "f081";
defparam \estado[3]~reg0 .operation_mode = "normal";
defparam \estado[3]~reg0 .output_mode = "reg_only";
defparam \estado[3]~reg0 .register_cascade_mode = "off";
defparam \estado[3]~reg0 .sum_lutc_input = "datac";
defparam \estado[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\estado[1]~reg0_regout  & ((\estado[2]~reg0_regout  & (!\estado[3]~reg0_regout  & !\estado[0]~reg0_regout )) # (!\estado[2]~reg0_regout  & ((\estado[0]~reg0_regout ))))) # (!\estado[1]~reg0_regout  & (\estado[2]~reg0_regout  & 
// ((!\estado[0]~reg0_regout ) # (!\estado[3]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[1]~reg0_regout ),
	.datac(\estado[2]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = "1c70";
defparam \Mux1~0 .operation_mode = "normal";
defparam \Mux1~0 .output_mode = "comb_only";
defparam \Mux1~0 .register_cascade_mode = "off";
defparam \Mux1~0 .sum_lutc_input = "datac";
defparam \Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\estado[1]~reg0_regout  & ((\estado[2]~reg0_regout  & ((\estado[3]~reg0_regout ))) # (!\estado[2]~reg0_regout  & ((\estado[0]~reg0_regout ) # (!\estado[3]~reg0_regout ))))) # (!\estado[1]~reg0_regout  & ((\estado[2]~reg0_regout ) # 
// ((\estado[0]~reg0_regout  & !\estado[3]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[1]~reg0_regout ),
	.datab(\estado[0]~reg0_regout ),
	.datac(\estado[2]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = "f85e";
defparam \Mux1~1 .operation_mode = "normal";
defparam \Mux1~1 .output_mode = "comb_only";
defparam \Mux1~1 .register_cascade_mode = "off";
defparam \Mux1~1 .sum_lutc_input = "datac";
defparam \Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ((\Y~combout  & (\estado[2]~reg0_regout )) # (!\Y~combout  & ((!\Mux1~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Y~combout ),
	.datac(\estado[2]~reg0_regout ),
	.datad(\Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = "c0f3";
defparam \Mux1~2 .operation_mode = "normal";
defparam \Mux1~2 .output_mode = "comb_only";
defparam \Mux1~2 .register_cascade_mode = "off";
defparam \Mux1~2 .sum_lutc_input = "datac";
defparam \Mux1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \estado[2]~reg0 (
// Equation(s):
// \estado[2]~reg0_regout  = DFFEAS((\X~combout  & (\Y~combout  & (\Mux1~0_combout ))) # (!\X~combout  & (((\Mux1~2_combout )))), GLOBAL(\clk_redux_inst|clk_out~reg0_regout ), VCC, , , , , , )

	.clk(\clk_redux_inst|clk_out~reg0_regout ),
	.dataa(\X~combout ),
	.datab(\Y~combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\estado[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \estado[2]~reg0 .lut_mask = "d580";
defparam \estado[2]~reg0 .operation_mode = "normal";
defparam \estado[2]~reg0 .output_mode = "reg_only";
defparam \estado[2]~reg0 .register_cascade_mode = "off";
defparam \estado[2]~reg0 .sum_lutc_input = "datac";
defparam \estado[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (!\estado[0]~reg0_regout  & (\estado[3]~reg0_regout  & (\estado[2]~reg0_regout  $ (\estado[1]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[2]~reg0_regout ),
	.datab(\estado[0]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = "1200";
defparam \Mux17~0 .operation_mode = "normal";
defparam \Mux17~0 .output_mode = "comb_only";
defparam \Mux17~0 .register_cascade_mode = "off";
defparam \Mux17~0 .sum_lutc_input = "datac";
defparam \Mux17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!\estado[3]~reg0_regout  & (!\estado[2]~reg0_regout  & (!\estado[1]~reg0_regout  & !\estado[0]~reg0_regout )))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = "0001";
defparam \Mux16~0 .operation_mode = "normal";
defparam \Mux16~0 .output_mode = "comb_only";
defparam \Mux16~0 .register_cascade_mode = "off";
defparam \Mux16~0 .sum_lutc_input = "datac";
defparam \Mux16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\estado[2]~reg0_regout  & ((\estado[3]~reg0_regout ) # ((!\estado[0]~reg0_regout ) # (!\estado[1]~reg0_regout )))) # (!\estado[2]~reg0_regout  & (\estado[3]~reg0_regout  $ ((\estado[1]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = "9ede";
defparam \Mux15~0 .operation_mode = "normal";
defparam \Mux15~0 .output_mode = "comb_only";
defparam \Mux15~0 .register_cascade_mode = "off";
defparam \Mux15~0 .sum_lutc_input = "datac";
defparam \Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\estado[1]~reg0_regout  & (!\estado[3]~reg0_regout  & ((!\estado[0]~reg0_regout )))) # (!\estado[1]~reg0_regout  & (\estado[3]~reg0_regout  $ ((\estado[2]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "0656";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!\estado[3]~reg0_regout  & (((!\estado[2]~reg0_regout  & !\estado[1]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(vcc),
	.datac(\estado[2]~reg0_regout ),
	.datad(\estado[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = "0005";
defparam \Mux13~0 .operation_mode = "normal";
defparam \Mux13~0 .output_mode = "comb_only";
defparam \Mux13~0 .register_cascade_mode = "off";
defparam \Mux13~0 .sum_lutc_input = "datac";
defparam \Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\estado[3]~reg0_regout  & (\estado[1]~reg0_regout  & ((\estado[2]~reg0_regout ) # (!\estado[0]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = "80a0";
defparam \Mux12~0 .operation_mode = "normal";
defparam \Mux12~0 .output_mode = "comb_only";
defparam \Mux12~0 .register_cascade_mode = "off";
defparam \Mux12~0 .sum_lutc_input = "datac";
defparam \Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (!\estado[3]~reg0_regout  & ((\estado[2]~reg0_regout  & (\estado[1]~reg0_regout  & \estado[0]~reg0_regout )) # (!\estado[2]~reg0_regout  & ((\estado[1]~reg0_regout ) # (\estado[0]~reg0_regout )))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = "5110";
defparam \Mux11~0 .operation_mode = "normal";
defparam \Mux11~0 .output_mode = "comb_only";
defparam \Mux11~0 .register_cascade_mode = "off";
defparam \Mux11~0 .sum_lutc_input = "datac";
defparam \Mux11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\estado[1]~reg0_regout  & (((\estado[0]~reg0_regout  & !\estado[3]~reg0_regout )))) # (!\estado[1]~reg0_regout  & ((\estado[2]~reg0_regout  & ((!\estado[3]~reg0_regout ))) # (!\estado[2]~reg0_regout  & (\estado[0]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[2]~reg0_regout ),
	.datab(\estado[0]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = "04ce";
defparam \Mux10~0 .operation_mode = "normal";
defparam \Mux10~0 .output_mode = "comb_only";
defparam \Mux10~0 .register_cascade_mode = "off";
defparam \Mux10~0 .sum_lutc_input = "datac";
defparam \Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\estado[1]~reg0_regout  & ((\estado[3]~reg0_regout ) # ((\estado[2]~reg0_regout  & \estado[0]~reg0_regout )))) # (!\estado[1]~reg0_regout  & (\estado[2]~reg0_regout  $ (((!\estado[3]~reg0_regout  & \estado[0]~reg0_regout )))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = "e9ac";
defparam \Mux9~0 .operation_mode = "normal";
defparam \Mux9~0 .output_mode = "comb_only";
defparam \Mux9~0 .register_cascade_mode = "off";
defparam \Mux9~0 .sum_lutc_input = "datac";
defparam \Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\estado[3]~reg0_regout  & (\estado[1]~reg0_regout  & (\estado[2]~reg0_regout  $ (\estado[0]~reg0_regout )))) # (!\estado[3]~reg0_regout  & ((\estado[2]~reg0_regout  & (\estado[1]~reg0_regout  $ (!\estado[0]~reg0_regout ))) # 
// (!\estado[2]~reg0_regout  & (!\estado[1]~reg0_regout  & \estado[0]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = "6184";
defparam \Mux8~0 .operation_mode = "normal";
defparam \Mux8~0 .output_mode = "comb_only";
defparam \Mux8~0 .register_cascade_mode = "off";
defparam \Mux8~0 .sum_lutc_input = "datac";
defparam \Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\estado[0]~reg0_regout  & ((\estado[2]~reg0_regout  & (!\estado[1]~reg0_regout  & \estado[3]~reg0_regout )) # (!\estado[2]~reg0_regout  & (\estado[1]~reg0_regout  & !\estado[3]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[2]~reg0_regout ),
	.datab(\estado[0]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[3]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = "0210";
defparam \Mux7~0 .operation_mode = "normal";
defparam \Mux7~0 .output_mode = "comb_only";
defparam \Mux7~0 .register_cascade_mode = "off";
defparam \Mux7~0 .sum_lutc_input = "datac";
defparam \Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\estado[2]~reg0_regout  & ((\estado[3]~reg0_regout  & (\estado[1]~reg0_regout  & \estado[0]~reg0_regout )) # (!\estado[3]~reg0_regout  & (\estado[1]~reg0_regout  $ (\estado[0]~reg0_regout )))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = "8440";
defparam \Mux6~0 .operation_mode = "normal";
defparam \Mux6~0 .output_mode = "comb_only";
defparam \Mux6~0 .register_cascade_mode = "off";
defparam \Mux6~0 .sum_lutc_input = "datac";
defparam \Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\estado[3]~reg0_regout  & (\estado[1]~reg0_regout  & (\estado[2]~reg0_regout  $ (\estado[0]~reg0_regout )))) # (!\estado[3]~reg0_regout  & (!\estado[1]~reg0_regout  & (\estado[2]~reg0_regout  $ (\estado[0]~reg0_regout ))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = "2184";
defparam \Mux5~0 .operation_mode = "normal";
defparam \Mux5~0 .output_mode = "comb_only";
defparam \Mux5~0 .register_cascade_mode = "off";
defparam \Mux5~0 .sum_lutc_input = "datac";
defparam \Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\estado[1]~reg0_regout  & (\estado[3]~reg0_regout )) # (!\estado[1]~reg0_regout  & (\estado[2]~reg0_regout  $ (((!\estado[3]~reg0_regout  & \estado[0]~reg0_regout )))))

	.clk(gnd),
	.dataa(\estado[3]~reg0_regout ),
	.datab(\estado[2]~reg0_regout ),
	.datac(\estado[1]~reg0_regout ),
	.datad(\estado[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = "a9ac";
defparam \Mux4~0 .operation_mode = "normal";
defparam \Mux4~0 .output_mode = "comb_only";
defparam \Mux4~0 .register_cascade_mode = "off";
defparam \Mux4~0 .sum_lutc_input = "datac";
defparam \Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(display[0]));
// synopsys translate_off
defparam \display[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(display[1]));
// synopsys translate_off
defparam \display[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[2]~I (
	.datain(\Mux17~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[2]));
// synopsys translate_off
defparam \display[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[3]~I (
	.datain(\Mux16~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[3]));
// synopsys translate_off
defparam \display[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[4]~I (
	.datain(\Mux15~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[4]));
// synopsys translate_off
defparam \display[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[5]~I (
	.datain(\Mux14~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[5]));
// synopsys translate_off
defparam \display[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[6]~I (
	.datain(\Mux13~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[6]));
// synopsys translate_off
defparam \display[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[7]~I (
	.datain(\Mux12~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[7]));
// synopsys translate_off
defparam \display[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[8]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(display[8]));
// synopsys translate_off
defparam \display[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[9]~I (
	.datain(!\Mux11~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[9]));
// synopsys translate_off
defparam \display[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[10]~I (
	.datain(!\Mux10~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[10]));
// synopsys translate_off
defparam \display[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[11]~I (
	.datain(!\Mux9~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[11]));
// synopsys translate_off
defparam \display[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[12]~I (
	.datain(!\Mux8~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[12]));
// synopsys translate_off
defparam \display[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[13]~I (
	.datain(!\Mux7~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[13]));
// synopsys translate_off
defparam \display[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[14]~I (
	.datain(!\Mux6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[14]));
// synopsys translate_off
defparam \display[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[15]~I (
	.datain(!\Mux5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[15]));
// synopsys translate_off
defparam \display[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \display[16]~I (
	.datain(!\Mux4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(display[16]));
// synopsys translate_off
defparam \display[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \clk_1hz~I (
	.datain(\clk_redux_inst|clk_out~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(clk_1hz));
// synopsys translate_off
defparam \clk_1hz~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \estado[0]~I (
	.datain(\estado[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(estado[0]));
// synopsys translate_off
defparam \estado[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \estado[1]~I (
	.datain(\estado[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(estado[1]));
// synopsys translate_off
defparam \estado[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \estado[2]~I (
	.datain(\estado[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(estado[2]));
// synopsys translate_off
defparam \estado[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \estado[3]~I (
	.datain(\estado[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(estado[3]));
// synopsys translate_off
defparam \estado[3]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
