<?xml version="1.0" encoding="UTF-8"?>
<device name="NS16550" desc="model of NS 16550 UART" documentation="UART (Universal Asynchronous Receiver Transmitter) is a popular method of serial asynchronous communication. Typically, the UART is connected between a processor and a peripheral. To the processor, the UART appears as an 8-bit read-write parallel port that performs serial-to-parallel conversions for the processor, and vice versa for the peripheral." bitorder="le">
  <bank name="regs" byte_order="little-endian">
    <register name="ier_drm" desc="Pseudo register, relaying to IER or DRM, depending on LCR.DRAB" offset="1" size="1">
    </register>
    <register name="iir_fcr" desc="Interrupt ID/FIFO Control (read/write)" offset="2" size="1">
    </register>
    <register name="lcr" desc="Line Control Register" offset="3" size="1">
      <field name="bc" desc="Break condition" msb="6" lsb="6" />
      <field name="cl" desc="Character length" msb="1" lsb="0" />
      <field name="drab" desc="Divisor registers access bit" msb="7" lsb="7" />
      <field name="ep" desc="Even parity" msb="4" lsb="4" />
      <field name="pe" desc="Parity enable" msb="3" lsb="3" />
      <field name="sb" desc="Stop bits" msb="2" lsb="2" />
      <field name="sp" desc="Stick parity" msb="5" lsb="5" />
    </register>
    <register name="lsr" desc="Line Status Register" offset="5" size="1">
      <field name="bi" desc="Break indication" msb="4" lsb="4" />
      <field name="ef" desc="Error flag" msb="7" lsb="7" />
      <field name="fe" desc="Framing error" msb="3" lsb="3" />
      <field name="oe" desc="Overrun error" msb="1" lsb="1" />
      <field name="pe" desc="Parity error" msb="2" lsb="2" />
      <field name="rdr" desc="Receiver data ready" msb="0" lsb="0" />
      <field name="tbef" desc="Transmit buffer empty flag" msb="5" lsb="5" />
      <field name="tef" desc="Transmitter empty flag" msb="6" lsb="6" />
    </register>
    <register name="mcr" desc="Modem Control Register" offset="4" size="1">
      <field name="dtr" desc="Data Terminal Ready" msb="0" lsb="0" />
      <field name="loop" desc="Loopback bit" msb="4" lsb="4" />
      <field name="out1" desc="Out 1" msb="2" lsb="2" />
      <field name="out2" desc="Out 2" msb="3" lsb="3" />
      <field name="res" desc="Constant, model signature" msb="7" lsb="5" />
      <field name="rts" desc="Request to Send" msb="1" lsb="1" />
    </register>
    <register name="msr" desc="Modem Status Register" offset="6" size="1">
      <field name="cts" msb="4" lsb="4" />
      <field name="dcd" msb="7" lsb="7" />
      <field name="dcts" msb="0" lsb="0" />
      <field name="ddcd" msb="3" lsb="3" />
      <field name="ddsr" msb="1" lsb="1" />
      <field name="dsr" msb="5" lsb="5" />
      <field name="ri" msb="6" lsb="6" />
      <field name="teri" msb="2" lsb="2" />
    </register>
    <register name="rtb_drl" desc="Pseudo register, relaying to RTB or DRL, depending on LCR.DRAB" offset="0" size="1">
    </register>
    <register name="scr" desc="Scratch Register" offset="7" size="1">
    </register>
  </bank>
</device>
