
*** Running vivado
    with args -log DuckHunt_System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DuckHunt_System.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DuckHunt_System.tcl -notrace
Command: synth_design -top DuckHunt_System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DuckHunt_System' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/DuckHunt_System.sv:3]
	Parameter GAME_DURATION bound to: 60 - type: integer 
	Parameter MAX_BULLETS bound to: 50 - type: integer 
	Parameter SHOOT_DURATION bound to: 27'b000010011000100101101000000 
	Parameter TIMER_1SEC bound to: 100000000 - type: integer 
	Parameter CAM_X0 bound to: 32'sb00000000000000000000001001000100 
	Parameter CAM_Y0 bound to: 32'sb00000000000000000000000110100100 
	Parameter CAM_W bound to: 32'sb00000000000000000000000000111100 
	Parameter CAM_H bound to: 32'sb00000000000000000000000000111100 
	Parameter CX bound to: 32'sb00000000000000000000001001100010 
	Parameter CY bound to: 32'sb00000000000000000000000111000010 
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/button_debouncer.sv:66]
	Parameter DEBOUNCE_TIME bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (1#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/button_debouncer.sv:66]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/DuckHunt_System.sv:219]
INFO: [Synth 8-6157] synthesizing module 'Top_SCCB' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/TOP_SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (2#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:158]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:206]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:233]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (3#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/SCCB_controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/OV7670_config_rom.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (4#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/OV7670_config_rom.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_SCCB' (5#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/TOP_SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pclk_gen' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/pclk_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pclk_gen' (6#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/pclk_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Syncher' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/VGA_Decoder.sv:22]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (7#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/VGA_Decoder.sv:22]
INFO: [Synth 8-6157] synthesizing module 'vgaDecoder' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/VGA_Decoder.sv:57]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vgaDecoder' (8#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/VGA_Decoder.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Syncher' (9#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ImgROM' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/ImgROM.sv:3]
INFO: [Synth 8-3876] $readmem data file 'duck_hunt_background.mem' is read successfully [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/ImgROM.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'ImgROM' (10#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/ImgROM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (11#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Mem_Controller' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/OV7670_Mem_Controller.sv:3]
	Parameter WADDR_MAX bound to: 4799 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Mem_Controller' (12#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/OV7670_Mem_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Red_Detector_Threshold' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Red_Detector_Threshold.sv:3]
	Parameter MIN_RED_PIXELS bound to: 16'b0000000001010000 
	Parameter DETECT_X_START bound to: 9'b000000000 
	Parameter DETECT_X_END bound to: 9'b001010000 
	Parameter DETECT_Y_START bound to: 8'b00000000 
	Parameter DETECT_Y_END bound to: 8'b00111100 
	Parameter RED_MIN bound to: 5'b01100 
	Parameter GREEN_MAX bound to: 6'b010010 
	Parameter BLUE_MAX bound to: 5'b01111 
INFO: [Synth 8-6155] done synthesizing module 'Red_Detector_Threshold' (13#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Red_Detector_Threshold.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Duck_Rom_Code' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:4]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter MEM_DEPTH bound to: 8192 - type: integer 
	Parameter MEM_FILE bound to: duck_move.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'duck_move.mem' is read successfully [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'Duck_Rom_Code' (14#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Bomb_Rom_Code' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:20]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter MEM_DEPTH bound to: 2250 - type: integer 
	Parameter MEM_FILE bound to: bomb.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'bomb.mem' is read successfully [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Bomb_Rom_Code' (15#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:20]
INFO: [Synth 8-6157] synthesizing module 'Duck_Controller' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:36]
	Parameter H_RES bound to: 320 - type: integer 
	Parameter V_RES bound to: 240 - type: integer 
	Parameter DUCK_W bound to: 50 - type: integer 
	Parameter DUCK_H bound to: 45 - type: integer 
	Parameter DUCK_TYPE bound to: 0 - type: integer 
	Parameter RANDOM_SEED bound to: 8'b10100101 
	Parameter BOOM_DURATION bound to: 3000000 - type: integer 
	Parameter ANIM_SPEED bound to: 5000000 - type: integer 
	Parameter FRAME_OFFSET bound to: 2250 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'Duck_Controller' (16#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:36]
INFO: [Synth 8-6157] synthesizing module 'Duck_Controller__parameterized0' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:36]
	Parameter H_RES bound to: 320 - type: integer 
	Parameter V_RES bound to: 240 - type: integer 
	Parameter DUCK_W bound to: 50 - type: integer 
	Parameter DUCK_H bound to: 45 - type: integer 
	Parameter DUCK_TYPE bound to: 1 - type: integer 
	Parameter RANDOM_SEED bound to: 8'b00111100 
	Parameter BOOM_DURATION bound to: 3000000 - type: integer 
	Parameter ANIM_SPEED bound to: 5000000 - type: integer 
	Parameter FRAME_OFFSET bound to: 2250 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'Duck_Controller__parameterized0' (16#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Duck_Controller.sv:36]
INFO: [Synth 8-6157] synthesizing module 'Text_Screen_Gen' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:1]
	Parameter H_RES bound to: 320 - type: integer 
	Parameter V_RES bound to: 240 - type: integer 
	Parameter SCALE_S bound to: 4 - type: integer 
	Parameter START_X bound to: 80 - type: integer 
	Parameter START_Y bound to: 80 - type: integer 
	Parameter SCALE_P bound to: 2 - type: integer 
	Parameter PRESS_X bound to: 64 - type: integer 
	Parameter PRESS_Y bound to: 132 - type: integer 
	Parameter SCALE_ST bound to: 4 - type: integer 
	Parameter STOP_X bound to: 96 - type: integer 
	Parameter STOP_Y bound to: 100 - type: integer 
	Parameter SCALE_TM bound to: 3 - type: integer 
	Parameter TM_W bound to: 24 - type: integer 
	Parameter TM_X bound to: 262 - type: integer 
	Parameter TM_Y bound to: 10 - type: integer 
	Parameter SCALE_GO bound to: 4 - type: integer 
	Parameter GO_W bound to: 32 - type: integer 
	Parameter GO_X bound to: 16 - type: integer 
	Parameter GO_Y bound to: 60 - type: integer 
	Parameter SCALE_SC bound to: 2 - type: integer 
	Parameter SC_W bound to: 16 - type: integer 
	Parameter SC_X bound to: 104 - type: integer 
	Parameter SC_Y bound to: 112 - type: integer 
	Parameter SCALE_SV bound to: 2 - type: integer 
	Parameter SV_W bound to: 16 - type: integer 
	Parameter SV_X bound to: 220 - type: integer 
	Parameter SV_Y bound to: 112 - type: integer 
	Parameter SCALE_PLAY_SC bound to: 2 - type: integer 
	Parameter PLAY_LABEL_LEN bound to: 7 - type: integer 
	Parameter PLAY_VALUE_LEN bound to: 4 - type: integer 
	Parameter PLAY_SC_W bound to: 16 - type: integer 
	Parameter PLAY_SC_X bound to: 10 - type: integer 
	Parameter PLAY_SC_Y bound to: 10 - type: integer 
	Parameter PLAY_VALUE_START_X bound to: 126 - type: integer 
	Parameter SCALE_BULLET bound to: 2 - type: integer 
	Parameter BULLET_ICON_LEN bound to: 1 - type: integer 
	Parameter BULLET_LABEL_LEN bound to: 2 - type: integer 
	Parameter BULLET_VALUE_LEN bound to: 2 - type: integer 
	Parameter BULLET_W bound to: 16 - type: integer 
	Parameter BULLET_X bound to: 10 - type: integer 
	Parameter BULLET_Y bound to: 214 - type: integer 
	Parameter BULLET_LABEL_START_X bound to: 30 - type: integer 
	Parameter BULLET_VALUE_START_X bound to: 62 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:347]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:360]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:386]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:416]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:472]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:509]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:527]
INFO: [Synth 8-6155] done synthesizing module 'Text_Screen_Gen' (17#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Start_Screen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Game_Display_Controller' [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Game_Display_Controller.sv:3]
	Parameter CAM_X0 bound to: 32'sb00000000000000000000001001000100 
	Parameter CAM_Y0 bound to: 32'sb00000000000000000000000110100100 
	Parameter CAM_W bound to: 32'sb00000000000000000000000000111100 
	Parameter CAM_H bound to: 32'sb00000000000000000000000000111100 
	Parameter CX bound to: 32'sb00000000000000000000001001100010 
	Parameter CY bound to: 32'sb00000000000000000000000111000010 
	Parameter HALF bound to: 32'sb00000000000000000000000000001010 
	Parameter THICK bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'Game_Display_Controller' (18#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/Game_Display_Controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DuckHunt_System' (19#1) [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/sources_1/new/DuckHunt_System.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.129 ; gain = 41.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.129 ; gain = 41.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1147.129 ; gain = 41.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1147.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.srcs/constrs_1/imports/working/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DuckHunt_System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DuckHunt_System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1250.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1250.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1250.262 ; gain = 144.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1250.262 ; gain = 144.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1250.262 ; gain = 144.316
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'SCCB_controller'
INFO: [Synth 8-802] inferred FSM for state register 'sda_state_reg' in module 'SCCB_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Duck_Controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Duck_Controller__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'shoot_state_reg' in module 'DuckHunt_System'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SDA_IDLE |                           000001 | 00000000000000000000000000000000
               SDA_START |                           000010 | 00000000000000000000000000000001
               DEVICE_ID |                           000100 | 00000000000000000000000000000010
             ADDRESS_REG |                           001000 | 00000000000000000000000000000011
                DATA_REG |                           010000 | 00000000000000000000000000000100
                SDA_STOP |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sda_state_reg' using encoding 'one-hot' in module 'SCCB_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SCL_IDLE |                              000 | 00000000000000000000000000000000
               SCL_START |                              001 | 00000000000000000000000000000001
                 SCL_H2L |                              010 | 00000000000000000000000000000010
                 SCL_L2L |                              011 | 00000000000000000000000000000011
                 SCL_L2H |                              100 | 00000000000000000000000000000100
                SCL_STOP |                              101 | 00000000000000000000000000000110
                 SCL_H2H |                              110 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'SCCB_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0100 |                               00
                   S_FLY |                             1000 |                               01
                  S_BOOM |                             0001 |                               10
                  iSTATE |                             0010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Duck_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0100 |                               00
                   S_FLY |                             1000 |                               01
                  S_BOOM |                             0001 |                               10
                  iSTATE |                             0010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Duck_Controller__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'shoot_state_reg' using encoding 'sequential' in module 'DuckHunt_System'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1250.262 ; gain = 144.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 18    
	   2 Input   27 Bit       Adders := 4     
	   2 Input   23 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	               27 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               20 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 44    
+---RAMs : 
	              75K Bit	(4800 X 16 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 7     
	   6 Input   27 Bit        Muxes := 2     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 5     
	   4 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   13 Bit        Muxes := 6     
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   4 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 14    
	  10 Input    8 Bit        Muxes := 18    
	   7 Input    8 Bit        Muxes := 6     
	   9 Input    8 Bit        Muxes := 43    
	  10 Input    7 Bit        Muxes := 24    
	   7 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 5     
	   6 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   3 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 83    
	   6 Input    1 Bit        Muxes := 17    
	   7 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 36    
	   5 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 45    
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP rom_addr0, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_addr0 is absorbed into DSP rom_addr0.
DSP Report: operator rom_addr2 is absorbed into DSP rom_addr0.
DSP Report: Generating DSP rom_addr1, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_addr1 is absorbed into DSP rom_addr1.
DSP Report: operator rom_addr2 is absorbed into DSP rom_addr1.
DSP Report: Generating DSP rom_addr0, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_addr0 is absorbed into DSP rom_addr0.
DSP Report: operator rom_addr2 is absorbed into DSP rom_addr0.
DSP Report: Generating DSP rom_addr1, operation Mode is: C+A*(B:0x32).
DSP Report: operator rom_addr1 is absorbed into DSP rom_addr1.
DSP Report: operator rom_addr2 is absorbed into DSP rom_addr1.
DSP Report: Generating DSP cam_addr1, operation Mode is: (D+(A:0x3ffffe5c))*(B:0x50).
DSP Report: operator cam_addr1 is absorbed into DSP cam_addr1.
DSP Report: operator cam_addr2 is absorbed into DSP cam_addr1.
DSP Report: Generating DSP cam_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffdc6).
DSP Report: operator cam_addr0 is absorbed into DSP cam_addr0.
DSP Report: Generating DSP hit1_pulse_cnt3, operation Mode is: A*B.
DSP Report: operator hit1_pulse_cnt3 is absorbed into DSP hit1_pulse_cnt3.
DSP Report: Generating DSP hit1_pulse_cnt2, operation Mode is: C+A*B.
DSP Report: operator hit1_pulse_cnt2 is absorbed into DSP hit1_pulse_cnt2.
DSP Report: operator hit1_pulse_cnt3 is absorbed into DSP hit1_pulse_cnt2.
DSP Report: Generating DSP hit1_pulse_cnt3, operation Mode is: A*B.
DSP Report: operator hit1_pulse_cnt3 is absorbed into DSP hit1_pulse_cnt3.
DSP Report: Generating DSP hit1_pulse_cnt2, operation Mode is: C+A*B.
DSP Report: operator hit1_pulse_cnt2 is absorbed into DSP hit1_pulse_cnt2.
DSP Report: operator hit1_pulse_cnt3 is absorbed into DSP hit1_pulse_cnt2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------------------------+---------------+----------------+
|Module Name | RTL Object                   | Depth x Width | Implemented As | 
+------------+------------------------------+---------------+----------------+
|ImgROM      | data_reg                     | 131072x16     | Block RAM      | 
|Top_SCCB    | U_OV7670_config_rom/rom_data | 256x16        | Block RAM      | 
+------------+------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DuckHunt_System | U_Frame_Buffer/mem_reg | 4 K x 16(NO_CHANGE)    | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Duck_Controller         | C+A*(B:0x32)                      | 10     | 6      | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Duck_Controller         | C+A*(B:0x32)                      | 10     | 6      | 12     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Duck_Controller         | C+A*(B:0x32)                      | 10     | 6      | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Duck_Controller         | C+A*(B:0x32)                      | 10     | 6      | 12     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Game_Display_Controller | (D+(A:0x3ffffe5c))*(B:0x50)       | 17     | 7      | -      | 10     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Game_Display_Controller | PCIN+(A:0x0):B+(C:0xfffffffffdc6) | 30     | 10     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DuckHunt_System         | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DuckHunt_System         | C+A*B                             | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DuckHunt_System         | A*B                               | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DuckHunt_System         | C+A*B                             | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DuckHunt_System | U_Frame_Buffer/mem_reg | 4 K x 16(NO_CHANGE)    | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_ImgROM/data_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Frame_Buffer/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Frame_Buffer/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Frame_Buffer/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Frame_Buffer/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Duck_ROM/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Duck_ROM/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Duck_ROM/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Duck_ROM/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Bomb1_ROM/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Bomb1_ROM/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Bomb1_ROM/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_Bomb1_ROM/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   329|
|3     |DSP48E1  |    10|
|7     |LUT1     |    96|
|8     |LUT2     |   864|
|9     |LUT3     |   242|
|10    |LUT4     |   360|
|11    |LUT5     |   394|
|12    |LUT6     |   986|
|13    |MUXF7    |    33|
|14    |MUXF8    |     2|
|15    |RAMB18E1 |     1|
|16    |RAMB36E1 |    44|
|56    |FDCE     |   395|
|57    |FDPE     |    34|
|58    |FDRE     |   263|
|59    |FDSE     |     7|
|60    |IBUF     |    19|
|61    |OBUF     |    26|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1510.730 ; gain = 301.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1510.730 ; gain = 404.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1510.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1510.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 1510.730 ; gain = 404.785
INFO: [Common 17-1381] The checkpoint 'D:/working/systemverilog/2025_12_04_VGA_Project_Duck_hunt/2025_12_04_VGA_Project_Duck_hunt.runs/synth_1/DuckHunt_System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DuckHunt_System_utilization_synth.rpt -pb DuckHunt_System_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 10:16:54 2025...
