/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [3:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [25:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_0z[4]);
  assign celloutsig_0_0z = !(in_data[4] ? in_data[86] : in_data[86]);
  assign celloutsig_1_1z = ~(in_data[96] | in_data[173]);
  assign celloutsig_1_18z = celloutsig_1_16z[5] | ~(celloutsig_1_7z[0]);
  assign celloutsig_1_17z = celloutsig_1_12z[2] ^ celloutsig_1_13z;
  assign celloutsig_0_10z = celloutsig_0_9z[0] ^ in_data[74];
  assign celloutsig_0_12z = { celloutsig_0_11z[13], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } + { celloutsig_0_8z[23:21], celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_16z + { celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_0z } & celloutsig_1_7z;
  assign celloutsig_0_11z = { celloutsig_0_1z[11:8], celloutsig_0_9z } & in_data[60:46];
  assign celloutsig_0_1z = in_data[74:61] / { 1'h1, in_data[67:55] };
  assign celloutsig_0_14z = { celloutsig_0_11z[10:4], celloutsig_0_10z } <= { celloutsig_0_8z[21:18], celloutsig_0_12z };
  assign celloutsig_1_13z = celloutsig_1_7z[5] & ~(celloutsig_1_7z[3]);
  assign celloutsig_0_7z = celloutsig_0_1z[4] & ~(celloutsig_0_1z[0]);
  assign celloutsig_0_13z = { in_data[92:90], celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_1z[7:3], celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_13z, in_data[0] };
  assign celloutsig_0_9z = celloutsig_0_1z[11:1] | { celloutsig_0_1z[9:0], celloutsig_0_6z };
  assign celloutsig_1_5z = { in_data[137:131], celloutsig_1_4z } | in_data[116:109];
  assign celloutsig_0_6z = & in_data[77:71];
  assign celloutsig_0_20z = & in_data[83:81];
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[190:189] };
  assign celloutsig_0_4z = celloutsig_0_1z[12] & celloutsig_0_1z[5];
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[73:60] };
  assign celloutsig_1_3z = ^ { in_data[112:108], celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z } << { celloutsig_0_1z[8:6], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[154:150] << in_data[122:118];
  assign celloutsig_1_12z = celloutsig_1_7z[5:3] >>> celloutsig_1_0z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_6z[1:0], celloutsig_1_17z, celloutsig_1_9z } >>> { celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_1_9z = celloutsig_1_5z[7:5] >>> celloutsig_1_8z[2:0];
  assign celloutsig_1_7z = in_data[169:164] ~^ { celloutsig_1_5z[7:5], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_5z[2], celloutsig_1_6z } ^ celloutsig_1_5z[5:1];
  assign celloutsig_0_15z = ~((celloutsig_0_11z[6] & celloutsig_0_0z) | celloutsig_0_9z[10]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z[2]) | celloutsig_0_1z[2]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_16z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_6z = celloutsig_1_5z[6:3];
  assign { out_data[128], out_data[101:96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
