<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Test Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex));
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras1();

};

function sort_table(clicked, key_func) {
    var rows = find_all('.results-table-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById("results-table-head");
    document.getElementById('results-table').remove();
    var parent = document.createElement("table");
    parent.id = "results-table";
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName("BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

function filter_table(elem) {
    var outcome_att = "data-test-result";
    var outcome = elem.getAttribute(outcome_att);
    class_outcome = outcome + " results-table-row";
    var outcome_rows = document.getElementsByClassName(class_outcome);

    for(var i = 0; i < outcome_rows.length; i++){
        outcome_rows[i].hidden = !elem.checked;
    }

    var rows = find_all('.results-table-row').filter(is_all_rows_hidden);
    var all_rows_hidden = rows.length == 0 ? true : false;
    var not_found_message = document.getElementById("not-found-message");
    not_found_message.hidden = !all_rows_hidden;
}

</script>
    <h1></h1>
    <p>Report generated on 2025-09-25 06:32 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.25.3</td></tr>
      <tr>
        <td>Riscv-arch-test Version/Commit Id</td>
        <td>-</td></tr>
      <tr>
        <td>DUT</td>
        <td>nrv</td></tr>
      <tr>
        <td>Reference</td>
        <td>spike</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32I</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/nrv_isa_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">hart_ids: [0]
hart0:
    ISA: RV32I
    physical_addr_sz: 32
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    pmp_granularity: 0
    custom_exceptions:
    custom_interrupts:
    pte_ad_hw_update: false
    mtval_update: 0b11111111
    misa:
        rv32:
            accessible: true
            fields:
              - extensions
              - mxl
              -
                  -
                      - 26
                      - 29
            mxl:
                implemented: true
                description: Encodes the native base integer ISA width.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 30
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mxl[1:0] in [0x1]
                        wr_illegal:
                          - unchanged
            extensions:
                implemented: true
                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                shadow_type: rw
                msb: 25
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - extensions[25:0] bitmask [0x100, 0x00000000]
                        wr_illegal:
                          - unchanged

        rv64:
            accessible: false
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        reset-val: 1073742080
    mstatus:
        rv32:
            accessible: true
            fields:
              - uie
              - sie
              - mie
              - upie
              - spie
              - mpie
              - spp
              - mpp
              - fs
              - xs
              - mprv
              - sum
              - mxr
              - tvm
              - tw
              - tsr
              - spelp
              - sd
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 24
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 11
                type: {ro_constant: 0}
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                shadow_type: rw
                msb: 14
                lsb: 13
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                shadow_type: rw
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                shadow_type: rw
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                shadow_type: rw
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                shadow_type: rw
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                shadow_type: rw
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                shadow_type: rw
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                shadow_type: rw
                msb: 22
                lsb: 22
            spelp:
                implemented: false
                description: Supervisor mode previous expected-landing-pad (ELP) state.
                shadow:
                shadow_type: rw
                msb: 23
                lsb: 23
            sd:
                implemented: false
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hart’s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mstatush:
        rv32:
            accessible: true
            fields:
              - sbe
              - mbe
              - gva
              - mpv
              - mpelp
              -
                  -
                      - 0
                      - 3
                  -
                      - 8
                  -
                      - 10
                      - 31
            mpv:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
            gva:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for machine mode
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            sbe:
                implemented: false
                description: control the endianness of memory accesses other than
                    instruction fetches for supervisor mode
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            mpelp:
                implemented: false
                description: Machine mode previous expected-landing-pad (ELP) state.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
        rv64:
            accessible: false
        description: The mstatush register keeps track of and controls the hart’s
            current operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mvendorid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mtvec:
        rv32:
            accessible: true
            fields:
              - mode
              - base
            base:
                implemented: true
                description: Vector base address.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 2
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - base[29:0] bitmask [0x3FFFFFFF, 0x00000000]
                        wr_illegal:
                          - Unchanged
            mode:
                implemented: true
                description: Vector mode.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 0
                type:
                    warl:
                        dependency_fields: []
                        legal:
                          - mode[1:0] in [0x0,0x1]
                        wr_illegal:
                          - Unchanged
        rv64:
            accessible: false
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
        reset-val: 0
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - usip
              - ssip
              - vssip
              - msip
              - utip
              - stip
              - vstip
              - mtip
              - ueip
              - seip
              - vseip
              - meip
              - sgeip
              -
                  -
                      - 13
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssip:
                implemented: false
                description: VS-level Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstip:
                implemented: false
                description: VS-level Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseip:
                implemented: false
                description: VS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
            sgeip:
                implemented: false
                description: HS-level External Interrupt Pending.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    hie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hie register is an HSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x604
        priv_mode: H
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - usie
              - ssie
              - vssie
              - msie
              - utie
              - stie
              - vstie
              - mtie
              - ueie
              - seie
              - vseie
              - meie
              - sgeie
              -
                  -
                      - 13
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 1
                lsb: 1
            vssie:
                implemented: false
                description: VS-level Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 2
                lsb: 2
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 5
                lsb: 5
            vstie:
                implemented: false
                description: VS-level Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 6
                lsb: 6
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 9
                lsb: 9
            vseie:
                implemented: false
                description: VS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 10
                lsb: 10
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
            sgeie:
                implemented: false
                description: HS-level External Interrupt enable.
                shadow:
                shadow_type: rw
                msb: 12
                lsb: 12
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - exception_code
              - interrupt
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                shadow_type: rw
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                shadow_type: rw
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A2
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A3
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A4
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A5
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A6
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A7
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A8
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A9
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AA
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AB
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AC
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AD
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AE
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3AF
        priv_mode: M
        reset-val: 0
    pmpaddr0:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B0
        priv_mode: M
        reset-val: 0
    pmpaddr1:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B1
        priv_mode: M
        reset-val: 0
    pmpaddr2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B2
        priv_mode: M
        reset-val: 0
    pmpaddr3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B3
        priv_mode: M
        reset-val: 0
    pmpaddr4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B4
        priv_mode: M
        reset-val: 0
    pmpaddr5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B5
        priv_mode: M
        reset-val: 0
    pmpaddr6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B6
        priv_mode: M
        reset-val: 0
    pmpaddr7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B7
        priv_mode: M
        reset-val: 0
    pmpaddr8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B8
        priv_mode: M
        reset-val: 0
    pmpaddr9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3B9
        priv_mode: M
        reset-val: 0
    pmpaddr10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BA
        priv_mode: M
        reset-val: 0
    pmpaddr11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BB
        priv_mode: M
        reset-val: 0
    pmpaddr12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BC
        priv_mode: M
        reset-val: 0
    pmpaddr13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BD
        priv_mode: M
        reset-val: 0
    pmpaddr14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BE
        priv_mode: M
        reset-val: 0
    pmpaddr15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3BF
        priv_mode: M
        reset-val: 0
    pmpaddr16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C0
        priv_mode: M
        reset-val: 0
    pmpaddr17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C1
        priv_mode: M
        reset-val: 0
    pmpaddr18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C2
        priv_mode: M
        reset-val: 0
    pmpaddr19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C3
        priv_mode: M
        reset-val: 0
    pmpaddr20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C4
        priv_mode: M
        reset-val: 0
    pmpaddr21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C5
        priv_mode: M
        reset-val: 0
    pmpaddr22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C6
        priv_mode: M
        reset-val: 0
    pmpaddr23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C7
        priv_mode: M
        reset-val: 0
    pmpaddr24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C8
        priv_mode: M
        reset-val: 0
    pmpaddr25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3C9
        priv_mode: M
        reset-val: 0
    pmpaddr26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CA
        priv_mode: M
        reset-val: 0
    pmpaddr27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CB
        priv_mode: M
        reset-val: 0
    pmpaddr28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CC
        priv_mode: M
        reset-val: 0
    pmpaddr29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CD
        priv_mode: M
        reset-val: 0
    pmpaddr30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CE
        priv_mode: M
        reset-val: 0
    pmpaddr31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3CF
        priv_mode: M
        reset-val: 0
    pmpaddr32:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D0
        priv_mode: M
        reset-val: 0
    pmpaddr33:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D1
        priv_mode: M
        reset-val: 0
    pmpaddr34:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D2
        priv_mode: M
        reset-val: 0
    pmpaddr35:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D3
        priv_mode: M
        reset-val: 0
    pmpaddr36:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D4
        priv_mode: M
        reset-val: 0
    pmpaddr37:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D5
        priv_mode: M
        reset-val: 0
    pmpaddr38:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D6
        priv_mode: M
        reset-val: 0
    pmpaddr39:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D7
        priv_mode: M
        reset-val: 0
    pmpaddr40:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D8
        priv_mode: M
        reset-val: 0
    pmpaddr41:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3D9
        priv_mode: M
        reset-val: 0
    pmpaddr42:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DA
        priv_mode: M
        reset-val: 0
    pmpaddr43:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DB
        priv_mode: M
        reset-val: 0
    pmpaddr44:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DC
        priv_mode: M
        reset-val: 0
    pmpaddr45:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DD
        priv_mode: M
        reset-val: 0
    pmpaddr46:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DE
        priv_mode: M
        reset-val: 0
    pmpaddr47:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3DF
        priv_mode: M
        reset-val: 0
    pmpaddr48:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E0
        priv_mode: M
        reset-val: 0
    pmpaddr49:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E1
        priv_mode: M
        reset-val: 0
    pmpaddr50:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E2
        priv_mode: M
        reset-val: 0
    pmpaddr51:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E3
        priv_mode: M
        reset-val: 0
    pmpaddr52:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E4
        priv_mode: M
        reset-val: 0
    pmpaddr53:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E5
        priv_mode: M
        reset-val: 0
    pmpaddr54:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E6
        priv_mode: M
        reset-val: 0
    pmpaddr55:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E7
        priv_mode: M
        reset-val: 0
    pmpaddr56:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E8
        priv_mode: M
        reset-val: 0
    pmpaddr57:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3E9
        priv_mode: M
        reset-val: 0
    pmpaddr58:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EA
        priv_mode: M
        reset-val: 0
    pmpaddr59:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EB
        priv_mode: M
        reset-val: 0
    pmpaddr60:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EC
        priv_mode: M
        reset-val: 0
    pmpaddr61:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3ED
        priv_mode: M
        reset-val: 0
    pmpaddr62:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EE
        priv_mode: M
        reset-val: 0
    pmpaddr63:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Physical memory protection address register
        address: 0x3EF
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycle[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    mcycleh:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mcycleh[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: upper 32 bits of mcycle
        address: 0xB80
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstret[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    minstreth:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - minstreth[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: Upper 32 bits of minstret.
        address: 0xB82
        priv_mode: M
        reset-val: 0
    mhpmevent3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id001
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: &id002
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmevent4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id001
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            shadow_type: rw
            msb: 31
            lsb: 0
            type: *id002
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
    sedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sedeleg
        address: 258
        priv_mode: S
        reset-val: 0
    sideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: sideleg
        priv_mode: S
        address: 259
        reset-val: 0
    fflags:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold floating point accrued exceptions.
        address: 001
        priv_mode: U
        reset-val: 0
    frm:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Dynamic Rounding Mode.
        address: 002
        priv_mode: U
        reset-val: 0
    fcsr:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: 32-bit register to hold Floating-Point Control and Status Register.
        address: 003
        priv_mode: U
        reset-val: 0
    cycle:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of cycles executed from an arbitrary point
            in time.
        priv_mode: U
        address: 0xC00
        reset-val: 0
    cycleh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the mcycle counter; only for rv32.
        address: 0xC80
        priv_mode: U
        reset-val: 0
    time:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Timer for RDTIME instruction and RTC in the processor.
        priv_mode: U
        address: 0xC01
        reset-val: 0
    timeh:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the Timer for RDTIME instruction and RTC in
            the processor; only for rv32.
        address: 0xC81
        priv_mode: U
        reset-val: 0
    instret:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Captures the number of instructions executed from an arbitrary
            point in time.
        priv_mode: U
        address: 0xC02
        reset-val: 0
    instreth:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of the minstret counter; only for rv32.
        address: 0xC82
        priv_mode: U
        reset-val: 0
    hpmcounter3:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC03
    hpmcounter4:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC04
    hpmcounter5:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC05
    hpmcounter6:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC06
    hpmcounter7:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC07
    hpmcounter8:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC08
    hpmcounter9:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC09
    hpmcounter10:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0A
    hpmcounter11:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0B
    hpmcounter12:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0C
    hpmcounter13:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0D
    hpmcounter14:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0E
    hpmcounter15:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC0F
    hpmcounter16:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC10
    hpmcounter17:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC11
    hpmcounter18:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC12
    hpmcounter19:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC13
    hpmcounter20:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC14
    hpmcounter21:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC15
    hpmcounter22:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC16
    hpmcounter23:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC17
    hpmcounter24:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC18
    hpmcounter25:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC19
    hpmcounter26:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1A
    hpmcounter27:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1B
    hpmcounter28:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1C
    hpmcounter29:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1D
    hpmcounter30:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1E
    hpmcounter31:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31 is a 64-bit counter. Returns lower 32 bits in
            RV32UI mode.
        address: 0xC1F
    hpmcounter3h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter3h returns the upper half word in RV32I systems.
        address: 0xC83
    hpmcounter4h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter4h returns the upper half word in RV32I systems.
        address: 0xC84
    hpmcounter5h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter5h returns the upper half word in RV32I systems.
        address: 0xC85
    hpmcounter6h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter6h returns the upper half word in RV32I systems.
        address: 0xC86
    hpmcounter7h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter7h returns the upper half word in RV32I systems.
        address: 0xC87
    hpmcounter8h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter8h returns the upper half word in RV32I systems.
        address: 0xC88
    hpmcounter9h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter9h returns the upper half word in RV32I systems.
        address: 0xC89
    hpmcounter10h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter10h returns the upper half word in RV32I systems.
        address: 0xC8A
    hpmcounter11h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter11h returns the upper half word in RV32I systems.
        address: 0xC8B
    hpmcounter12h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter12h returns the upper half word in RV32I systems.
        address: 0xC8C
    hpmcounter13h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter13h returns the upper half word in RV32I systems.
        address: 0xC8D
    hpmcounter14h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter14h returns the upper half word in RV32I systems.
        address: 0xC8E
    hpmcounter15h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter15h returns the upper half word in RV32I systems.
        address: 0xC8F
    hpmcounter16h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter16h returns the upper half word in RV32I systems.
        address: 0xC90
    hpmcounter17h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter17h returns the upper half word in RV32I systems.
        address: 0xC91
    hpmcounter18h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter18h returns the upper half word in RV32I systems.
        address: 0xC92
    hpmcounter19h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter19h returns the upper half word in RV32I systems.
        address: 0xC93
    hpmcounter20h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter20h returns the upper half word in RV32I systems.
        address: 0xC94
    hpmcounter21h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter21h returns the upper half word in RV32I systems.
        address: 0xC95
    hpmcounter22h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter22h returns the upper half word in RV32I systems.
        address: 0xC96
    hpmcounter23h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter23h returns the upper half word in RV32I systems.
        address: 0xC97
    hpmcounter24h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter24h returns the upper half word in RV32I systems.
        address: 0xC98
    hpmcounter25h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter25h returns the upper half word in RV32I systems.
        address: 0xC99
    hpmcounter26h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter26h returns the upper half word in RV32I systems.
        address: 0xC9A
    hpmcounter27h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter27h returns the upper half word in RV32I systems.
        address: 0xC9B
    hpmcounter28h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter28h returns the upper half word in RV32I systems.
        address: 0xC9C
    hpmcounter29h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter29h returns the upper half word in RV32I systems.
        address: 0xC9D
    hpmcounter30h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter30h returns the upper half word in RV32I systems.
        address: 0xC9E
    hpmcounter31h:
        rv32:
            accessible: false
        rv64:
            accessible: false
        priv_mode: U
        reset-val: 0
        description: The hpmcounter31h returns the upper half word in RV32I systems.
        address: 0xC9F
    sstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sstatus register keeps track of the processor’s current operating
            state.
        address: 0x100
        priv_mode: S
        reset-val: 0
    sie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sie register is an SXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x104
        priv_mode: S
        reset-val: 0
    sip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sip register is an SXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x144
        priv_mode: S
        reset-val: 0
    sscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x140
        priv_mode: S
        reset-val: 0
    sepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The sepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x141
        priv_mode: S
        reset-val: 0
    stval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The stval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x143
        priv_mode: S
        reset-val: 0
    scause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x142
        priv_mode: S
        reset-val: 0
    stvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x105
        priv_mode: S
        reset-val: 0
    satp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x180
        priv_mode: S
        reset-val: 0
    ustatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ustatus register keeps track of the processor’s current operating
            state.
        address: 0x000
        priv_mode: U
        reset-val: 0
    uie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uie register is an UXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x004
        priv_mode: U
        reset-val: 0
    uip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uip register is an UXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x044
        priv_mode: U
        reset-val: 0
    uscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uscratch register is an UXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x040
        priv_mode: U
        reset-val: 0
    uepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The uepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x041
        priv_mode: U
        reset-val: 0
    utval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The utval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x043
        priv_mode: U
        reset-val: 0
    ucause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The ucause register stores the information regarding the trap.
        address: 0x042
        priv_mode: U
        reset-val: 0
    utvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: UXLEN-bit read/write register that holds trap vector configuration.
        address: 0x005
        priv_mode: U
        reset-val: 0
    scounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x106
        priv_mode: S
        reset-val: 0
    hstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hstatus register keeps track of and controls the hart’s current
            operating state.
        address: 1536
        priv_mode: H
        reset-val: 0
    hideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Interrupt delegation Register.
        address: 1539
        priv_mode: H
        reset-val: 0
    hedeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Hypervisor Exception delegation Register.
        address: 1538
        priv_mode: H
        reset-val: 0
    hip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hip register is an HXLEN-bit read/write register containing
            information on pending interrupts.
        address: 1604
        priv_mode: H
        reset-val: 0
    hvip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hvip register is an HSXLEN-bit read/write register that a
            hypervisor can write to indicate virtual interrupts intended for VS-mode.
        address: 1605
        priv_mode: H
        reset-val: 0
    hgeip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeip register is an HSXLEN-bit read-only register that indicates
            pending guest external interrupts for this hart.
        address: 0xE12
        priv_mode: H
        reset-val: 0
    hgeie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hgeie register is an HSXLEN-bit read/write register that
            contains enable bits for the guest external interrupts at this hart.
        address: 0x607
        priv_mode: H
        reset-val: 0
    htval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x643
        priv_mode: H
        reset-val: 0
    htinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x64A
        priv_mode: H
        reset-val: 0
    mtval2:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: When a trap is taken into M-mode, mtval2 is written with additional
            exception-specific information to assist software in handling the trap.
        address: 0x34B
        priv_mode: M
        reset-val: 0
    mtinst:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mtinst is a warl register that need only be able to hold
            the values that the implementation may automatically write to it on a
            trap.
        address: 0x34A
        priv_mode: M
        reset-val: 0
    hgatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: HSXLEN-bit register which controls G-stage address translation
            and protection
        address: 0x680
        priv_mode: H
        reset-val: 0
    hcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The hcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x606
        priv_mode: H
        reset-val: 0
    htimedelta:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The htimedelta CSR is a read/write register that contains the
            delta between the value of the time CSR and the value returned in VS-mode
            or VU-mode.
        priv_mode: H
        address: 0x605
        reset-val: 0
    htimedeltah:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Upper 32-bits of htimedelta
        address: 0x615
        priv_mode: H
        reset-val: 0
    vsstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsstatus register keeps track of the processor’s current
            operating state.
        address: 0x200
        priv_mode: S
        reset-val: 0
    vsie:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsie register is an VSXLEN-bit read/write register containing
            interrupt enable bits.
        address: 0x204
        priv_mode: S
        reset-val: 0
    vsip:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsip register is an VSXLEN-bit read/write register containing
            interrupt pending bits.
        address: 0x244
        priv_mode: S
        reset-val: 0
    vsscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsscratch register is an VSXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 0x240
        priv_mode: S
        reset-val: 0
    vsepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vsepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x241
        priv_mode: S
        reset-val: 0
    vstval:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vstval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 0x243
        priv_mode: S
        reset-val: 0
    vscause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The scause register stores the information regarding the trap.
        address: 0x242
        priv_mode: S
        reset-val: 0
    vstvec:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: SXLEN-bit read/write register that holds trap vector configuration.
        address: 0x205
        priv_mode: S
        reset-val: 0
    vsatp:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: VSXLEN-bit register which controls supervisor-mode address translation
            and protection
        address: 0x280
        priv_mode: S
        reset-val: 0
    vxsat:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The vxsat register records the overflow saturation condition
            of P and V instructions.
        address: 9
        priv_mode: U
        reset-val: 0
    mnscratch:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mnscratch CSR holds an MXLEN-bit read-write register which enables the NMI trap 
            handler to save and restore the context that was interrupted.
        address: 0x740
        priv_mode: M
        reset-val: 0
    mnepc:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mnepc CSR is an MXLEN-bit read-write register which on entry to the NMI trap handler holds
            the PC of the instruction that took the interrupt.

            The low bit of mnepc (mnepc[0]) is always zero. On implementations that support only
            IALIGN=32, the two low bits (mnepc[1:0]) are always zero.

            If an implementation allows IALIGN to be either 16 or 32 (by changing CSR misa, for example),
            then, whenever IALIGN=32, bit mnepc[1] is masked on reads so that it appears to be 0. This
            masking occurs also for the implicit read by the MRET instruction. Though masked, mnepc[1]
            remains writable when IALIGN=32.

            mnepc is a WARL register that must be able to hold all valid virtual addresses. It need not be
            capable of holding all possible invalid addresses. Prior to writing mnepc, implementations may
            convert an invalid address into some other invalid address that mnepc is capable of holding.
        address: 0x741
        priv_mode: M
        reset-val: 0
    mncause:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |-
            The mncause CSR holds the reason for the NMI, with bit MXLEN-1 set to 1, 
            and the NMI cause encoded in the least-significant bits or zero if NMI causes are not supported.
        address: 0x742
        priv_mode: M
        reset-val: 2147483648
    mnstatus:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: |2-

            The mnstatus CSR holds a two-bit field, MNPP, which on entry to the trap handler holds the
            privilege mode of the interrupted context, encoded in the same manner as mstatus.MPP. It also

            holds a one-bit field, MNPV, which on entry to the trap handler holds the virtualization mode of
            the interrupted context, encoded in the same manner as mstatus.MPV.
            mnstatus also holds the NMIE bit. When NMIE=1, nonmaskable interrupts are enabled. When
            NMIE=0, all interrupts are disabled.
            When NMIE=0, the hart behaves as though mstatus.MPRV were clear, regardless of the current
            setting of mstatus.MPRV.

            Upon reset, NMIE contains the value 0.
        address: 0x744
        priv_mode: M
        reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/nrv_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">nmi:
    label: nmi_vector
reset:
    label: reset_vector
mtime:
    implemented: false
mtimecmp:
    implemented: false
mtval_condition_writes:
    implemented: false
scause_non_standard:
    implemented: false
stval_condition_writes:
    implemented: false
zicbo_cache_block_sz:
    implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>

    <h2>Summary</h2>
    <p class="filter" hidden="true">(Un)check the boxes to filter the results.</p><input checked="true" class="filter" data-test-result="passed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="passed">0Passed</span>, <input checked="true" class="filter" data-test-result="failed" name="filter_checkbox" onChange="filter_table(this)" type="checkbox"/><span class="failed">41Failed</span>
    <h2>Results</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable" col="name">Test</th>
          <th class="sortable result initial-sort" col="result">Result</th>
          <th col="path">Path</th>
          </tr>
        </thead>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/add-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/add-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/add-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 80000000 80000000
*        589 00000000 6f5ca309
         590 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/addi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/addi-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/addi-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 1ffff800 1ffff800
*        562 00000000 6f5ca309
         563 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/and-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/and-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/and-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
*        585 00000000 6f5ca309
         586 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/andi-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/andi-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/andi-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 fffff800 fffff800
*        563 00000000 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/auipc-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/auipc-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/auipc-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
*         65 00000000 6f5ca309
          66 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/beq-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/beq-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/beq-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bge-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bge-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bge-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bgeu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bgeu-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bgeu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/blt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/blt-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/blt-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bltu-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bltu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bne-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bne-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/bne-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/fence-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/fence-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/fence-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 ffffffff ffffffff
*          2 00000000 6f5ca309
           3 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/jal-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/jal-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/jal-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/jalr-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/jalr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lb-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lb-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 fffffffe
*          2 00000000 fffffffe
*          3 00000000 fffffffe
*          4 00000000 fffffffe
*          5 00000000 ffffffbe
*          6 00000000 ffffffbe
*          7 00000000 ffffffbe
*          8 00000000 ffffffbe
           9 00000000 00000000
*         10 00000000 ffffffca
*         11 00000000 fffffffe
*         12 00000000 ffffffca
*         13 00000000 ffffffca
*         14 00000000 ffffffba
*         15 00000000 ffffffba
*         16 00000000 ffffffba
*         17 00000000 ffffffba
*         18 00000000 fffffffe
*         19 00000000 fffffffe
*         20 00000000 fffffffe
*         21 00000000 fffffffe
*         22 00000000 fffffffe
*         23 00000000 fffffffe
*         24 00000000 fffffffe
*         25 00000000 fffffffe
*         26 00000000 fffffffe
*         27 00000000 fffffffe
*         28 00000000 fffffffe
*         29 00000000 fffffffe
*         30 00000000 fffffffe
*         31 00000000 fffffffe
*         32 00000000 fffffffe
*         33 00000000 ffffffca
*         34 00000000 6f5ca309
          35 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lbu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lbu-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lbu-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 000000fe
*          2 00000000 000000fe
*          3 00000000 000000fe
*          4 00000000 000000fe
*          5 00000000 000000be
*          6 00000000 000000be
*          7 00000000 000000be
*          8 00000000 000000be
*          9 00000000 000000ca
*         10 00000000 000000ca
*         11 00000000 000000fe
*         12 00000000 000000ca
*         13 00000000 000000ca
*         14 00000000 000000ba
*         15 00000000 000000ba
*         16 00000000 000000ba
*         17 00000000 000000ba
*         18 00000000 000000fe
*         19 00000000 000000fe
*         20 00000000 000000fe
*         21 00000000 000000fe
*         22 00000000 000000fe
*         23 00000000 000000fe
*         24 00000000 000000fe
*         25 00000000 000000fe
*         26 00000000 000000fe
*         27 00000000 000000fe
*         28 00000000 000000fe
*         29 00000000 000000fe
          30 00000000 00000000
*         31 00000000 000000fe
*         32 00000000 000000fe
*         33 00000000 6f5ca309
          34 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lh-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lh-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 ffffcafe
*          2 00000000 ffffcafe
*          3 00000000 ffffcafe
*          4 00000000 ffffcafe
*          5 00000000 ffffbabe
*          6 00000000 ffffcafe
*          7 00000000 ffffbabe
*          8 00000000 ffffbabe
*          9 00000000 ffffbabe
*         10 00000000 ffffcafe
*         11 00000000 ffffcafe
*         12 00000000 ffffcafe
*         13 00000000 ffffcafe
*         14 00000000 ffffcafe
*         15 00000000 ffffcafe
*         16 00000000 ffffcafe
*         17 00000000 ffffcafe
*         18 00000000 ffffcafe
*         19 00000000 ffffcafe
*         20 00000000 ffffcafe
*         21 00000000 ffffcafe
*         22 00000000 ffffcafe
*         23 00000000 ffffcafe
*         24 00000000 ffffcafe
*         25 00000000 ffffcafe
*         26 00000000 ffffcafe
*         27 00000000 ffffcafe
*         28 00000000 ffffcafe
*         29 00000000 ffffcafe
*         30 00000000 ffffcafe
*         31 00000000 ffffcafe
          32 00000000 00000000
*         33 00000000 6f5ca309
          34 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lhu-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lhu-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lhu-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
*          2 00000000 0000cafe
*          3 00000000 0000cafe
*          4 00000000 0000cafe
*          5 00000000 0000babe
*          6 00000000 0000cafe
*          7 00000000 0000babe
*          8 00000000 0000babe
*          9 00000000 0000babe
*         10 00000000 0000cafe
*         11 00000000 0000cafe
*         12 00000000 0000cafe
*         13 00000000 0000cafe
*         14 00000000 0000cafe
*         15 00000000 0000cafe
*         16 00000000 0000cafe
*         17 00000000 0000cafe
*         18 00000000 0000cafe
*         19 00000000 0000cafe
*         20 00000000 0000cafe
*         21 00000000 0000cafe
*         22 00000000 0000cafe
*         23 00000000 0000cafe
*         24 00000000 0000cafe
*         25 00000000 0000cafe
*         26 00000000 0000cafe
*         27 00000000 0000cafe
*         28 00000000 0000cafe
*         29 00000000 0000cafe
*         30 00000000 0000cafe
*         31 00000000 0000cafe
*         32 00000000 0000cafe
*         33 00000000 6f5ca309
          34 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lui-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lui-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lui-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
*         64 00000000 6f5ca309
          65 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lw-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/lw-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 babecafe
*          2 00000000 babecafe
*          3 00000000 babecafe
*          4 00000000 babecafe
*          5 00000000 babecafe
*          6 00000000 babecafe
*          7 00000000 babecafe
*          8 00000000 babecafe
*          9 00000000 babecafe
*         10 00000000 babecafe
*         11 00000000 babecafe
*         12 00000000 babecafe
          13 00000000 00000000
*         14 00000000 babecafe
*         15 00000000 babecafe
*         16 00000000 babecafe
*         17 00000000 babecafe
*         18 00000000 babecafe
*         19 00000000 babecafe
*         20 00000000 babecafe
*         21 00000000 babecafe
*         22 00000000 babecafe
*         23 00000000 babecafe
*         24 00000000 babecafe
*         25 00000000 babecafe
*         26 00000000 babecafe
*         27 00000000 babecafe
*         28 00000000 babecafe
*         29 00000000 babecafe
*         30 00000000 babecafe
*         31 00000000 babecafe
*         32 00000000 babecafe
*         33 00000000 6f5ca309
          34 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/or-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/or-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/or-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00100010 00100010
*        588 00000000 6f5ca309
         589 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/ori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/ori-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/ori-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 0000b52f 0000b52f
*        410 00000000 6f5ca309
         411 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sb-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sb-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sb-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 deadbe00
*          2 00000000 deadbe00
*          3 000000ff deadbeff
*          4 00000001 deadbe01
*          5 000000ff deadbeff
*          6 00000000 de00beef
*          7 00000000 deffbeef
*          8 00000000 de04beef
*          9 00000000 deaabeef
*         10 00000000 deadf9ef
*         11 00000000 dead00ef
*         12 00000000 deadffef
*         13 00000000 deadffef
*         14 00000000 00adbeef
*         15 00000000 ffadbeef
*         16 00000000 ffadbeef
*         17 00000000 00adbeef
*         18 000000ff deadbeff
*         19 00000002 deadbe02
*         20 00000008 deadbe08
*         21 00000010 deadbe10
*         22 00000020 deadbe20
*         23 00000040 deadbe40
*         24 00000080 deadbe80
*         25 00000000 deadbe00
*         26 00000000 deadbe00
*         27 00000000 deadbe00
*         28 00000000 deadbe00
*         29 00000000 deadbe00
*         30 00000000 deadbe00
*         31 00000000 deadbe00
*         32 00000000 deadbe00
*         33 00000000 deadbe00
*         34 00000000 deadbe00
*         35 00000000 deadbe00
*         36 00000000 deadbe00
*         37 00000000 deadbe00
*         38 00000000 deadbe00
*         39 000000ff deadbeff
*         40 000000ff deadbeff
*         41 000000ff deadbeff
*         42 000000ff deadbeff
*         43 000000ff deadbeff
*         44 000000ff deadbeff
*         45 000000ff deadbeff
*         46 000000ff deadbeff
*         47 000000ff deadbeff
*         48 000000ff deadbeff
*         49 000000ff deadbeff
*         50 000000ff deadbeff
*         51 000000ff deadbeff
*         52 000000ff deadbeff
*         53 000000ff deadbeff
*         54 00000055 deadbe55
*         55 00000000 deadbe00
*         56 00000000 deadbe00
*         57 00000000 deadbe00
*         58 00000000 deadbe00
*         59 00000000 deadbe00
*         60 00000000 deadbe00
*         61 000000fe deadbefe
*         62 000000fd deadbefd
*         63 000000fb deadbefb
*         64 000000f7 deadbef7
*         65 000000ef deadbeef
*         66 000000bf deadbebf
*         67 0000007f deadbe7f
*         68 000000ff deadbeff
*         69 000000ff deadbeff
*         70 00000000 deaddfef
*         71 00000000 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sh-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sh-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sh-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00000000 dead0000
*          2 00000000 dead0000
*          3 0000ffff deadffff
*          4 00000001 dead0001
*          5 00000000 dead0000
*          6 0000ffff deadffff
*          7 00000000 fff7beef
*          8 00000000 0400beef
*          9 00000000 ffffbeef
*         10 00000000 0200beef
*         11 00000000 dead0000
*         12 00000002 dead0002
*         13 00000004 dead0004
*         14 00000008 dead0008
*         15 00000010 dead0010
*         16 00000020 dead0020
*         17 00000040 dead0040
*         18 00000080 dead0080
*         19 00000100 dead0100
*         20 00000800 dead0800
*         21 00001000 dead1000
*         22 00002000 dead2000
*         23 00004000 dead4000
*         24 00000000 dead0000
*         25 00000000 dead0000
*         26 00000000 dead0000
*         27 00000000 dead0000
*         28 00000000 dead0000
*         29 00000000 dead0000
*         30 00000000 dead0000
*         31 00000000 dead0000
*         32 00000000 dead0000
*         33 00000000 dead0000
*         34 00000000 dead0000
*         35 00000000 dead0000
*         36 00000000 dead0000
*         37 00000000 dead0000
*         38 00000000 dead0000
*         39 00000000 dead0000
*         40 0000ffff deadffff
*         41 0000ffff deadffff
*         42 0000ffff deadffff
*         43 0000ffff deadffff
*         44 0000ffff deadffff
*         45 0000ffff deadffff
*         46 0000ffff deadffff
*         47 0000ffff deadffff
*         48 0000ffff deadffff
*         49 0000ffff deadffff
*         50 0000ffff deadffff
*         51 0000ffff deadffff
*         52 00005555 dead5555
*         53 0000aaaa deadaaaa
*         54 0000fffe deadfffe
*         55 0000fffd deadfffd
*         56 0000fffb deadfffb
*         57 0000ffef deadffef
*         58 0000ffdf deadffdf
*         59 0000ffbf deadffbf
*         60 0000ff7f deadff7f
*         61 0000feff deadfeff
*         62 0000fdff deadfdff
*         63 0000fbff deadfbff
*         64 0000f7ff deadf7ff
*         65 0000efff deadefff
*         66 0000dfff deaddfff
*         67 0000bfff deadbfff
*         68 00007fff dead7fff
*         69 0000ffff deadffff
*         70 0000ffff deadffff
*         71 00008000 dead8000
*         72 00000000 6f5ca309
          73 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sll-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sll-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sll-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 fffdfc00 fffdfc00
*         90 00000000 6f5ca309
          91 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slli-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slli-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 e0000000 e0000000
*         89 00000000 6f5ca309
          90 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slt-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slt-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slt-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
*          4 00000000 00000001
*          5 00000001 00000000
           6 00000000 00000000
*          8 00000000 00000001
*          9 00000000 00000001
          10 00000001 00000001
*         11 00000001 00000000
*         12 00000001 00000000
          13 00000000 00000000
*         15 00000000 00000001
          16 00000000 00000000
*         21 00000000 00000001
*         22 00000000 00000001
          23 00000001 00000001
*         25 00000000 00000001
*         26 00000000 00000001
          27 00000001 00000001
*         29 00000000 00000001
          30 00000001 00000001
*         33 00000000 00000001
*         34 00000000 00000001
          35 00000001 00000001
*         36 00000000 00000001
*         37 00000000 00000001
          38 00000001 00000001
*         39 00000000 00000001
          40 00000001 00000001
*         41 00000001 00000000
*         42 00000001 00000000
          43 00000001 00000001
*         44 00000001 00000000
          45 00000001 00000001
*         48 00000001 00000000
*         49 00000001 00000000
          50 00000001 00000001
*         51 00000001 00000000
*         52 00000001 00000000
*         53 00000001 00000000
          54 00000001 00000001
*         55 00000001 00000000
*         56 00000001 00000000
          57 00000000 00000000
*         58 00000001 00000000
*         59 00000001 00000000
          60 00000000 00000000
*         62 00000001 00000000
*         63 00000001 00000000
*         64 00000001 00000000
          65 00000000 00000000
*         66 00000001 00000000
          67 00000000 00000000
*         68 00000001 00000000
          69 00000001 00000001
*         70 00000001 00000000
          71 00000001 00000001
*         73 00000001 00000000
*         74 00000001 00000000
*         75 00000001 00000000
*         76 00000001 00000000
          77 00000001 00000001
*         78 00000001 00000000
*         79 00000001 00000000
          80 00000000 00000000
*         81 00000001 00000000
          82 00000001 00000001
*         84 00000001 00000000
          85 00000000 00000000
*         86 00000000 00000001
*         87 00000000 00000001
          88 00000000 00000000
*         89 00000000 00000001
*         90 00000000 00000001
          91 00000000 00000000
*         94 00000000 00000001
*         95 00000000 00000001
*         96 00000000 00000001
*         97 00000000 00000001
*         98 00000000 00000001
          99 00000001 00000001
*        105 00000001 00000000
         106 00000001 00000001
*        115 00000001 00000000
         116 00000001 00000001
*        119 00000001 00000000
         120 00000001 00000001
*        123 00000001 00000000
         124 00000000 00000000
*        127 00000001 00000000
         128 00000000 00000000
*        137 00000001 00000000
         138 00000000 00000000
*        141 00000001 00000000
         142 00000000 00000000
*        143 00000000 00000001
*        144 00000000 00000001
         145 00000000 00000000
*        146 00000000 00000001
*        147 00000000 00000001
*        148 00000000 00000001
         149 00000001 00000001
*        150 00000000 00000001
*        151 00000000 00000001
*        152 00000000 00000001
*        153 00000000 00000001
*        154 00000000 00000001
*        155 00000000 00000001
*        156 00000000 00000001
*        157 00000000 00000001
*        158 00000000 00000001
         159 00000001 00000001
*        160 00000000 00000001
*        161 00000000 00000001
*        162 00000000 00000001
         163 00000001 00000001
*        164 00000000 00000001
         165 00000000 00000000
*        167 00000001 00000000
         168 00000000 00000000
*        171 00000001 00000000
         172 00000001 00000001
*        181 00000001 00000000
         182 00000001 00000001
*        185 00000001 00000000
         186 00000001 00000001
*        189 00000001 00000000
         190 00000000 00000000
*        193 00000001 00000000
         194 00000000 00000000
*        203 00000001 00000000
         204 00000000 00000000
*        207 00000001 00000000
         208 00000000 00000000
*        211 00000001 00000000
         212 00000000 00000000
*        215 00000001 00000000
         216 00000000 00000000
*        225 00000001 00000000
         226 00000000 00000000
*        229 00000001 00000000
         230 00000000 00000000
*        231 00000000 00000001
*        232 00000000 00000001
         233 00000000 00000000
*        234 00000000 00000001
*        235 00000000 00000001
*        236 00000000 00000001
         237 00000000 00000000
*        238 00000000 00000001
*        239 00000000 00000001
*        240 00000000 00000001
*        241 00000000 00000001
*        242 00000000 00000001
*        243 00000000 00000001
*        244 00000000 00000001
*        245 00000000 00000001
*        246 00000000 00000001
         247 00000000 00000000
*        248 00000000 00000001
*        249 00000000 00000001
*        250 00000000 00000001
         251 00000001 00000001
*        252 00000000 00000001
         253 00000000 00000000
*        255 00000001 00000000
         256 00000000 00000000
*        259 00000001 00000000
         260 00000000 00000000
*        269 00000001 00000000
         270 00000000 00000000
*        273 00000001 00000000
         274 00000001 00000001
*        276 00000001 00000000
         277 00000001 00000001
*        280 00000001 00000000
         281 00000001 00000001
*        290 00000001 00000000
         291 00000001 00000001
*        294 00000001 00000000
         295 00000001 00000001
*        298 00000001 00000000
         299 00000000 00000000
*        302 00000001 00000000
         303 00000000 00000000
*        312 00000001 00000000
         313 00000000 00000000
*        316 00000001 00000000
         317 00000000 00000000
*        320 00000001 00000000
         321 00000001 00000001
*        324 00000001 00000000
         325 00000001 00000001
*        327 00000000 00000001
*        328 00000000 00000001
*        329 00000000 00000001
         330 00000001 00000001
*        331 00000000 00000001
         332 00000000 00000000
*        334 00000001 00000000
         335 00000000 00000000
*        338 00000001 00000000
         339 00000001 00000001
*        348 00000001 00000000
         349 00000000 00000000
*        352 00000001 00000000
         353 00000001 00000001
*        356 00000001 00000000
         357 00000000 00000000
*        360 00000001 00000000
         361 00000000 00000000
*        370 00000001 00000000
         371 00000000 00000000
*        374 00000001 00000000
         375 00000000 00000000
*        378 00000001 00000000
         379 00000000 00000000
*        382 00000001 00000000
         383 00000000 00000000
*        392 00000001 00000000
         393 00000000 00000000
*        395 00000001 00000000
         396 00000000 00000000
*        397 00000000 00000001
*        398 00000000 00000001
         399 00000000 00000000
*        400 00000000 00000001
*        401 00000000 00000001
*        402 00000000 00000001
         403 00000000 00000000
*        404 00000000 00000001
*        405 00000000 00000001
*        406 00000000 00000001
*        407 00000000 00000001
*        408 00000000 00000001
*        409 00000000 00000001
*        410 00000000 00000001
*        411 00000000 00000001
*        412 00000000 00000001
         413 00000000 00000000
*        414 00000000 00000001
*        415 00000000 00000001
*        416 00000000 00000001
         417 00000000 00000000
*        418 00000000 00000001
         419 00000000 00000000
*        421 00000001 00000000
         422 00000000 00000000
*        425 00000001 00000000
         426 00000000 00000000
*        435 00000001 00000000
         436 00000000 00000000
*        439 00000001 00000000
         440 00000000 00000000
*        449 00000001 00000000
         450 00000001 00000001
*        453 00000001 00000000
         454 00000001 00000001
*        457 00000001 00000000
         458 00000001 00000001
*        461 00000001 00000000
         462 00000001 00000001
*        471 00000001 00000000
         472 00000001 00000001
*        475 00000001 00000000
         476 00000001 00000001
*        479 00000001 00000000
         480 00000000 00000000
*        483 00000001 00000000
         484 00000000 00000000
*        493 00000001 00000000
         494 00000000 00000000
*        497 00000001 00000000
         498 00000000 00000000
*        501 00000001 00000000
         502 00000000 00000000
*        505 00000001 00000000
         506 00000000 00000000
*        515 00000001 00000000
         516 00000000 00000000
*        519 00000001 00000000
         520 00000000 00000000
*        523 00000001 00000000
         524 00000000 00000000
*        527 00000001 00000000
         528 00000001 00000001
*        537 00000001 00000000
         538 00000000 00000000
*        541 00000001 00000000
         542 00000001 00000001
*        545 00000001 00000000
         546 00000000 00000000
*        549 00000001 00000000
         550 00000000 00000000
*        559 00000001 00000000
         560 00000000 00000000
*        563 00000001 00000000
         564 00000000 00000000
*        565 00000000 00000001
*        566 00000000 00000001
         567 00000000 00000000
*        568 00000000 00000001
*        569 00000000 00000001
*        570 00000000 00000001
         571 00000001 00000001
*        572 00000000 00000001
*        573 00000000 00000001
*        574 00000000 00000001
*        575 00000000 00000001
*        576 00000000 00000001
*        577 00000000 00000001
*        578 00000000 00000001
*        579 00000000 00000001
*        580 00000000 00000001
         581 00000001 00000001
*        582 00000000 00000001
         583 00000001 00000001
*        585 00000000 6f5ca309
         586 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slti-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slti-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/slti-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
*          2 00000000 00000001
*          3 00000000 00000001
*          4 00000000 00000001
*          5 00000000 00000001
           6 00000001 00000001
*          7 00000001 00000000
*          8 00000001 00000000
           9 00000000 00000000
*         12 00000000 00000001
          13 00000001 00000001
*         16 00000000 00000001
          17 00000000 00000000
*         19 00000001 00000000
*         20 00000001 00000000
          21 00000001 00000001
*         22 00000001 00000000
          23 00000001 00000001
*         25 00000001 00000000
          26 00000001 00000001
*         27 00000001 00000000
          28 00000001 00000001
*         32 00000001 00000000
          33 00000001 00000001
*         37 00000001 00000000
*         38 00000001 00000000
          39 00000000 00000000
*         40 00000001 00000000
          41 00000000 00000000
*         42 00000001 00000000
*         43 00000001 00000000
*         44 00000001 00000000
          45 00000000 00000000
*         46 00000001 00000000
*         47 00000001 00000000
*         48 00000001 00000000
          49 00000000 00000000
*         50 00000001 00000000
          51 00000000 00000000
*         52 00000001 00000000
          53 00000000 00000000
*         56 00000001 00000000
*         57 00000000 00000001
          58 00000000 00000000
*         59 00000000 00000001
*         60 00000000 00000001
*         61 00000000 00000001
          62 00000001 00000001
*         64 00000000 00000001
          65 00000001 00000001
*         66 00000000 00000001
*         67 00000000 00000001
          68 00000001 00000001
*         69 00000000 00000001
          70 00000001 00000001
*         71 00000000 00000001
*         72 00000000 00000001
          73 00000001 00000001
*         74 00000000 00000001
          75 00000001 00000001
*         76 00000000 00000001
*         77 00000000 00000001
          78 00000001 00000001
*         82 00000001 00000000
          83 00000001 00000001
*         86 00000001 00000000
          87 00000001 00000001
*         96 00000001 00000000
          97 00000001 00000001
*        100 00000001 00000000
         101 00000001 00000001
*        104 00000001 00000000
         105 00000000 00000000
*        108 00000001 00000000
         109 00000000 00000000
*        117 00000001 00000000
         118 00000000 00000000
*        121 00000001 00000000
         122 00000000 00000000
*        123 00000000 00000001
*        124 00000000 00000001
         125 00000001 00000001
*        126 00000000 00000001
*        127 00000000 00000001
*        128 00000000 00000001
         129 00000001 00000001
*        130 00000000 00000001
*        131 00000000 00000001
*        132 00000000 00000001
*        133 00000000 00000001
*        134 00000000 00000001
*        135 00000000 00000001
*        136 00000000 00000001
*        137 00000000 00000001
*        138 00000000 00000001
         139 00000001 00000001
*        140 00000000 00000001
*        141 00000000 00000001
*        142 00000000 00000001
         143 00000001 00000001
*        144 00000000 00000001
         145 00000000 00000000
*        147 00000001 00000000
         148 00000000 00000000
*        151 00000001 00000000
         152 00000001 00000001
*        161 00000001 00000000
         162 00000001 00000001
*        165 00000001 00000000
         166 00000001 00000001
*        169 00000001 00000000
         170 00000000 00000000
*        173 00000001 00000000
         174 00000000 00000000
*        183 00000001 00000000
         184 00000000 00000000
*        187 00000001 00000000
         188 00000000 00000000
*        191 00000001 00000000
         192 00000000 00000000
*        195 00000001 00000000
         196 00000000 00000000
*        205 00000001 00000000
         206 00000000 00000000
*        209 00000001 00000000
         210 00000000 00000000
*        211 00000000 00000001
*        212 00000000 00000001
         213 00000001 00000001
*        214 00000000 00000001
*        215 00000000 00000001
*        216 00000000 00000001
         217 00000001 00000001
*        218 00000000 00000001
*        219 00000000 00000001
*        220 00000000 00000001
*        221 00000000 00000001
*        222 00000000 00000001
*        223 00000000 00000001
*        224 00000000 00000001
*        225 00000000 00000001
*        226 00000000 00000001
         227 00000001 00000001
*        228 00000000 00000001
*        229 00000000 00000001
*        230 00000000 00000001
         231 00000001 00000001
*        232 00000000 00000001
         233 00000000 00000000
*        235 00000001 00000000
         236 00000000 00000000
*        239 00000001 00000000
         240 00000000 00000000
*        249 00000001 00000000
         250 00000000 00000000
*        253 00000001 00000000
         254 00000000 00000000
*        257 00000001 00000000
         258 00000001 00000001
*        261 00000001 00000000
         262 00000001 00000001
*        271 00000001 00000000
         272 00000001 00000001
*        275 00000001 00000000
         276 00000001 00000001
*        279 00000001 00000000
         280 00000000 00000000
*        283 00000001 00000000
         284 00000000 00000000
*        293 00000001 00000000
         294 00000000 00000000
*        297 00000001 00000000
         298 00000000 00000000
*        301 00000001 00000000
         302 00000001 00000001
*        309 00000001 00000000
         310 00000000 00000000
*        313 00000001 00000000
         314 00000000 00000000
*        317 00000001 00000000
         318 00000000 00000000
*        321 00000001 00000000
         322 00000000 00000000
*        331 00000001 00000000
         332 00000000 00000000
*        335 00000001 00000000
         336 00000000 00000000
*        337 00000000 00000001
*        338 00000000 00000001
         339 00000001 00000001
*        340 00000000 00000001
*        341 00000000 00000001
*        342 00000000 00000001
         343 00000001 00000001
*        344 00000000 00000001
*        345 00000000 00000001
*        346 00000000 00000001
*        347 00000000 00000001
*        348 00000000 00000001
*        349 00000000 00000001
*        350 00000000 00000001
*        351 00000000 00000001
*        352 00000000 00000001
         353 00000001 00000001
*        354 00000000 00000001
*        355 00000000 00000001
*        356 00000000 00000001
         357 00000001 00000001
*        358 00000000 00000001
         359 00000000 00000000
*        361 00000001 00000000
         362 00000000 00000000
*        365 00000001 00000000
         366 00000000 00000000
*        375 00000001 00000000
         376 00000000 00000000
*        379 00000001 00000000
         380 00000000 00000000
*        381 00000001 00000000
         382 00000001 00000001
*        390 00000001 00000000
         391 00000001 00000001
*        394 00000001 00000000
         395 00000001 00000001
*        397 00000001 00000000
         398 00000001 00000001
*        401 00000001 00000000
         402 00000001 00000001
*        411 00000001 00000000
         412 00000001 00000001
*        415 00000001 00000000
         416 00000001 00000001
*        419 00000001 00000000
         420 00000000 00000000
*        423 00000001 00000000
         424 00000000 00000000
*        433 00000001 00000000
         434 00000000 00000000
*        437 00000001 00000000
         438 00000000 00000000
*        441 00000001 00000000
         442 00000000 00000000
*        445 00000001 00000000
         446 00000000 00000000
*        455 00000001 00000000
         456 00000000 00000000
*        459 00000001 00000000
         460 00000000 00000000
*        463 00000001 00000000
         464 00000000 00000000
*        467 00000001 00000000
         468 00000000 00000000
*        477 00000001 00000000
         478 00000000 00000000
*        481 00000001 00000000
         482 00000000 00000000
*        485 00000001 00000000
         486 00000000 00000000
*        489 00000001 00000000
         490 00000000 00000000
*        499 00000001 00000000
         500 00000000 00000000
*        503 00000001 00000000
         504 00000000 00000000
*        505 00000000 00000001
*        506 00000000 00000001
         507 00000001 00000001
*        508 00000000 00000001
*        509 00000000 00000001
*        510 00000000 00000001
         511 00000001 00000001
*        512 00000000 00000001
*        513 00000000 00000001
*        514 00000000 00000001
*        515 00000000 00000001
*        516 00000000 00000001
*        517 00000000 00000001
*        518 00000000 00000001
*        519 00000000 00000001
*        520 00000000 00000001
         521 00000001 00000001
*        522 00000000 00000001
*        523 00000000 00000001
*        524 00000000 00000001
         525 00000001 00000001
*        526 00000000 00000001
         527 00000000 00000000
*        529 00000001 00000000
         530 00000000 00000000
*        533 00000001 00000000
         534 00000001 00000001
*        543 00000001 00000000
         544 00000000 00000000
*        547 00000001 00000000
         548 00000001 00000001
*        551 00000001 00000000
         552 00000000 00000000
*        555 00000001 00000000
         556 00000000 00000000
*        561 00000000 6f5ca309
         562 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sltiu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000000 00000000
*        700 00000000 6f5ca309
         701 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sltu-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sltu-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sltu-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 00000001 00000001
*        723 00000000 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sra-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sra-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sra-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 00800000 ff800000
           2 02000000 02000000
*          3 00000001 ffffffff
           4 33333333 33333333
*         38 01ffffff ffffffff
*         39 00003fff ffffffff
*         40 0fffffff ffffffff
*         41 07ffffff ffffffff
*         42 00000007 ffffffff
*         43 0007ffff ffffffff
*         44 000001ff ffffffff
*         45 0007ffff ffffffff
*         46 00001fff ffffffff
*         47 7ffffeff fffffeff
*         48 000007ff ffffffff
*         49 0003ffff ffffffff
*         50 00ffffdf ffffffdf
*         51 0003fffe fffffffe
*         52 000ffff7 fffffff7
*         53 000001ff ffffffff
*         54 003fff7f ffffff7f
*         55 001fff7f ffffff7f
          56 fff7ffff fff7ffff
*         57 00001fef ffffffef
*         58 000fefff ffffefff
*         59 00000001 ffffffff
*         60 001f7fff ffff7fff
*         61 003dffff fffdffff
*         62 0effffff feffffff
*         63 01bfffff ffbfffff
*         64 05ffffff fdffffff
          65 000aaaaa 000aaaaa
*         66 00001555 fffff555
          67 00000000 00000000
*         70 7fffa57e ffffa57e
          71 000000b5 000000b5
*         75 00001ff7 fffffff7
          76 00666666 00666666
*         77 3ff7ffff fff7ffff
          78 33333332 33333332
*         82 55555555 d5555555
*         83 0000ffef ffffffef
          84 66666667 66666667
*         85 0007fffa fffffffa
          86 00000080 00000080
*         91 00000000 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srai-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srai-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srai-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
*          1 007fffff ffffffff
           2 00000002 00000002
*          5 00000001 ffffffff
           6 00000000 00000000
*         39 7fffffff ffffffff
*         40 0000ffff ffffffff
*         41 00003fff ffffffff
          42 ffffffef ffffffef
*         43 00ffffff ffffffff
*         44 0ffffffb fffffffb
*         45 0001ffff ffffffff
*         46 001fffff ffffffff
*         47 0007ffff ffffffff
*         48 00000003 ffffffff
*         49 0007ffff ffffffff
*         50 0001ffff ffffffff
*         51 00000007 ffffffff
*         52 1ffff7ff fffff7ff
          53 ffff7fff ffff7fff
*         54 0007fff7 fffffff7
*         55 00007ffd fffffffd
*         56 007ffbff fffffbff
*         57 7ff7ffff fff7ffff
*         58 00007fef ffffffef
*         59 00007fdf ffffffdf
*         60 0003fdff fffffdff
*         61 0fdfffff ffdfffff
*         62 00003eff fffffeff
*         63 0007bfff ffffbfff
*         64 1dffffff fdffffff
*         65 01bfffff ffbfffff
*         66 000017ff fffff7ff
          67 000002aa 000002aa
*         68 00015555 ffff5555
          69 00000000 00000000
*         72 7fffa57e ffffa57e
          73 0000b505 0000b505
*         76 000ffff4 fffffff4
          77 0000b504 0000b504
*         83 002aaaaa ffeaaaaa
          84 00000000 00000000
*         88 00000000 6f5ca309
          89 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srl-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srl-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srl-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 0001ff7f 0001ff7f
*         93 00000000 6f5ca309
          94 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srli-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srli-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/srli-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 3fffd2bf 3fffd2bf
*         91 00000000 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sub-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sub-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sub-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 5555554e 5555554e
*        593 00000000 6f5ca309
         594 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sw-align-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sw-align-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/sw-align-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 80000000 80000000
*         69 00000000 6f5ca309
          70 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/xor-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/xor-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/xor-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 66666666 66666666
*        589 00000000 6f5ca309
         590 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/xori-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/xori-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/I/src/xori-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 cccccb34 cccccb34
*        567 00000000 6f5ca309
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/fence-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/hints/src/fence-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/hints/src/fence-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/hints/src/fence-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 ffffffff ffffffff
*          2 00000000 6f5ca309
           3 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srl-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/hints/src/srl-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/hints/src/srl-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/hints/src/srl-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
*          0 00000000 6f5ca309
           1 feedbead feedbead
*         32 00000000 00000080
          33 00000000 00000000
*         46 00000000 deadbeef
*         47 00000000 deadbeef
*         48 00000000 deadbeef
*         49 00000000 deadbeef
*         50 00000000 deadbeef
*         51 00000000 deadbeef
*         52 00000000 deadbeef
*         53 00000000 deadbeef
*         54 00000000 deadbeef
*         55 00000000 deadbeef
*         56 00000000 deadbeef
*         57 00000000 deadbeef
*         58 00000000 deadbeef
*         59 00000000 deadbeef
*         60 00000000 deadbeef
*         61 00000000 deadbeef
*         62 00000000 deadbeef
*         63 00000000 deadbeef
*         64 00000000 deadbeef
          65 00000006 00000006
*         93 00000040 00000000
*         94 00000040 00000000
*         95 00000040 00000000
*         96 00000040 00000080
*         97 00000000 6f5ca309
          98 00000000 00000000
</br></div></td>
        </tr></tbody>
        
        <tbody class= "failed  results-table-row" >
        <tr>
          <td class="col-name">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S</td>
          <td class="col-result">Failed</td>
          <td class="col-path">/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/privilege/src/misalign1-jalr-01.S</td></tr>
        <tr>
          <td class="extra" colspan="4">
            <div class="log">commit_id:-
MACROS:
TEST_CASE_1=True
XLEN=32
File1 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/privilege/src/misalign1-jalr-01.S/dut/DUT-nrv.signature
File2 Path:/home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscof_work/rv32i_m/privilege/src/misalign1-jalr-01.S/ref/Reference-spike.signature
Match  Line#    File1    File2
</br></div></td>
        </tr></tbody>
        
      </table>
      </body></html>