/* **************************************************************************
   $Id:$

 Author      : <author>
 Project     : <project>
 Description : <description>

 COPYRIGHT (c) <copydate> by Verilab GmbH

 All rights are reserved. Reproduction in whole or in part is
 prohibited without the written consent of the copyright owner.

 ***************************************************************************
*/

// ***************************************************************************
// Package Definition
// ***************************************************************************

package <name>_pkg;
   import uvm_pkg::*;
  `include "uvm_macros.svh"

endpackage : <name>_pkg;

// ***************************************************************************
// End of Package
// ***************************************************************************

