
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000486                       # Number of seconds simulated (Second)
simTicks                                    486339507                       # Number of ticks simulated (Tick)
finalTick                                  2060664939                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     28.34                       # Real time elapsed on the host (Second)
hostTickRate                                 17161670                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4795172                       # Number of bytes of host memory used (Byte)
simInsts                                      3733540                       # Number of instructions simulated (Count)
simOps                                        6599330                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   131746                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     232872                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::processor.cores0.core.data       236798                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::total       236798                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::processor.cores0.core.data       236798                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::total       236798                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::processor.cores0.core.data        14693                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::total        14693                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::processor.cores0.core.data        14693                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::total        14693                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::processor.cores0.core.data    196115355                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::total    196115355                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::processor.cores0.core.data    196115355                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::total    196115355                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::processor.cores0.core.data       251491                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::total       251491                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::processor.cores0.core.data       251491                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::total       251491                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::processor.cores0.core.data     0.058424                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::total     0.058424                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::processor.cores0.core.data     0.058424                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::total     0.058424                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::processor.cores0.core.data 13347.536582                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::total 13347.536582                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::processor.cores0.core.data 13347.536582                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::total 13347.536582                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.writebacks::writebacks         2285                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.writebacks::total         2285                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::processor.cores0.core.data         6239                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::total         6239                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::processor.cores0.core.data         6239                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::total         6239                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::processor.cores0.core.data         8454                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::total         8454                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          828                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::processor.cores0.core.data         8454                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::total         9282                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::processor.cores0.core.data    109792098                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::total    109792098                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      5262873                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::processor.cores0.core.data    109792098                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::total    115054971                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::processor.cores0.core.data     0.033616                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::total     0.033616                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::processor.cores0.core.data     0.033616                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::total     0.036908                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::processor.cores0.core.data        12987                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::total        12987                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  6356.126812                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::processor.cores0.core.data        12987                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::total 12395.493536                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.replacements         2285                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          828                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::total          828                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      5262873                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::total      5262873                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  6356.126812                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::total  6356.126812                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::processor.cores0.core.data            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::total            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::processor.cores0.core.data          494                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::total          494                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::processor.cores0.core.data      5359302                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::total      5359302                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::processor.cores0.core.data          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::total          502                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::processor.cores0.core.data     0.984064                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::total     0.984064                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 10848.789474                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::total 10848.789474                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores0.core.data          494                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::total          494                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data     11055933                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     11055933                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.984064                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.984064                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 22380.431174                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 22380.431174                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::processor.cores0.core.data          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::total          502                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::processor.cores0.core.data          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::total          502                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::processor.cores0.core.data       160339                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::total       160339                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::processor.cores0.core.data         1243                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::total         1243                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::processor.cores0.core.data     10534788                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::total     10534788                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::processor.cores0.core.data       161582                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::total       161582                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::processor.cores0.core.data     0.007693                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::total     0.007693                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::processor.cores0.core.data  8475.292035                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::total  8475.292035                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::processor.cores0.core.data         1243                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::total         1243                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::processor.cores0.core.data     10120869                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::total     10120869                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::processor.cores0.core.data     0.007693                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::total     0.007693                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.data  8142.292035                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::total  8142.292035                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::processor.cores0.core.data        76459                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::total        76459                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::processor.cores0.core.data        13450                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::total        13450                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::processor.cores0.core.data    185580567                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::total    185580567                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::processor.cores0.core.data        89909                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::total        89909                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::processor.cores0.core.data     0.149596                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::total     0.149596                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::processor.cores0.core.data 13797.811673                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::total 13797.811673                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::processor.cores0.core.data         6239                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::total         6239                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::processor.cores0.core.data         7211                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::total         7211                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::processor.cores0.core.data     99671229                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::total     99671229                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::processor.cores0.core.data     0.080203                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::total     0.080203                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores0.core.data 13822.109139                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::total 13822.109139                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.demandMshrMisses         8454                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIssued         2850                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUnused          183                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUseful          631                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulButMiss           52                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.accuracy     0.221404                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.coverage     0.069455                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInCache         2021                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfLate         2022                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIdentified         2850                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfSpanPage         1830                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulSpanPage          136                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagsInUse   505.114226                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.totalRefs       103620                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.sampledRefs         4814                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.avgRefs    21.524720                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   296.260189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::processor.cores0.core.data   208.854037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.578633                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::processor.cores0.core.data     0.407918                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::total     0.986551                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1022          355                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1024          148                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::0           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::1          249                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::2           78                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::1           45                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::2           85                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1022     0.693359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1024     0.289062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagAccesses      2024766                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.dataAccesses      2024766                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::processor.cores0.core.inst       167314                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::total       167314                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::processor.cores0.core.inst       167314                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::total       167314                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::processor.cores0.core.inst           36                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::total           36                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::processor.cores0.core.inst           36                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::total           36                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::processor.cores0.core.inst      1284714                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::total      1284714                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::processor.cores0.core.inst      1284714                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::total      1284714                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::processor.cores0.core.inst       167350                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::total       167350                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::processor.cores0.core.inst       167350                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::total       167350                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::processor.cores0.core.inst     0.000215                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::total     0.000215                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::processor.cores0.core.inst     0.000215                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::total     0.000215                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::processor.cores0.core.inst 35686.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::total 35686.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::processor.cores0.core.inst 35686.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::total 35686.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.writebacks::writebacks           37                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.writebacks::total           37                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::processor.cores0.core.inst           36                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::total           36                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::processor.cores0.core.inst           36                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::total           36                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::processor.cores0.core.inst      1272393                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::total      1272393                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::processor.cores0.core.inst      1272393                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::total      1272393                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::processor.cores0.core.inst     0.000215                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::total     0.000215                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::processor.cores0.core.inst     0.000215                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::total     0.000215                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 35344.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::total 35344.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 35344.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::total 35344.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.replacements           37                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::processor.cores0.core.inst       167314                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::total       167314                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::processor.cores0.core.inst           36                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::total           36                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::processor.cores0.core.inst      1284714                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::total      1284714                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::processor.cores0.core.inst       167350                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::total       167350                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::processor.cores0.core.inst     0.000215                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::total     0.000215                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::processor.cores0.core.inst 35686.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::total 35686.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::processor.cores0.core.inst           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::processor.cores0.core.inst      1272393                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::total      1272393                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::processor.cores0.core.inst     0.000215                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::total     0.000215                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 35344.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::total 35344.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.demandMshrMisses           36                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.totalRefs         4248                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.sampledRefs           37                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.avgRefs   114.810811                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.occupancies::processor.cores0.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::processor.cores0.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::3          398                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagAccesses      1338837                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.dataAccesses      1338837                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadResp        15675                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadRespWithInvalidate           95                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackDirty         1414                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackClean         1155                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::CleanEvict          984                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::HardPFReq         1359                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeReq         6700                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeResp         6506                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExReq         3781                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExResp         3555                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadSharedReq        18883                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        37855                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port          110                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount::total        37965                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port      1380672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize::total      1385408                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoops        38160                       # Total snoops (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopTraffic       942656                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::samples        31954                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::mean     0.595356                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::stdev     0.491277                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::0        12937     40.49%     40.49% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::1        19010     59.49%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::2            7      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::total        31954                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.occupancy      5777320                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.occupancy      6456204                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.occupancy        36963                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.occupancy     14979982                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totRequests        12134                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleRequests         7314                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totSnoops        19014                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleSnoops        19007                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiSnoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          600                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.inst           15                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.data          417                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::total         1032                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          600                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.inst           15                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.data          417                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::total         1032                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          228                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.inst           21                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.data         3541                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::total         3790                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          228                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.inst           21                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.data         3541                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::total         3790                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2201454                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.inst      1192140                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.data     36000590                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::total     39394184                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2201454                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.inst      1192140                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.data     36000590                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::total     39394184                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher          828                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.inst           36                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.data         3958                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::total         4822                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher          828                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.inst           36                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.data         3958                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::total         4822                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.275362                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.data     0.894644                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::total     0.785981                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.275362                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.data     0.894644                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::total     0.785981                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  9655.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.inst 56768.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.data 10166.786219                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::total 10394.243799                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  9655.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.inst 56768.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.data 10166.786219                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::total 10394.243799                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.writebacks::writebacks          247                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.writebacks::total          247                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          174                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::total          174                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          174                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::total          174                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.inst           21                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.data         3541                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::total         3616                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          931                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.inst           21                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.data         3541                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::total         4547                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       842154                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.inst      1184814                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.data     34814777                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::total     36841745                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       842154                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9088672                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.inst      1184814                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.data     34814777                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::total     45930417                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.065217                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.inst     0.583333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.data     0.894644                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::total     0.749896                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.065217                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.inst     0.583333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.data     0.894644                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::total     0.942970                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15595.444444                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 56419.714286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.data  9831.905394                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::total 10188.535675                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15595.444444                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher  9762.268528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 56419.714286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.data  9831.905394                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::total 10101.257313                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.replacements         1231                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          931                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::total          931                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9088672                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::total      9088672                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher  9762.268528                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::total  9762.268528                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::processor.cores0.core.data           43                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::total           43                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::processor.cores0.core.data         2672                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::total         2672                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::processor.cores0.core.data     28078855                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::total     28078855                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::processor.cores0.core.data         2715                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::total         2715                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::processor.cores0.core.data     0.984162                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::total     0.984162                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::processor.cores0.core.data 10508.553518                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::total 10508.553518                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::processor.cores0.core.data         2672                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::total         2672                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     27182419                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::total     27182419                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.984162                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::total     0.984162                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 10173.061003                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::total 10173.061003                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher          600                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.inst           15                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.data          374                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::total          989                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher          228                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.inst           21                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.data          869                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::total         1118                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2201454                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      1192140                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.data      7921735                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::total     11315329                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher          828                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.inst           36                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.data         1243                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::total         2107                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.275362                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.699115                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::total     0.530612                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  9655.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 56768.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data  9115.920598                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::total 10121.045617                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          174                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::total          174                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           54                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst           21                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          869                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::total          944                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       842154                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      1184814                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      7632358                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::total      9659326                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.065217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.583333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.699115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::total     0.448030                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 15595.444444                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 56419.714286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data  8782.920598                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10232.336864                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::processor.cores0.core.data         4990                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::total         4990                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::processor.cores0.core.data     71246306                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::total     71246306                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::processor.cores0.core.data         4990                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::total         4990                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::processor.cores0.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::processor.cores0.core.data 14277.816834                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::total 14277.816834                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::processor.cores0.core.data         4990                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::total         4990                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data     69591296                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::total     69591296                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 13946.151503                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::total 13946.151503                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::writebacks         1154                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::total         1154                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::writebacks         1154                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::total         1154                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::writebacks         1167                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::total         1167                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::writebacks         1167                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::total         1167                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.demandMshrMisses         3616                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIssued         2583                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUnused            7                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUseful          594                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulButMiss           18                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.accuracy     0.229965                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.coverage     0.141093                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInCache         1531                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInMSHR          121                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfLate         1652                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIdentified         3300                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfBufferHit          461                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedDemand          178                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfSpanPage          332                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulSpanPage          167                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.tagsInUse  4028.917532                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.totalRefs         7238                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.sampledRefs         3761                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.avgRefs     1.924488                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::writebacks    93.687316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher    95.369349                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  1880.393377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.inst  1034.615060                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.data   924.852429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::writebacks     0.022873                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.023284                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.459080                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.inst     0.252592                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.data     0.225794                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::total     0.983622                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1022         2501                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1024         1578                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::0           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::1          350                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::2          701                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::3         1416                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::1           48                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::2          391                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::3         1131                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1022     0.610596                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1024     0.385254                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.tagAccesses       100965                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.dataAccesses       100965                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::processor.cores1.core.data       161843                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::total       161843                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::processor.cores1.core.data       161843                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::total       161843                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::processor.cores1.core.data         3026                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::total         3026                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::processor.cores1.core.data         3026                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::total         3026                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::processor.cores1.core.data     34430202                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::total     34430202                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::processor.cores1.core.data     34430202                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::total     34430202                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::processor.cores1.core.data       164869                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::total       164869                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::processor.cores1.core.data       164869                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::total       164869                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::processor.cores1.core.data     0.018354                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::total     0.018354                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::processor.cores1.core.data     0.018354                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::total     0.018354                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::processor.cores1.core.data 11378.123596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::total 11378.123596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::processor.cores1.core.data 11378.123596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::total 11378.123596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.writebacks::writebacks         1222                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.writebacks::total         1222                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::processor.cores1.core.data           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::total           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::processor.cores1.core.data           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::total           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::processor.cores1.core.data         2985                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::total         2985                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::processor.cores1.core.data         2985                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::total         3810                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::processor.cores1.core.data     32607693                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::total     32607693                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      5970852                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::processor.cores1.core.data     32607693                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::total     38578545                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::processor.cores1.core.data     0.018105                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::total     0.018105                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::processor.cores1.core.data     0.018105                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::total     0.023109                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::processor.cores1.core.data 10923.850251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::total 10923.850251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7237.396364                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::processor.cores1.core.data 10923.850251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::total 10125.602362                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.replacements         1222                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::total          825                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      5970852                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::total      5970852                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7237.396364                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::total  7237.396364                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::processor.cores1.core.data           16                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::processor.cores1.core.data          679                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::total          679                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::processor.cores1.core.data     10694295                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::total     10694295                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::processor.cores1.core.data          695                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::total          695                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::processor.cores1.core.data     0.976978                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::total     0.976978                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data 15750.066274                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::total 15750.066274                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores1.core.data          679                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::total          679                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data     21871440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     21871440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data     0.976978                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.976978                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data 32211.251841                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 32211.251841                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::processor.cores1.core.data          695                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::total          695                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::processor.cores1.core.data          695                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::total          695                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::processor.cores1.core.data       157022                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::total       157022                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::processor.cores1.core.data         2495                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::total         2495                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::processor.cores1.core.data     28276695                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::total     28276695                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::processor.cores1.core.data       159517                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::total       159517                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::processor.cores1.core.data     0.015641                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::total     0.015641                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::processor.cores1.core.data 11333.344689                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::total 11333.344689                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::processor.cores1.core.data           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::total           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::processor.cores1.core.data         2460                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::total         2460                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::processor.cores1.core.data     27107865                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::total     27107865                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::processor.cores1.core.data     0.015422                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::total     0.015422                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.data 11019.457317                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::total 11019.457317                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::processor.cores1.core.data         4821                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::total         4821                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::processor.cores1.core.data          531                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::total          531                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::processor.cores1.core.data      6153507                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::total      6153507                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::processor.cores1.core.data         5352                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::total         5352                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::processor.cores1.core.data     0.099215                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::total     0.099215                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::processor.cores1.core.data 11588.525424                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::total 11588.525424                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::processor.cores1.core.data            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::processor.cores1.core.data          525                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::total          525                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::processor.cores1.core.data      5499828                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::total      5499828                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::processor.cores1.core.data     0.098094                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::total     0.098094                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores1.core.data 10475.862857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::total 10475.862857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.demandMshrMisses         2985                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIssued         2419                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUnused          161                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUseful          618                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulButMiss           35                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.accuracy     0.255477                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.coverage     0.171524                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInCache         1594                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfLate         1594                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIdentified         2419                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfSpanPage          425                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulSpanPage          228                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagsInUse   503.854079                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.totalRefs       152672                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.sampledRefs         4146                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.avgRefs    36.823927                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   360.924901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::processor.cores1.core.data   142.929179                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.704931                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::processor.cores1.core.data     0.279159                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::total     0.984090                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1022          403                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1024          104                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::1          230                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::2          158                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::1           64                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::2           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1022     0.787109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1024     0.203125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagAccesses      1334221                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.dataAccesses      1334221                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::processor.cores1.core.inst       188628                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::total       188628                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::processor.cores1.core.inst       188628                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::total       188628                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::processor.cores1.core.inst       332001                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::total       332001                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::processor.cores1.core.inst       332001                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::total       332001                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::processor.cores1.core.inst       188640                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::total       188640                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::processor.cores1.core.inst       188640                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::total       188640                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::processor.cores1.core.inst     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::processor.cores1.core.inst     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::processor.cores1.core.inst 27666.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::total 27666.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::processor.cores1.core.inst 27666.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::total 27666.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::processor.cores1.core.inst       328005                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::total       328005                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::processor.cores1.core.inst       328005                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::total       328005                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::processor.cores1.core.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::processor.cores1.core.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::total 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::total 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::processor.cores1.core.inst       188628                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::total       188628                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::processor.cores1.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::processor.cores1.core.inst       332001                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::total       332001                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::processor.cores1.core.inst       188640                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::total       188640                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::processor.cores1.core.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::processor.cores1.core.inst 27666.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::total 27666.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::processor.cores1.core.inst       328005                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::total       328005                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 27333.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::total 27333.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagsInUse   176.765815                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.occupancies::processor.cores1.core.inst   176.765815                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::processor.cores1.core.inst     0.345246                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::total     0.345246                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.occupanciesTaskId::1024          177                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::3          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ratioOccsTaskId::1024     0.345703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagAccesses      1509132                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.dataAccesses      1509132                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadResp         4107                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadRespWithInvalidate          125                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackDirty          238                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackClean          987                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::CleanEvict           21                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::HardPFReq         1176                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeReq         2250                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeResp          520                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExReq         2524                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExResp         1823                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadSharedReq        13110                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port        12274                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount::total        12298                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port       464960                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize::total       465728                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoops        16657                       # Total snoops (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopTraffic       121408                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::samples        19084                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::mean     0.609044                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::stdev     0.487977                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::0         7461     39.10%     39.10% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::1        11623     60.90%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::total        19084                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.occupancy      2885278                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.occupancy      4258071                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.occupancy      1953539                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totRequests         5723                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleRequests         1647                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totSnoops        11623                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleSnoops        11623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          566                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::processor.cores1.core.data           41                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::total          607                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          566                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::processor.cores1.core.data           41                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::total          607                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          259                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.data         3274                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::total         3545                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          259                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.data         3274                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::total         3545                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3092904                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.inst       320013                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.data     37456172                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::total     40869089                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3092904                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.inst       320013                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.data     37456172                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::total     40869089                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.data         3315                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::total         4152                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.data         3315                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::total         4152                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.313939                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.data     0.987632                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::total     0.853805                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.313939                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.data     0.987632                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::total     0.853805                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 11941.714286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.inst 26667.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.data 11440.492364                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::total 11528.656982                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 11941.714286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.inst 26667.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.data 11440.492364                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::total 11528.656982                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.writebacks::writebacks            3                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.writebacks::total            3                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          175                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::total          175                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          175                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::total          175                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           84                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.data         3274                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::total         3370                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           84                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          811                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.data         3274                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::total         4181                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1556442                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.inst       316017                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.data     36362933                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::total     38235392                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1556442                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8459480                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.inst       316017                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.data     36362933                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::total     46694872                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.101818                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.data     0.987632                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::total     0.811657                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.101818                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.data     0.987632                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::total     1.006985                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 18529.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 26334.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.data 11106.576970                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::total 11345.813650                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 18529.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 10430.924784                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 26334.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.data 11106.576970                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::total 11168.350155                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.replacements           24                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          811                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::total          811                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8459480                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::total      8459480                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 10430.924784                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::total 10430.924784                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::processor.cores1.core.data           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::total           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::processor.cores1.core.data          841                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::total          841                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::processor.cores1.core.data     12089565                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::total     12089565                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::processor.cores1.core.data          855                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::total          855                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::processor.cores1.core.data     0.983626                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::total     0.983626                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::processor.cores1.core.data 14375.225922                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::total 14375.225922                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::processor.cores1.core.data          841                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::total          841                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data     11806515                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::total     11806515                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.983626                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::total     0.983626                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 14038.662307                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::total 14038.662307                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l1d_cache.prefetcher          566                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::processor.cores1.core.data           27                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::total          593                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher          259                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.data         2433                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::total         2704                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3092904                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       320013                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.data     25366607                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::total     28779524                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.data         2460                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::total         3297                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.313939                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.data     0.989024                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::total     0.820140                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 11941.714286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 26667.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 10426.061241                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::total 10643.315089                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          175                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::total          175                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           84                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.data         2433                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::total         2529                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1556442                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst       316017                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     24556418                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::total     26428877                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.101818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.989024                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::total     0.767061                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 18529.071429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 26334.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 10093.061241                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10450.327007                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::processor.cores1.core.data          349                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::total          349                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::processor.cores1.core.data      3024639                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::total      3024639                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::processor.cores1.core.data          349                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::total          349                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::processor.cores1.core.data  8666.587393                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::total  8666.587393                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::processor.cores1.core.data          349                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::total          349                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data      2911419                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::total      2911419                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  8342.174785                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::total  8342.174785                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::writebacks          987                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::total          987                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::writebacks          987                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::total          987                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::writebacks          235                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::total          235                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::writebacks          235                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::total          235                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.demandMshrMisses         3370                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIssued         2269                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUnused            5                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUseful          479                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulButMiss            4                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.accuracy     0.211106                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.coverage     0.124448                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInCache         1383                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInMSHR           75                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfLate         1458                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIdentified         3006                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfBufferHit          476                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedDemand          178                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfSpanPage          266                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulSpanPage           96                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.tagsInUse  2273.701919                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.totalRefs         3557                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.sampledRefs         2958                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.avgRefs     1.202502                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    83.162619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  1655.773100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.inst   174.776470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.data   359.989730                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.020303                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.404241                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.inst     0.042670                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.data     0.087888                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::total     0.555103                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1022         2244                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1024          714                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::0           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::1          293                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::2          598                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::3         1334                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::1           68                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::2          411                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::3          223                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1022     0.547852                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1024     0.174316                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.tagAccesses        49970                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.dataAccesses        49970                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::processor.cores2.core.data       160958                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::total       160958                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::processor.cores2.core.data       160958                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::total       160958                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::processor.cores2.core.data         3070                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::total         3070                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::processor.cores2.core.data         3070                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::total         3070                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::processor.cores2.core.data     33860106                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::total     33860106                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::processor.cores2.core.data     33860106                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::total     33860106                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::processor.cores2.core.data       164028                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::total       164028                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::processor.cores2.core.data       164028                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::total       164028                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::processor.cores2.core.data     0.018716                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::total     0.018716                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::processor.cores2.core.data     0.018716                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::total     0.018716                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::processor.cores2.core.data 11029.350489                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::total 11029.350489                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::processor.cores2.core.data 11029.350489                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::total 11029.350489                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.writebacks::writebacks         1162                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.writebacks::total         1162                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::processor.cores2.core.data           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::total           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::processor.cores2.core.data           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::processor.cores2.core.data         3031                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::total         3031                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::processor.cores2.core.data         3031                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::total         3724                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::processor.cores2.core.data     32347953                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::total     32347953                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      4910205                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::processor.cores2.core.data     32347953                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::total     37258158                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::processor.cores2.core.data     0.018479                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::total     0.018479                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::processor.cores2.core.data     0.018479                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::total     0.022703                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::processor.cores2.core.data 10672.369845                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::total 10672.369845                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  7085.432900                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::processor.cores2.core.data 10672.369845                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::total 10004.875940                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.replacements         1162                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::total          693                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      4910205                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::total      4910205                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  7085.432900                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::total  7085.432900                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::processor.cores2.core.data           14                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::total           14                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::processor.cores2.core.data          709                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::total          709                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::processor.cores2.core.data     11681640                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::total     11681640                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::processor.cores2.core.data          723                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::total          723                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::processor.cores2.core.data     0.980636                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::total     0.980636                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data 16476.220028                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16476.220028                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores2.core.data          709                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::total          709                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data     23866110                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23866110                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data     0.980636                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.980636                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data 33661.650212                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 33661.650212                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::processor.cores2.core.data          723                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::total          723                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::processor.cores2.core.data          723                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::total          723                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::processor.cores2.core.data       156154                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::total       156154                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::processor.cores2.core.data         2556                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::total         2556                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::processor.cores2.core.data     28391913                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::total     28391913                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::processor.cores2.core.data       158710                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::total       158710                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::processor.cores2.core.data     0.016105                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::total     0.016105                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::processor.cores2.core.data 11107.947183                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::total 11107.947183                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::processor.cores2.core.data           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::processor.cores2.core.data         2526                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::total         2526                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::processor.cores2.core.data     27251055                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::total     27251055                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::processor.cores2.core.data     0.015916                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::total     0.015916                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.data 10788.224466                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::total 10788.224466                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::processor.cores2.core.data         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::total         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::processor.cores2.core.data          514                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::total          514                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::processor.cores2.core.data      5468193                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::total      5468193                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::processor.cores2.core.data         5318                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::total         5318                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::processor.cores2.core.data     0.096653                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::total     0.096653                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::processor.cores2.core.data 10638.507782                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::total 10638.507782                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::processor.cores2.core.data            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::processor.cores2.core.data          505                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::total          505                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::processor.cores2.core.data      5096898                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::total      5096898                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::processor.cores2.core.data     0.094961                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::total     0.094961                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores2.core.data 10092.867327                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::total 10092.867327                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.demandMshrMisses         3031                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIssued         2023                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUnused          136                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUseful          533                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulButMiss           45                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.accuracy     0.263470                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.coverage     0.149551                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInCache         1330                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfLate         1330                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIdentified         2023                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfSpanPage          421                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulSpanPage          207                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagsInUse   503.502036                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.totalRefs       147274                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.sampledRefs         4107                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.avgRefs    35.859265                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher   323.603502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::processor.cores2.core.data   179.898534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.632038                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::processor.cores2.core.data     0.351364                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::total     0.983402                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1022          363                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1024          143                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::1          199                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::2          164                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::1           69                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::2           65                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1022     0.708984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1024     0.279297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagAccesses      1327895                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.dataAccesses      1327895                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::processor.cores2.core.inst       187908                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::total       187908                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::processor.cores2.core.inst       187908                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::total       187908                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::processor.cores2.core.inst       331002                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::total       331002                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::processor.cores2.core.inst       331002                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::total       331002                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::processor.cores2.core.inst       187920                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::total       187920                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::processor.cores2.core.inst       187920                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::total       187920                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::processor.cores2.core.inst     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::processor.cores2.core.inst     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::processor.cores2.core.inst 27583.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::total 27583.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::processor.cores2.core.inst 27583.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::total 27583.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::processor.cores2.core.inst       327006                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::total       327006                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::processor.cores2.core.inst       327006                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::total       327006                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::processor.cores2.core.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::processor.cores2.core.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::total 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::total 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::processor.cores2.core.inst       187908                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::total       187908                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::processor.cores2.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::processor.cores2.core.inst       331002                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::total       331002                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::processor.cores2.core.inst       187920                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::total       187920                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::processor.cores2.core.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::processor.cores2.core.inst 27583.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::total 27583.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::processor.cores2.core.inst       327006                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::total       327006                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::processor.cores2.core.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 27250.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::total 27250.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagsInUse   169.721375                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.occupancies::processor.cores2.core.inst   169.721375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::processor.cores2.core.inst     0.331487                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::total     0.331487                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagAccesses      1503372                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.dataAccesses      1503372                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadResp         3970                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadRespWithInvalidate          114                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackDirty          211                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackClean          951                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::HardPFReq          957                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeReq         2242                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeResp          482                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExReq         2586                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExResp         1887                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadSharedReq        13141                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port        12036                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount::total        12060                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port       455744                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize::total       456512                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoops        16503                       # Total snoops (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopTraffic       118784                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::samples        18940                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::mean     0.617476                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::stdev     0.486016                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::0         7245     38.25%     38.25% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::1        11695     61.75%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::total        18940                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.occupancy      2778641                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.occupancy      4208787                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.occupancy      1905565                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totRequests         5607                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleRequests         1567                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totSnoops        11695                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleSnoops        11695                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          494                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::processor.cores2.core.data           70                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::total          564                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          494                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::processor.cores2.core.data           70                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::total          564                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          199                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.data         3323                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::total         3534                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          199                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.data         3323                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::total         3534                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2386944                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.inst       319014                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.data     38043584                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::total     40749542                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2386944                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.inst       319014                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.data     38043584                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::total     40749542                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.data         3393                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::total         4098                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.data         3393                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::total         4098                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.287157                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.data     0.979369                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::total     0.862372                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.287157                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.data     0.979369                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::total     0.862372                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 11994.693467                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.inst 26584.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.data 11448.565754                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::total 11530.713639                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 11994.693467                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.inst 26584.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.data 11448.565754                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::total 11530.713639                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          116                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::total          116                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          116                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::total          116                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           83                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.data         3323                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::total         3418                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           83                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          640                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.data         3323                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::total         4058                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      1524474                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.inst       315018                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.data     36931364                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::total     38770856                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      1524474                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      6771456                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.inst       315018                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.data     36931364                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::total     45542312                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.119769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.data     0.979369                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::total     0.834065                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.119769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.data     0.979369                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::total     0.990239                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 18367.156627                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 26251.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.data 11113.862173                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::total 11343.141018                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 18367.156627                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 10580.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 26251.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.data 11113.862173                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::total 11222.846723                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          640                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::total          640                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      6771456                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::total      6771456                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 10580.400000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::total 10580.400000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::processor.cores2.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::processor.cores2.core.data          852                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::total          852                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::processor.cores2.core.data     12676977                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::total     12676977                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::processor.cores2.core.data          867                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::total          867                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::processor.cores2.core.data     0.982699                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::total     0.982699                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::processor.cores2.core.data 14879.080986                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::total 14879.080986                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::processor.cores2.core.data          852                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::total          852                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data     12387600                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::total     12387600                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::processor.cores2.core.data     0.982699                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::total     0.982699                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 14539.436620                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::total 14539.436620                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l1d_cache.prefetcher          494                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::processor.cores2.core.data           55                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::total          549                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher          199                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.data         2471                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::total         2682                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2386944                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       319014                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.data     25366607                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::total     28072565                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.data         2526                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::total         3231                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.287157                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.data     0.978226                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::total     0.830084                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 11994.693467                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 26584.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data 10265.725212                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::total 10467.026473                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          116                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::total          116                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           83                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.data         2471                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::total         2566                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      1524474                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       315018                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data     24543764                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::total     26383256                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.119769                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.978226                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::total     0.794181                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 18367.156627                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 26251.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data  9932.725212                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10281.861263                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::processor.cores2.core.data          347                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::total          347                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::processor.cores2.core.data      3001995                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::total      3001995                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::processor.cores2.core.data          347                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::total          347                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::processor.cores2.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::processor.cores2.core.data  8651.282421                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::total  8651.282421                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::processor.cores2.core.data          347                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::total          347                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::processor.cores2.core.data      2892105                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::total      2892105                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores2.core.data  8334.596542                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::total  8334.596542                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::writebacks          951                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::total          951                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::writebacks          951                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::total          951                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::writebacks          211                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::total          211                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::writebacks          211                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::total          211                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.demandMshrMisses         3418                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIssued         1864                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUnused            2                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUseful          416                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulButMiss            6                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.accuracy     0.223176                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.coverage     0.108503                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInCache         1169                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInMSHR           55                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfLate         1224                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIdentified         2486                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfBufferHit          375                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedDemand          136                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfSpanPage          274                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulSpanPage           85                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.tagsInUse  2229.514426                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.totalRefs         3548                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.sampledRefs         2973                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.avgRefs     1.193407                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher   104.632044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher  1569.101570                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.inst   168.150079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.data   387.630732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.025545                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.383081                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.inst     0.041052                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.data     0.094636                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::total     0.544315                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1022         2067                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1024          764                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::1          256                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::2          481                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::3         1330                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::1           70                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::2          463                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::3          222                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1022     0.504639                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1024     0.186523                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.tagAccesses        48927                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.dataAccesses        48927                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::processor.cores3.core.data       160642                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::total       160642                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::processor.cores3.core.data       160642                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::total       160642                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::processor.cores3.core.data         3103                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::total         3103                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::processor.cores3.core.data         3103                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::total         3103                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::processor.cores3.core.data     34810488                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::total     34810488                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::processor.cores3.core.data     34810488                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::total     34810488                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::processor.cores3.core.data       163745                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::total       163745                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::processor.cores3.core.data       163745                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::total       163745                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::processor.cores3.core.data     0.018950                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::total     0.018950                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::processor.cores3.core.data     0.018950                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::total     0.018950                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::processor.cores3.core.data 11218.333226                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::total 11218.333226                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::processor.cores3.core.data 11218.333226                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::total 11218.333226                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.writebacks::writebacks         1120                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.writebacks::total         1120                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::processor.cores3.core.data           29                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::processor.cores3.core.data           29                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::processor.cores3.core.data         3074                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::total         3074                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::processor.cores3.core.data         3074                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::total         3687                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::processor.cores3.core.data     33154479                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::total     33154479                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5046928                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::processor.cores3.core.data     33154479                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::total     38201407                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::processor.cores3.core.data     0.018773                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::total     0.018773                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::processor.cores3.core.data     0.018773                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::total     0.022517                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::processor.cores3.core.data 10785.451854                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::total 10785.451854                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  8233.161501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::processor.cores3.core.data 10785.451854                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::total 10361.108489                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.replacements         1120                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::total          613                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5046928                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::total      5046928                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  8233.161501                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::total  8233.161501                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::processor.cores3.core.data           10                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::processor.cores3.core.data          673                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::total          673                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::processor.cores3.core.data     10925730                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::total     10925730                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::processor.cores3.core.data          683                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::total          683                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::processor.cores3.core.data     0.985359                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::total     0.985359                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data 16234.368499                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16234.368499                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores3.core.data          673                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::total          673                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data     22320324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     22320324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data     0.985359                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.985359                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data 33165.414562                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 33165.414562                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::processor.cores3.core.data          683                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::total          683                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::processor.cores3.core.data          683                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::total          683                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::processor.cores3.core.data       155838                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::total       155838                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::processor.cores3.core.data         2623                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::total         2623                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::processor.cores3.core.data     29163141                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::total     29163141                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::processor.cores3.core.data       158461                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::total       158461                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::processor.cores3.core.data     0.016553                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::total     0.016553                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::processor.cores3.core.data 11118.239039                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::total 11118.239039                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::processor.cores3.core.data           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::processor.cores3.core.data         2598                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::total         2598                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::processor.cores3.core.data     28048257                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::total     28048257                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::processor.cores3.core.data     0.016395                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::total     0.016395                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.data 10796.095843                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::total 10796.095843                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::processor.cores3.core.data         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::total         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::processor.cores3.core.data          480                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::total          480                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::processor.cores3.core.data      5647347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::total      5647347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::processor.cores3.core.data         5284                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::total         5284                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::processor.cores3.core.data     0.090840                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::total     0.090840                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::processor.cores3.core.data 11765.306250                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::total 11765.306250                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::processor.cores3.core.data            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::processor.cores3.core.data          476                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::total          476                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::processor.cores3.core.data      5106222                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::total      5106222                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::processor.cores3.core.data     0.090083                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::total     0.090083                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores3.core.data 10727.357143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::total 10727.357143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.demandMshrMisses         3074                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIssued         1783                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUnused          108                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUseful          470                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulButMiss           25                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.accuracy     0.263601                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.coverage     0.132619                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInCache         1170                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfLate         1170                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIdentified         1783                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfSpanPage          585                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulSpanPage          241                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagsInUse   502.764001                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.totalRefs       144858                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.sampledRefs         4045                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.avgRefs    35.811619                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   302.038284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::processor.cores3.core.data   200.725717                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.589919                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::processor.cores3.core.data     0.392042                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::total     0.981961                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1022          310                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1024          194                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::1          159                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::2          151                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::1           72                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::2          113                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1022     0.605469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1024     0.378906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagAccesses      1324933                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.dataAccesses      1324933                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::processor.cores3.core.inst       187467                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::total       187467                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::processor.cores3.core.inst       187467                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::total       187467                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::processor.cores3.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::processor.cores3.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::processor.cores3.core.inst       315018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::total       315018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::processor.cores3.core.inst       315018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::total       315018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::processor.cores3.core.inst       187479                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::total       187479                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::processor.cores3.core.inst       187479                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::total       187479                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::processor.cores3.core.inst     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::processor.cores3.core.inst     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::processor.cores3.core.inst 26251.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::total 26251.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::processor.cores3.core.inst 26251.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::total 26251.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::processor.cores3.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::processor.cores3.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::processor.cores3.core.inst       311022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::total       311022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::processor.cores3.core.inst       311022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::total       311022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::processor.cores3.core.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::processor.cores3.core.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::processor.cores3.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::total 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::processor.cores3.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::total 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::processor.cores3.core.inst       187467                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::total       187467                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::processor.cores3.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::processor.cores3.core.inst       315018                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::total       315018                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::processor.cores3.core.inst       187479                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::total       187479                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::processor.cores3.core.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::processor.cores3.core.inst 26251.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::total 26251.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::processor.cores3.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::processor.cores3.core.inst       311022                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::total       311022                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::processor.cores3.core.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.inst 25918.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::total 25918.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagsInUse   169.656673                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.occupancies::processor.cores3.core.inst   169.656673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::processor.cores3.core.inst     0.331361                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::total     0.331361                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagAccesses      1499844                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.dataAccesses      1499844                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadResp         3950                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadRespWithInvalidate          114                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackDirty          197                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackClean          923                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::HardPFReq          766                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeReq         2228                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeResp          451                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExReq         2508                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExResp         1809                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadSharedReq        13193                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port        11792                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount::total        11816                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port       446784                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize::total       447552                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoops        16289                       # Total snoops (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopTraffic       116224                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::samples        18709                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::mean     0.617403                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::stdev     0.486034                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::0         7158     38.26%     38.26% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::1        11551     61.74%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::total        18709                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.occupancy      2696862                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.occupancy      4145850                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.occupancy      1860501                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totRequests         5492                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleRequests         1531                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totSnoops        11551                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleSnoops        11551                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          433                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::processor.cores3.core.data           84                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::total          517                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          433                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::processor.cores3.core.data           84                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::total          517                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          180                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.data         3331                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::total         3523                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          180                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.data         3331                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::total         3523                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2831166                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.inst       303030                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.data     38224402                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::total     41358598                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2831166                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.inst       303030                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.data     38224402                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::total     41358598                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.data         3415                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::total         4040                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.data         3415                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::total         4040                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.293638                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.data     0.975403                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::total     0.872030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.293638                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.data     0.975403                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::total     0.872030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 15728.700000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.inst 25252.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.data 11475.353347                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::total 11739.596367                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 15728.700000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.inst 25252.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.data 11475.353347                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::total 11739.596367                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          104                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::total          104                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          104                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::total          104                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           76                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.data         3331                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::total         3419                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           76                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          532                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.data         3331                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::total         3951                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      1376622                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.inst       299034                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.data     37109518                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::total     38785174                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      1376622                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      6538305                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.inst       299034                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.data     37109518                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::total     45323479                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.123980                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.data     0.975403                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::total     0.846287                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.123980                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.data     0.975403                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::total     0.977970                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 18113.447368                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.inst 24919.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.data 11140.653858                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::total 11344.011114                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 18113.447368                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 12290.046992                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.inst 24919.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.data 11140.653858                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::total 11471.394331                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          532                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::total          532                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      6538305                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::total      6538305                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 12290.046992                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::total 12290.046992                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::processor.cores3.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::processor.cores3.core.data          802                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::total          802                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::processor.cores3.core.data     12163491                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::total     12163491                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::processor.cores3.core.data          817                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::total          817                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::processor.cores3.core.data     0.981640                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::total     0.981640                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::processor.cores3.core.data 15166.447631                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::total 15166.447631                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::processor.cores3.core.data          802                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::total          802                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data     11890764                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::total     11890764                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::processor.cores3.core.data     0.981640                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::total     0.981640                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 14826.389027                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::total 14826.389027                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l1d_cache.prefetcher          433                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::processor.cores3.core.data           69                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::total          502                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher          180                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.data         2529                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::total         2721                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2831166                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       303030                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.data     26060911                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::total     29195107                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.data         2598                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::total         3223                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.293638                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.data     0.973441                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::total     0.844244                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 15728.700000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 25252.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data 10304.828391                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::total 10729.550533                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          104                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::total          104                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           76                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.data         2529                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::total         2617                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      1376622                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       299034                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data     25218754                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::total     26894410                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.123980                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.973441                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::total     0.811976                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 18113.447368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst 24919.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data  9971.828391                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10276.809324                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::processor.cores3.core.data          332                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::total          332                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::processor.cores3.core.data      2818179                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::total      2818179                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::processor.cores3.core.data          332                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::total          332                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::processor.cores3.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::processor.cores3.core.data  8488.490964                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::total  8488.490964                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::processor.cores3.core.data          332                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::total          332                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::processor.cores3.core.data      2713284                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::total      2713284                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores3.core.data  8172.542169                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::total  8172.542169                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::writebacks          923                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::total          923                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::writebacks          923                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::total          923                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::writebacks          197                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::total          197                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::writebacks          197                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::total          197                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.demandMshrMisses         3419                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIssued         1587                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUnused            2                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUseful          344                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.accuracy     0.216761                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.coverage     0.091416                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInCache         1011                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInMSHR           44                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfLate         1055                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIdentified         2080                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfBufferHit          307                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedDemand          114                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfSpanPage          156                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulSpanPage           67                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.tagsInUse  2202.742549                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.totalRefs         3557                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.sampledRefs         2964                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.avgRefs     1.200067                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   108.011742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher  1529.975604                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.inst   167.635541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.data   397.119661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.026370                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.373529                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.inst     0.040927                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.data     0.096953                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::total     0.537779                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1022         1937                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1024          797                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::1          203                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::2          410                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::3         1324                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::1           73                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::2          492                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::3          223                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1022     0.472900                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1024     0.194580                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.tagAccesses        47903                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.dataAccesses        47903                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters4.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters4.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandHits::processor.cores4.core.data       159648                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandHits::total       159648                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallHits::processor.cores4.core.data       159648                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallHits::total       159648                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMisses::processor.cores4.core.data         3146                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMisses::total         3146                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMisses::processor.cores4.core.data         3146                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMisses::total         3146                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMissLatency::processor.cores4.core.data     34530435                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandMissLatency::total     34530435                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMissLatency::processor.cores4.core.data     34530435                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMissLatency::total     34530435                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandAccesses::processor.cores4.core.data       162794                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandAccesses::total       162794                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallAccesses::processor.cores4.core.data       162794                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallAccesses::total       162794                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMissRate::processor.cores4.core.data     0.019325                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandMissRate::total     0.019325                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMissRate::processor.cores4.core.data     0.019325                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMissRate::total     0.019325                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMissLatency::processor.cores4.core.data 10975.980610                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMissLatency::total 10975.980610                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMissLatency::processor.cores4.core.data 10975.980610                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMissLatency::total 10975.980610                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1d_cache.writebacks::writebacks         1071                       # number of writebacks (Count)
board.cache_hierarchy.clusters4.l1d_cache.writebacks::total         1071                       # number of writebacks (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrHits::processor.cores4.core.data           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrHits::total           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrHits::processor.cores4.core.data           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMisses::processor.cores4.core.data         3107                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMisses::total         3107                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMisses::processor.cores4.core.data         3107                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMisses::total         3612                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissLatency::processor.cores4.core.data     33010956                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissLatency::total     33010956                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      3601592                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissLatency::processor.cores4.core.data     33010956                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissLatency::total     36612548                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissRate::processor.cores4.core.data     0.019085                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissRate::total     0.019085                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissRate::processor.cores4.core.data     0.019085                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissRate::total     0.022188                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMshrMissLatency::processor.cores4.core.data 10624.704216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMshrMissLatency::total 10624.704216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher  7131.865347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMshrMissLatency::processor.cores4.core.data 10624.704216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMshrMissLatency::total 10136.364341                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.replacements         1071                       # number of replacements (Count)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMisses::total          505                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      3601592                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissLatency::total      3601592                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher  7131.865347                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.avgMshrMissLatency::total  7131.865347                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.hits::processor.cores4.core.data           20                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.misses::processor.cores4.core.data          730                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.misses::total          730                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missLatency::processor.cores4.core.data     11890098                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missLatency::total     11890098                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.accesses::processor.cores4.core.data          750                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.accesses::total          750                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missRate::processor.cores4.core.data     0.973333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missRate::total     0.973333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores4.core.data 16287.805479                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16287.805479                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores4.core.data          730                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMisses::total          730                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores4.core.data     24301341                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     24301341                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores4.core.data     0.973333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.973333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores4.core.data 33289.508219                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 33289.508219                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.hits::processor.cores4.core.data          750                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.hits::total          750                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.accesses::processor.cores4.core.data          750                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.accesses::total          750                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.hits::processor.cores4.core.data       154841                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.hits::total       154841                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.misses::processor.cores4.core.data         2662                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.misses::total         2662                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missLatency::processor.cores4.core.data     29321649                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missLatency::total     29321649                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.accesses::processor.cores4.core.data       157503                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.accesses::total       157503                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missRate::processor.cores4.core.data     0.016901                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missRate::total     0.016901                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMissLatency::processor.cores4.core.data 11014.894440                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMissLatency::total 11014.894440                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrHits::processor.cores4.core.data           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMisses::processor.cores4.core.data         2632                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMisses::total         2632                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissLatency::processor.cores4.core.data     28145493                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissLatency::total     28145493                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissRate::processor.cores4.core.data     0.016711                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissRate::total     0.016711                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores4.core.data 10693.576368                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMshrMissLatency::total 10693.576368                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.hits::processor.cores4.core.data         4807                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.hits::total         4807                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.misses::processor.cores4.core.data          484                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.misses::total          484                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missLatency::processor.cores4.core.data      5208786                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missLatency::total      5208786                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.accesses::processor.cores4.core.data         5291                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.accesses::total         5291                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missRate::processor.cores4.core.data     0.091476                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missRate::total     0.091476                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMissLatency::processor.cores4.core.data 10761.954545                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMissLatency::total 10761.954545                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrHits::processor.cores4.core.data            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMisses::processor.cores4.core.data          475                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMisses::total          475                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissLatency::processor.cores4.core.data      4865463                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissLatency::total      4865463                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissRate::processor.cores4.core.data     0.089775                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissRate::total     0.089775                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores4.core.data 10243.080000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMshrMissLatency::total 10243.080000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.demandMshrMisses         3107                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfIssued         1491                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUnused           89                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUseful          415                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUsefulButMiss           42                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.accuracy     0.278337                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.coverage     0.117831                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfHitInCache          986                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfLate          986                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfIdentified         1491                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfSpanPage          545                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUsefulSpanPage          222                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1d_cache.tags.tagsInUse   502.920772                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.tags.totalRefs       141619                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.sampledRefs         4042                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.avgRefs    35.036863                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.l1d_cache.tags.occupancies::cache_hierarchy.clusters4.l1d_cache.prefetcher   283.460285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.occupancies::processor.cores4.core.data   219.460487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.avgOccs::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.553633                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.avgOccs::processor.cores4.core.data     0.428634                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.avgOccs::total     0.982267                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.occupanciesTaskId::1022          243                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.occupanciesTaskId::1024          260                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1022::1          116                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1022::2          127                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1024::1           92                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1024::2          159                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ratioOccsTaskId::1022     0.474609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.tags.ratioOccsTaskId::1024     0.507812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.tags.tagAccesses      1318387                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.dataAccesses      1318387                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandHits::processor.cores4.core.inst       186672                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandHits::total       186672                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallHits::processor.cores4.core.inst       186672                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallHits::total       186672                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMisses::processor.cores4.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMisses::processor.cores4.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMissLatency::processor.cores4.core.inst       316017                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandMissLatency::total       316017                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMissLatency::processor.cores4.core.inst       316017                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMissLatency::total       316017                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandAccesses::processor.cores4.core.inst       186684                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandAccesses::total       186684                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallAccesses::processor.cores4.core.inst       186684                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallAccesses::total       186684                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMissRate::processor.cores4.core.inst     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMissRate::processor.cores4.core.inst     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMissLatency::processor.cores4.core.inst 26334.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMissLatency::total 26334.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMissLatency::processor.cores4.core.inst 26334.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMissLatency::total 26334.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMisses::processor.cores4.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMisses::processor.cores4.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissLatency::processor.cores4.core.inst       312021                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissLatency::total       312021                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissLatency::processor.cores4.core.inst       312021                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissLatency::total       312021                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissRate::processor.cores4.core.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissRate::processor.cores4.core.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMshrMissLatency::processor.cores4.core.inst 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMshrMissLatency::total 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMshrMissLatency::processor.cores4.core.inst 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMshrMissLatency::total 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.hits::processor.cores4.core.inst       186672                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.hits::total       186672                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.misses::processor.cores4.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missLatency::processor.cores4.core.inst       316017                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missLatency::total       316017                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.accesses::processor.cores4.core.inst       186684                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.accesses::total       186684                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missRate::processor.cores4.core.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMissLatency::processor.cores4.core.inst 26334.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMissLatency::total 26334.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMisses::processor.cores4.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissLatency::processor.cores4.core.inst       312021                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissLatency::total       312021                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissRate::processor.cores4.core.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores4.core.inst 26001.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMshrMissLatency::total 26001.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1i_cache.tags.tagsInUse   169.759032                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.l1i_cache.tags.occupancies::processor.cores4.core.inst   169.759032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l1i_cache.tags.avgOccs::processor.cores4.core.inst     0.331561                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1i_cache.tags.avgOccs::total     0.331561                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.tags.tagAccesses      1493484                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.dataAccesses      1493484                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadResp         4013                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadRespWithInvalidate          125                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::WritebackDirty          168                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::WritebackClean          903                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::HardPFReq          623                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::UpgradeReq         2227                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::UpgradeResp          454                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadExReq         2667                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadExResp         1928                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadSharedReq        13190                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.pktCount_board.cache_hierarchy.clusters4.l1d_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port        11921                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters4.l2_bus.pktCount_board.cache_hierarchy.clusters4.l1i_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters4.l2_bus.pktCount::total        11945                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters4.l2_bus.pktSize_board.cache_hierarchy.clusters4.l1d_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port       456000                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters4.l2_bus.pktSize_board.cache_hierarchy.clusters4.l1i_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters4.l2_bus.pktSize::total       456768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters4.l2_bus.snoops        16533                       # Total snoops (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopTraffic       129216                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::samples        18721                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::mean     0.615405                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::stdev     0.486512                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::0         7200     38.46%     38.46% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::1        11521     61.54%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::total        18721                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_bus.reqLayer0.occupancy      2621125                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.respLayer0.occupancy      4133196                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.snoopLayer0.occupancy      2066697                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.totRequests         5425                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitSingleRequests         1461                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.totSnoops        11521                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitSingleSnoops        11521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_cache.demandHits::cache_hierarchy.clusters4.l1d_cache.prefetcher          372                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandHits::processor.cores4.core.data           88                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandHits::total          460                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallHits::cache_hierarchy.clusters4.l1d_cache.prefetcher          372                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallHits::processor.cores4.core.data           88                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallHits::total          460                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          133                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::processor.cores4.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::processor.cores4.core.data         3431                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::total         3576                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          133                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::processor.cores4.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::processor.cores4.core.data         3431                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::total         3576                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      1699962                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::processor.cores4.core.inst       304029                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::processor.cores4.core.data     39019606                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::total     41023597                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      1699962                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::processor.cores4.core.inst       304029                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::processor.cores4.core.data     39019606                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::total     41023597                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::processor.cores4.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::processor.cores4.core.data         3519                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::total         4036                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::processor.cores4.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::processor.cores4.core.data         3519                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::total         4036                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.263366                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::processor.cores4.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::processor.cores4.core.data     0.974993                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::total     0.886026                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.263366                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::processor.cores4.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::processor.cores4.core.data     0.974993                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::total     0.886026                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 12781.669173                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::processor.cores4.core.inst 25335.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::processor.cores4.core.data 11372.662781                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::total 11471.923098                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 12781.669173                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::processor.cores4.core.inst 25335.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::processor.cores4.core.data 11372.662781                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::total 11471.923098                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l2_cache.demandMshrHits::cache_hierarchy.clusters4.l1d_cache.prefetcher           78                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrHits::total           78                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrHits::cache_hierarchy.clusters4.l1d_cache.prefetcher           78                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrHits::total           78                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::processor.cores4.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::processor.cores4.core.data         3431                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::total         3498                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher           55                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher          418                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::processor.cores4.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::processor.cores4.core.data         3431                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::total         3916                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       923409                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::processor.cores4.core.inst       300033                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::processor.cores4.core.data     37873420                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::total     39096862                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       923409                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      5450151                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::processor.cores4.core.inst       300033                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::processor.cores4.core.data     37873420                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::total     44547013                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.108911                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::processor.cores4.core.data     0.974993                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::total     0.866700                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.108911                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::processor.cores4.core.data     0.974993                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::total     0.970268                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 16789.254545                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::processor.cores4.core.inst 25002.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::processor.cores4.core.data 11038.595162                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::total 11176.918811                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 16789.254545                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 13038.638756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::processor.cores4.core.inst 25002.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::processor.cores4.core.data 11038.595162                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::total 11375.641726                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher          418                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMisses::total          418                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      5450151                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissLatency::total      5450151                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 13038.638756                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.avgMshrMissLatency::total 13038.638756                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.hits::processor.cores4.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.misses::processor.cores4.core.data          872                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.misses::total          872                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missLatency::processor.cores4.core.data     12895425                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missLatency::total     12895425                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.accesses::processor.cores4.core.data          887                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.accesses::total          887                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missRate::processor.cores4.core.data     0.983089                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missRate::total     0.983089                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMissLatency::processor.cores4.core.data 14788.331422                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMissLatency::total 14788.331422                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMisses::processor.cores4.core.data          872                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMisses::total          872                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissLatency::processor.cores4.core.data     12601386                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissLatency::total     12601386                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissRate::processor.cores4.core.data     0.983089                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissRate::total     0.983089                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 14451.130734                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMshrMissLatency::total 14451.130734                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters4.l1d_cache.prefetcher          372                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.hits::processor.cores4.core.data           73                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.hits::total          445                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters4.l1d_cache.prefetcher          133                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::processor.cores4.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::processor.cores4.core.data         2559                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::total         2704                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      1699962                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::processor.cores4.core.inst       304029                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::processor.cores4.core.data     26124181                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::total     28128172                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::processor.cores4.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::processor.cores4.core.data         2632                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::total         3149                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.263366                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::processor.cores4.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::processor.cores4.core.data     0.972264                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::total     0.858685                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 12781.669173                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst 25335.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data 10208.745995                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::total 10402.430473                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters4.l1d_cache.prefetcher           78                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrHits::total           78                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher           55                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::processor.cores4.core.data         2559                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::total         2626                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       923409                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst       300033                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data     25272034                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::total     26495476                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.108911                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data     0.972264                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::total     0.833916                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 16789.254545                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst 25002.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data  9875.745995                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10089.670982                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.misses::processor.cores4.core.data          318                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.misses::total          318                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missLatency::processor.cores4.core.data      2759571                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missLatency::total      2759571                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.accesses::processor.cores4.core.data          318                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.accesses::total          318                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missRate::processor.cores4.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMissLatency::processor.cores4.core.data  8677.896226                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMissLatency::total  8677.896226                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMisses::processor.cores4.core.data          318                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMisses::total          318                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissLatency::processor.cores4.core.data      2657340                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissLatency::total      2657340                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores4.core.data  8356.415094                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMshrMissLatency::total  8356.415094                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.hits::writebacks          903                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.hits::total          903                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.accesses::writebacks          903                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.accesses::total          903                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.hits::writebacks          168                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.hits::total          168                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.accesses::writebacks          168                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.accesses::total          168                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.demandMshrMisses         3498                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfIssued         1291                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfUseful          292                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.accuracy     0.226181                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.coverage     0.077045                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfHitInCache          824                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfHitInMSHR           49                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfLate          873                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfIdentified         1666                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfBufferHit          233                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfRemovedDemand           86                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfSpanPage          110                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfUsefulSpanPage           57                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_cache.tags.tagsInUse  2167.897763                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.tags.totalRefs         3635                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.sampledRefs         3026                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.avgRefs     1.201256                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::cache_hierarchy.clusters4.l1d_cache.prefetcher    75.063705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::cache_hierarchy.clusters4.l2_cache.prefetcher  1522.067545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::processor.cores4.core.inst   167.014521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::processor.cores4.core.data   403.751991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.018326                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::cache_hierarchy.clusters4.l2_cache.prefetcher     0.371599                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::processor.cores4.core.inst     0.040775                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::processor.cores4.core.data     0.098572                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::total     0.529272                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupanciesTaskId::1022         1799                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.occupanciesTaskId::1024          838                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1022::1          151                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1022::2          335                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1022::3         1313                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1024::1           79                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1024::2          528                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1024::3          222                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ratioOccsTaskId::1022     0.439209                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l2_cache.tags.ratioOccsTaskId::1024     0.204590                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l2_cache.tags.tagAccesses        47326                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.dataAccesses        47326                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters5.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters5.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandHits::processor.cores5.core.data       159278                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandHits::total       159278                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallHits::processor.cores5.core.data       159278                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallHits::total       159278                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMisses::processor.cores5.core.data         3149                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMisses::total         3149                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMisses::processor.cores5.core.data         3149                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMisses::total         3149                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMissLatency::processor.cores5.core.data     34998633                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandMissLatency::total     34998633                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMissLatency::processor.cores5.core.data     34998633                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMissLatency::total     34998633                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandAccesses::processor.cores5.core.data       162427                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandAccesses::total       162427                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallAccesses::processor.cores5.core.data       162427                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallAccesses::total       162427                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMissRate::processor.cores5.core.data     0.019387                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandMissRate::total     0.019387                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMissRate::processor.cores5.core.data     0.019387                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMissRate::total     0.019387                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMissLatency::processor.cores5.core.data 11114.205462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMissLatency::total 11114.205462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMissLatency::processor.cores5.core.data 11114.205462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMissLatency::total 11114.205462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1d_cache.writebacks::writebacks         1005                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l1d_cache.writebacks::total         1005                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrHits::processor.cores5.core.data           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrHits::total           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrHits::processor.cores5.core.data           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrHits::total           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMisses::processor.cores5.core.data         3108                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMisses::total         3108                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMisses::processor.cores5.core.data         3108                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMisses::total         3519                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissLatency::processor.cores5.core.data     33239727                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissLatency::total     33239727                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      3341408                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissLatency::processor.cores5.core.data     33239727                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissLatency::total     36581135                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissRate::processor.cores5.core.data     0.019135                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissRate::total     0.019135                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissRate::processor.cores5.core.data     0.019135                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissRate::total     0.021665                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMshrMissLatency::processor.cores5.core.data 10694.892857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMshrMissLatency::total 10694.892857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher  8129.946472                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMshrMissLatency::processor.cores5.core.data 10694.892857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMshrMissLatency::total 10395.321114                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.replacements         1005                       # number of replacements (Count)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMisses::total          411                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      3341408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissLatency::total      3341408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher  8129.946472                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.avgMshrMissLatency::total  8129.946472                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.hits::processor.cores5.core.data           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.hits::total           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.misses::processor.cores5.core.data          719                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.misses::total          719                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missLatency::processor.cores5.core.data     11546442                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missLatency::total     11546442                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.accesses::processor.cores5.core.data          740                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.accesses::total          740                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missRate::processor.cores5.core.data     0.971622                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missRate::total     0.971622                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores5.core.data 16059.029207                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16059.029207                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores5.core.data          719                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMisses::total          719                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores5.core.data     23605038                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23605038                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores5.core.data     0.971622                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.971622                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores5.core.data 32830.372740                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 32830.372740                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.hits::processor.cores5.core.data          740                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.hits::total          740                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.accesses::processor.cores5.core.data          740                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.accesses::total          740                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.hits::processor.cores5.core.data       154445                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.hits::total       154445                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.misses::processor.cores5.core.data         2684                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.misses::total         2684                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missLatency::processor.cores5.core.data     29501136                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missLatency::total     29501136                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.accesses::processor.cores5.core.data       157129                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.accesses::total       157129                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missRate::processor.cores5.core.data     0.017082                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missRate::total     0.017082                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMissLatency::processor.cores5.core.data 10991.481371                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMissLatency::total 10991.481371                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrHits::processor.cores5.core.data           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrHits::total           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMisses::processor.cores5.core.data         2649                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMisses::total         2649                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissLatency::processor.cores5.core.data     28269369                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissLatency::total     28269369                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissRate::processor.cores5.core.data     0.016859                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissRate::total     0.016859                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores5.core.data 10671.713477                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMshrMissLatency::total 10671.713477                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.hits::processor.cores5.core.data         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.hits::total         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.misses::processor.cores5.core.data          465                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.misses::total          465                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missLatency::processor.cores5.core.data      5497497                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missLatency::total      5497497                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.accesses::processor.cores5.core.data         5298                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.accesses::total         5298                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missRate::processor.cores5.core.data     0.087769                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missRate::total     0.087769                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMissLatency::processor.cores5.core.data 11822.574194                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMissLatency::total 11822.574194                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrHits::processor.cores5.core.data            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMisses::processor.cores5.core.data          459                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMisses::total          459                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissLatency::processor.cores5.core.data      4970358                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissLatency::total      4970358                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissRate::processor.cores5.core.data     0.086636                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissRate::total     0.086636                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores5.core.data 10828.666667                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMshrMissLatency::total 10828.666667                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.demandMshrMisses         3108                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfIssued         1211                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUnused           63                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUseful          346                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUsefulButMiss           20                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.accuracy     0.285714                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.coverage     0.100174                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfHitInCache          800                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfLate          800                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfIdentified         1211                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfSpanPage          449                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUsefulSpanPage          225                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1d_cache.tags.tagsInUse   502.934697                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.tags.totalRefs       139854                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.sampledRefs         3949                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.avgRefs    35.415042                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.l1d_cache.tags.occupancies::cache_hierarchy.clusters5.l1d_cache.prefetcher   276.796963                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.occupancies::processor.cores5.core.data   226.137734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.avgOccs::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.540619                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.avgOccs::processor.cores5.core.data     0.441675                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.avgOccs::total     0.982294                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.occupanciesTaskId::1022          191                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.occupanciesTaskId::1024          314                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1022::1           76                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1022::2          115                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1024::1          127                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1024::2          176                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ratioOccsTaskId::1022     0.373047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.tags.ratioOccsTaskId::1024     0.613281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.tags.tagAccesses      1315206                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.dataAccesses      1315206                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandHits::processor.cores5.core.inst       186282                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandHits::total       186282                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallHits::processor.cores5.core.inst       186282                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallHits::total       186282                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMisses::processor.cores5.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMisses::processor.cores5.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMissLatency::processor.cores5.core.inst       327006                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandMissLatency::total       327006                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMissLatency::processor.cores5.core.inst       327006                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMissLatency::total       327006                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandAccesses::processor.cores5.core.inst       186294                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandAccesses::total       186294                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallAccesses::processor.cores5.core.inst       186294                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallAccesses::total       186294                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMissRate::processor.cores5.core.inst     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMissRate::processor.cores5.core.inst     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMissLatency::processor.cores5.core.inst 27250.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMissLatency::total 27250.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMissLatency::processor.cores5.core.inst 27250.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMissLatency::total 27250.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMisses::processor.cores5.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMisses::processor.cores5.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissLatency::processor.cores5.core.inst       323010                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissLatency::total       323010                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissLatency::processor.cores5.core.inst       323010                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissLatency::total       323010                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissRate::processor.cores5.core.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissRate::processor.cores5.core.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMshrMissLatency::processor.cores5.core.inst 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMshrMissLatency::total 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMshrMissLatency::processor.cores5.core.inst 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMshrMissLatency::total 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.hits::processor.cores5.core.inst       186282                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.hits::total       186282                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.misses::processor.cores5.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missLatency::processor.cores5.core.inst       327006                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missLatency::total       327006                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.accesses::processor.cores5.core.inst       186294                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.accesses::total       186294                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missRate::processor.cores5.core.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMissLatency::processor.cores5.core.inst 27250.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMissLatency::total 27250.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMisses::processor.cores5.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissLatency::processor.cores5.core.inst       323010                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissLatency::total       323010                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissRate::processor.cores5.core.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores5.core.inst 26917.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMshrMissLatency::total 26917.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1i_cache.tags.tagsInUse   169.714199                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.l1i_cache.tags.occupancies::processor.cores5.core.inst   169.714199                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l1i_cache.tags.avgOccs::processor.cores5.core.inst     0.331473                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1i_cache.tags.avgOccs::total     0.331473                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.tags.tagAccesses      1490364                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.dataAccesses      1490364                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadResp         4061                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadRespWithInvalidate          138                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::WritebackDirty          144                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::WritebackClean          863                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::CleanEvict           18                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::HardPFReq          414                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::UpgradeReq         2212                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::UpgradeResp          429                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadExReq         2598                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadExResp         1902                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadSharedReq        12885                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.pktCount_board.cache_hierarchy.clusters5.l1d_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port        11761                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters5.l2_bus.pktCount_board.cache_hierarchy.clusters5.l1i_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters5.l2_bus.pktCount::total        11785                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters5.l2_bus.pktSize_board.cache_hierarchy.clusters5.l1d_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port       454016                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters5.l2_bus.pktSize_board.cache_hierarchy.clusters5.l1i_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters5.l2_bus.pktSize::total       454784                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters5.l2_bus.snoops        16159                       # Total snoops (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopTraffic       137024                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::samples        18129                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::mean     0.612334                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::stdev     0.487231                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::0         7028     38.77%     38.77% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::1        11101     61.23%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::total        18129                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_bus.reqLayer0.occupancy      2503735                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.respLayer0.occupancy      4041954                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.snoopLayer0.occupancy      2187108                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.totRequests         5255                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitSingleRequests         1384                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.totSnoops        11101                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitSingleSnoops        11101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_cache.demandHits::cache_hierarchy.clusters5.l1d_cache.prefetcher          315                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandHits::processor.cores5.core.data           77                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandHits::total          392                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallHits::cache_hierarchy.clusters5.l1d_cache.prefetcher          315                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallHits::processor.cores5.core.data           77                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallHits::total          392                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           96                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::processor.cores5.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::processor.cores5.core.data         3446                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::total         3554                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           96                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::processor.cores5.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::processor.cores5.core.data         3446                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::total         3554                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      1730265                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::processor.cores5.core.inst       315018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::processor.cores5.core.data     39081874                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::total     41127157                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      1730265                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::processor.cores5.core.inst       315018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::processor.cores5.core.data     39081874                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::total     41127157                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::processor.cores5.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::processor.cores5.core.data         3523                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::total         3946                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::processor.cores5.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::processor.cores5.core.data         3523                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::total         3946                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.233577                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::processor.cores5.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::processor.cores5.core.data     0.978144                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::total     0.900659                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.233577                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::processor.cores5.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::processor.cores5.core.data     0.978144                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::total     0.900659                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 18023.593750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::processor.cores5.core.inst 26251.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::processor.cores5.core.data 11341.228671                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::total 11572.075689                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 18023.593750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::processor.cores5.core.inst 26251.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::processor.cores5.core.data 11341.228671                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::total 11572.075689                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l2_cache.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l2_cache.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrHits::cache_hierarchy.clusters5.l1d_cache.prefetcher           55                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrHits::total           55                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrHits::cache_hierarchy.clusters5.l1d_cache.prefetcher           55                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrHits::total           55                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::processor.cores5.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::processor.cores5.core.data         3446                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::total         3499                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher          294                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::processor.cores5.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::processor.cores5.core.data         3446                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::total         3793                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       969027                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::processor.cores5.core.inst       311022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::processor.cores5.core.data     37929028                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::total     39209077                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       969027                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      4177769                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::processor.cores5.core.inst       311022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::processor.cores5.core.data     37929028                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::total     43386846                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.099757                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::processor.cores5.core.data     0.978144                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::total     0.886721                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.099757                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::processor.cores5.core.data     0.978144                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::total     0.961227                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 23634.804878                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::processor.cores5.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::processor.cores5.core.data 11006.682530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::total 11205.795084                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 23634.804878                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 14210.098639                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::processor.cores5.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::processor.cores5.core.data 11006.682530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::total 11438.662273                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.replacements           20                       # number of replacements (Count)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher          294                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMisses::total          294                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      4177769                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissLatency::total      4177769                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 14210.098639                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.avgMshrMissLatency::total 14210.098639                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.hits::processor.cores5.core.data           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.hits::total           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.misses::processor.cores5.core.data          860                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.misses::total          860                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missLatency::processor.cores5.core.data     12810509                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missLatency::total     12810509                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.accesses::processor.cores5.core.data          874                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.accesses::total          874                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missRate::processor.cores5.core.data     0.983982                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missRate::total     0.983982                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMissLatency::processor.cores5.core.data 14895.940698                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMissLatency::total 14895.940698                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMisses::processor.cores5.core.data          860                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMisses::total          860                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissLatency::processor.cores5.core.data     12518801                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissLatency::total     12518801                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissRate::processor.cores5.core.data     0.983982                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissRate::total     0.983982                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 14556.745349                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMshrMissLatency::total 14556.745349                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters5.l1d_cache.prefetcher          315                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.hits::processor.cores5.core.data           63                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.hits::total          378                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters5.l1d_cache.prefetcher           96                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::processor.cores5.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::processor.cores5.core.data         2586                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::total         2694                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      1730265                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::processor.cores5.core.inst       315018                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::processor.cores5.core.data     26271365                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::total     28316648                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::processor.cores5.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::processor.cores5.core.data         2649                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::total         3072                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.233577                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::processor.cores5.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::processor.cores5.core.data     0.976217                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::total     0.876953                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 18023.593750                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 26251.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data 10159.073859                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::total 10511.005197                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters5.l1d_cache.prefetcher           55                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrHits::total           55                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           41                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::processor.cores5.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::processor.cores5.core.data         2586                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::total         2639                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       969027                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.inst       311022                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data     25410227                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::total     26690276                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.099757                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::processor.cores5.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data     0.976217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::total     0.859049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 23634.804878                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.inst 25918.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data  9826.073859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10113.784009                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.misses::processor.cores5.core.data          304                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.misses::total          304                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missLatency::processor.cores5.core.data      2629035                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missLatency::total      2629035                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.accesses::processor.cores5.core.data          304                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.accesses::total          304                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missRate::processor.cores5.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMissLatency::processor.cores5.core.data  8648.141447                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMissLatency::total  8648.141447                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMisses::processor.cores5.core.data          304                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMisses::total          304                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissLatency::processor.cores5.core.data      2533131                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissLatency::total      2533131                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores5.core.data  8332.667763                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMshrMissLatency::total  8332.667763                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.hits::writebacks          863                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.hits::total          863                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.accesses::writebacks          863                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.accesses::total          863                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.hits::writebacks          142                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.hits::total          142                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.accesses::writebacks          142                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.accesses::total          142                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.demandMshrMisses         3499                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfIssued          974                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUnused            2                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUseful          229                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.accuracy     0.235113                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.coverage     0.061427                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfHitInCache          650                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfHitInMSHR           30                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfLate          680                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfIdentified         1221                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfBufferHit          158                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfRemovedDemand           54                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfSpanPage           91                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUsefulSpanPage           55                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_cache.tags.tagsInUse  2127.716280                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.tags.totalRefs         3656                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.sampledRefs         3015                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.avgRefs     1.212604                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::cache_hierarchy.clusters5.l1d_cache.prefetcher    64.811357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::cache_hierarchy.clusters5.l2_cache.prefetcher  1498.912245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::processor.cores5.core.inst   166.603329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::processor.cores5.core.data   397.389350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.015823                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::cache_hierarchy.clusters5.l2_cache.prefetcher     0.365945                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::processor.cores5.core.inst     0.040675                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::processor.cores5.core.data     0.097019                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::total     0.519462                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupanciesTaskId::1022         1677                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.occupanciesTaskId::1024          864                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1022::1          100                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1022::2          263                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1022::3         1314                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1024::1           93                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1024::2          541                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1024::3          219                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ratioOccsTaskId::1022     0.409424                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l2_cache.tags.ratioOccsTaskId::1024     0.210938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l2_cache.tags.tagAccesses        45849                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.dataAccesses        45849                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters6.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters6.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandHits::processor.cores6.core.data       159380                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandHits::total       159380                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallHits::processor.cores6.core.data       159380                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallHits::total       159380                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMisses::processor.cores6.core.data         2946                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMisses::total         2946                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMisses::processor.cores6.core.data         2946                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMisses::total         2946                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMissLatency::processor.cores6.core.data     32703597                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandMissLatency::total     32703597                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMissLatency::processor.cores6.core.data     32703597                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMissLatency::total     32703597                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandAccesses::processor.cores6.core.data       162326                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandAccesses::total       162326                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallAccesses::processor.cores6.core.data       162326                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallAccesses::total       162326                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMissRate::processor.cores6.core.data     0.018149                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandMissRate::total     0.018149                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMissRate::processor.cores6.core.data     0.018149                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMissRate::total     0.018149                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMissLatency::processor.cores6.core.data 11101.017312                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMissLatency::total 11101.017312                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMissLatency::processor.cores6.core.data 11101.017312                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMissLatency::total 11101.017312                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1d_cache.writebacks::writebacks         1086                       # number of writebacks (Count)
board.cache_hierarchy.clusters6.l1d_cache.writebacks::total         1086                       # number of writebacks (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrHits::processor.cores6.core.data           26                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrHits::total           26                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrHits::processor.cores6.core.data           26                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrHits::total           26                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMisses::processor.cores6.core.data         2920                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMisses::total         2920                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMisses::processor.cores6.core.data         2920                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMisses::total         3546                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissLatency::processor.cores6.core.data     31408227                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissLatency::total     31408227                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      3930454                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissLatency::processor.cores6.core.data     31408227                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissLatency::total     35338681                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissRate::processor.cores6.core.data     0.017988                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissRate::total     0.017988                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissRate::processor.cores6.core.data     0.017988                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissRate::total     0.021845                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMshrMissLatency::processor.cores6.core.data 10756.242123                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMshrMissLatency::total 10756.242123                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  6278.680511                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMshrMissLatency::processor.cores6.core.data 10756.242123                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMshrMissLatency::total  9965.787084                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.replacements         1086                       # number of replacements (Count)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMisses::total          626                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      3930454                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissLatency::total      3930454                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  6278.680511                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.avgMshrMissLatency::total  6278.680511                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.hits::processor.cores6.core.data           15                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.hits::total           15                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.misses::processor.cores6.core.data          694                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.misses::total          694                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missLatency::processor.cores6.core.data     11658996                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missLatency::total     11658996                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.accesses::processor.cores6.core.data          709                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.accesses::total          709                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missRate::processor.cores6.core.data     0.978843                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missRate::total     0.978843                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores6.core.data 16799.706052                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16799.706052                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores6.core.data          694                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMisses::total          694                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores6.core.data     23809167                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23809167                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores6.core.data     0.978843                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.978843                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores6.core.data 34307.157061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 34307.157061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.hits::processor.cores6.core.data          709                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.hits::total          709                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.accesses::processor.cores6.core.data          709                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.accesses::total          709                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.hits::processor.cores6.core.data       154577                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.hits::total       154577                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.misses::processor.cores6.core.data         2536                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.misses::total         2536                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missLatency::processor.cores6.core.data     28345293                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missLatency::total     28345293                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.accesses::processor.cores6.core.data       157113                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.accesses::total       157113                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missRate::processor.cores6.core.data     0.016141                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missRate::total     0.016141                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMissLatency::processor.cores6.core.data 11177.166009                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMissLatency::total 11177.166009                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrHits::processor.cores6.core.data           17                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMisses::processor.cores6.core.data         2519                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMisses::total         2519                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissLatency::processor.cores6.core.data     27336636                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissLatency::total     27336636                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissRate::processor.cores6.core.data     0.016033                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissRate::total     0.016033                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores6.core.data 10852.177848                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMshrMissLatency::total 10852.177848                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.hits::processor.cores6.core.data         4803                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.hits::total         4803                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.misses::processor.cores6.core.data          410                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.misses::total          410                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missLatency::processor.cores6.core.data      4358304                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missLatency::total      4358304                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.accesses::processor.cores6.core.data         5213                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.accesses::total         5213                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missRate::processor.cores6.core.data     0.078650                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missRate::total     0.078650                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMissLatency::processor.cores6.core.data 10630.009756                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMissLatency::total 10630.009756                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrHits::processor.cores6.core.data            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMisses::processor.cores6.core.data          401                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMisses::total          401                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissLatency::processor.cores6.core.data      4071591                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissLatency::total      4071591                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissRate::processor.cores6.core.data     0.076923                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissRate::total     0.076923                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores6.core.data 10153.593516                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMshrMissLatency::total 10153.593516                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.demandMshrMisses         2920                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfIssued         1867                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUnused           85                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUseful          490                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUsefulButMiss           28                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.accuracy     0.262453                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.coverage     0.143695                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfHitInCache         1241                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfLate         1241                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfIdentified         1867                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfSpanPage          449                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUsefulSpanPage          262                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1d_cache.tags.tagsInUse   504.317718                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.tags.totalRefs       144146                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.sampledRefs         3974                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.avgRefs    36.272270                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.l1d_cache.tags.occupancies::cache_hierarchy.clusters6.l1d_cache.prefetcher   317.576372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.occupancies::processor.cores6.core.data   186.741346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.avgOccs::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.620266                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.avgOccs::processor.cores6.core.data     0.364729                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.avgOccs::total     0.984996                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.occupanciesTaskId::1022          347                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.occupanciesTaskId::1024          157                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1022::1          204                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1022::2          143                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1024::1           74                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1024::2           72                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ratioOccsTaskId::1022     0.677734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.tags.ratioOccsTaskId::1024     0.306641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.tags.tagAccesses      1313918                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.dataAccesses      1313918                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandHits::processor.cores6.core.inst       186403                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandHits::total       186403                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallHits::processor.cores6.core.inst       186403                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallHits::total       186403                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMisses::processor.cores6.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMisses::total           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMisses::processor.cores6.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMisses::total           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMissLatency::processor.cores6.core.inst       287379                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandMissLatency::total       287379                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMissLatency::processor.cores6.core.inst       287379                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMissLatency::total       287379                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandAccesses::processor.cores6.core.inst       186413                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandAccesses::total       186413                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallAccesses::processor.cores6.core.inst       186413                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallAccesses::total       186413                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMissRate::processor.cores6.core.inst     0.000054                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandMissRate::total     0.000054                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMissRate::processor.cores6.core.inst     0.000054                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMissRate::total     0.000054                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMissLatency::processor.cores6.core.inst 28737.900000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMissLatency::total 28737.900000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMissLatency::processor.cores6.core.inst 28737.900000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMissLatency::total 28737.900000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMisses::processor.cores6.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMisses::total           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMisses::processor.cores6.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMisses::total           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissLatency::processor.cores6.core.inst       284049                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissLatency::total       284049                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissLatency::processor.cores6.core.inst       284049                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissLatency::total       284049                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissRate::processor.cores6.core.inst     0.000054                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissRate::total     0.000054                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissRate::processor.cores6.core.inst     0.000054                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissRate::total     0.000054                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMshrMissLatency::processor.cores6.core.inst 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMshrMissLatency::total 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMshrMissLatency::processor.cores6.core.inst 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMshrMissLatency::total 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.hits::processor.cores6.core.inst       186403                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.hits::total       186403                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.misses::processor.cores6.core.inst           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.misses::total           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missLatency::processor.cores6.core.inst       287379                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missLatency::total       287379                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.accesses::processor.cores6.core.inst       186413                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.accesses::total       186413                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missRate::processor.cores6.core.inst     0.000054                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missRate::total     0.000054                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMissLatency::processor.cores6.core.inst 28737.900000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMissLatency::total 28737.900000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMisses::processor.cores6.core.inst           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMisses::total           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissLatency::processor.cores6.core.inst       284049                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissLatency::total       284049                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissRate::processor.cores6.core.inst     0.000054                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissRate::total     0.000054                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores6.core.inst 28404.900000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMshrMissLatency::total 28404.900000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.demandMshrMisses           10                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1i_cache.tags.tagsInUse   169.815352                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.l1i_cache.tags.occupancies::processor.cores6.core.inst   169.815352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l1i_cache.tags.avgOccs::processor.cores6.core.inst     0.331671                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1i_cache.tags.avgOccs::total     0.331671                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.tags.tagAccesses      1491314                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.dataAccesses      1491314                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadResp         3900                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadRespWithInvalidate          143                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::WritebackDirty          164                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::WritebackClean          922                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::HardPFReq          669                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::UpgradeReq         2156                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::UpgradeResp          368                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadExReq         2483                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadExResp         1820                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadSharedReq        12859                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.pktCount_board.cache_hierarchy.clusters6.l1d_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port        11547                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters6.l2_bus.pktCount_board.cache_hierarchy.clusters6.l1i_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters6.l2_bus.pktCount::total        11567                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters6.l2_bus.pktSize_board.cache_hierarchy.clusters6.l1d_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port       444096                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters6.l2_bus.pktSize_board.cache_hierarchy.clusters6.l1i_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters6.l2_bus.pktSize::total       444736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters6.l2_bus.snoops        15912                       # Total snoops (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopTraffic       120768                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::samples        18181                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::mean     0.595842                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::stdev     0.490742                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::0         7348     40.42%     40.42% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::1        10833     59.58%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::total        18181                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_bus.reqLayer0.occupancy      2604168                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.respLayer0.occupancy      4053276                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.respLayer1.occupancy         9990                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.snoopLayer0.occupancy      1918060                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.totRequests         5336                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitSingleRequests         1461                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.totSnoops        10833                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitSingleSnoops        10833                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_cache.demandHits::cache_hierarchy.clusters6.l1d_cache.prefetcher          461                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandHits::processor.cores6.core.data           57                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandHits::total          518                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallHits::cache_hierarchy.clusters6.l1d_cache.prefetcher          461                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallHits::processor.cores6.core.data           57                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallHits::total          518                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          165                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::processor.cores6.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::processor.cores6.core.data         3262                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::total         3437                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          165                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::processor.cores6.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::processor.cores6.core.data         3262                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::total         3437                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      1516793                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::processor.cores6.core.inst       277389                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::processor.cores6.core.data     37725902                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::total     39520084                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      1516793                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::processor.cores6.core.inst       277389                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::processor.cores6.core.data     37725902                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::total     39520084                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::processor.cores6.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::processor.cores6.core.data         3319                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::total         3955                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::processor.cores6.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::processor.cores6.core.data         3319                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::total         3955                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.263578                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::processor.cores6.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::processor.cores6.core.data     0.982826                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::total     0.869027                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.263578                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::processor.cores6.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::processor.cores6.core.data     0.982826                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::total     0.869027                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  9192.684848                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::processor.cores6.core.inst 27738.900000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::processor.cores6.core.data 11565.267321                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::total 11498.424207                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  9192.684848                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::processor.cores6.core.inst 27738.900000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::processor.cores6.core.data 11565.267321                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::total 11498.424207                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l2_cache.demandMshrHits::cache_hierarchy.clusters6.l1d_cache.prefetcher           95                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrHits::total           95                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrHits::cache_hierarchy.clusters6.l1d_cache.prefetcher           95                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrHits::total           95                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher           70                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::processor.cores6.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::processor.cores6.core.data         3262                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::total         3342                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher           70                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher          440                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::processor.cores6.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::processor.cores6.core.data         3262                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::total         3782                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       811166                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::processor.cores6.core.inst       274059                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::processor.cores6.core.data     36632663                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::total     37717888                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       811166                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      5091356                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::processor.cores6.core.inst       274059                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::processor.cores6.core.data     36632663                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::total     42809244                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.111821                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::processor.cores6.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::processor.cores6.core.data     0.982826                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::total     0.845006                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.111821                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::processor.cores6.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::processor.cores6.core.data     0.982826                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::total     0.956258                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher 11588.085714                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::processor.cores6.core.inst 27405.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::processor.cores6.core.data 11230.123544                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::total 11286.022741                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher 11588.085714                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 11571.263636                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::processor.cores6.core.inst 27405.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::processor.cores6.core.data 11230.123544                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::total 11319.207827                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher          440                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMisses::total          440                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      5091356                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissLatency::total      5091356                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 11571.263636                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.avgMshrMissLatency::total 11571.263636                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.hits::processor.cores6.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.misses::processor.cores6.core.data          785                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.misses::total          785                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missLatency::processor.cores6.core.data     12222099                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missLatency::total     12222099                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.accesses::processor.cores6.core.data          800                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.accesses::total          800                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missRate::processor.cores6.core.data     0.981250                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missRate::total     0.981250                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMissLatency::processor.cores6.core.data 15569.552866                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMissLatency::total 15569.552866                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMisses::processor.cores6.core.data          785                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMisses::total          785                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissLatency::processor.cores6.core.data     11953701                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissLatency::total     11953701                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissRate::processor.cores6.core.data     0.981250                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissRate::total     0.981250                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 15227.644586                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMshrMissLatency::total 15227.644586                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters6.l1d_cache.prefetcher          461                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.hits::processor.cores6.core.data           42                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.hits::total          503                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters6.l1d_cache.prefetcher          165                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::processor.cores6.core.inst           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::processor.cores6.core.data         2477                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::total         2652                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      1516793                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::processor.cores6.core.inst       277389                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::processor.cores6.core.data     25503803                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::total     27297985                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::processor.cores6.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::processor.cores6.core.data         2519                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::total         3155                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.263578                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::processor.cores6.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::processor.cores6.core.data     0.983327                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::total     0.840571                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  9192.684848                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 27738.900000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data 10296.246669                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::total 10293.357843                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters6.l1d_cache.prefetcher           95                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrHits::total           95                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher           70                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::processor.cores6.core.inst           10                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::processor.cores6.core.data         2477                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::total         2557                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       811166                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.inst       274059                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data     24678962                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::total     25764187                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.111821                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::processor.cores6.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data     0.983327                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::total     0.810460                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher 11588.085714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.inst 27405.900000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data  9963.246669                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10075.943293                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.misses::processor.cores6.core.data          295                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.misses::total          295                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missLatency::processor.cores6.core.data      2493171                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missLatency::total      2493171                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.accesses::processor.cores6.core.data          295                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.accesses::total          295                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missRate::processor.cores6.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMissLatency::processor.cores6.core.data  8451.427119                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMissLatency::total  8451.427119                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMisses::processor.cores6.core.data          295                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMisses::total          295                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissLatency::processor.cores6.core.data      2401929                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissLatency::total      2401929                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores6.core.data  8142.132203                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMshrMissLatency::total  8142.132203                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.hits::writebacks          922                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.hits::total          922                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.accesses::writebacks          922                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.accesses::total          922                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.hits::writebacks          164                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.hits::total          164                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.accesses::writebacks          164                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.accesses::total          164                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.demandMshrMisses         3342                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfIssued         1398                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUseful          302                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.accuracy     0.216023                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.coverage     0.082876                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfHitInCache          887                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfHitInMSHR           71                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfLate          958                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfIdentified         1845                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfBufferHit          280                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfRemovedDemand          106                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfSpanPage           95                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUsefulSpanPage           59                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_cache.tags.tagsInUse  2114.454085                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.tags.totalRefs         3526                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.sampledRefs         2956                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.avgRefs     1.192828                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::cache_hierarchy.clusters6.l1d_cache.prefetcher    65.320078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::cache_hierarchy.clusters6.l2_cache.prefetcher  1537.155701                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::processor.cores6.core.inst   167.522063                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::processor.cores6.core.data   344.456243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.015947                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::cache_hierarchy.clusters6.l2_cache.prefetcher     0.375282                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::processor.cores6.core.inst     0.040899                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::processor.cores6.core.data     0.084096                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::total     0.516224                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupanciesTaskId::1022         1870                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.occupanciesTaskId::1024          724                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1022::1          144                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1022::2          413                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1022::3         1313                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1024::1           58                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1024::2          434                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1024::3          221                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ratioOccsTaskId::1022     0.456543                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l2_cache.tags.ratioOccsTaskId::1024     0.176758                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l2_cache.tags.tagAccesses        46490                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.dataAccesses        46490                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters7.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters7.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandHits::processor.cores7.core.data       159604                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandHits::total       159604                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallHits::processor.cores7.core.data       159604                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallHits::total       159604                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMisses::processor.cores7.core.data         2752                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMisses::total         2752                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMisses::processor.cores7.core.data         2752                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMisses::total         2752                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMissLatency::processor.cores7.core.data     30718251                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandMissLatency::total     30718251                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMissLatency::processor.cores7.core.data     30718251                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMissLatency::total     30718251                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandAccesses::processor.cores7.core.data       162356                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandAccesses::total       162356                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallAccesses::processor.cores7.core.data       162356                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallAccesses::total       162356                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMissRate::processor.cores7.core.data     0.016950                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandMissRate::total     0.016950                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMissRate::processor.cores7.core.data     0.016950                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMissRate::total     0.016950                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMissLatency::processor.cores7.core.data 11162.155160                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMissLatency::total 11162.155160                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMissLatency::processor.cores7.core.data 11162.155160                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMissLatency::total 11162.155160                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1d_cache.writebacks::writebacks         1077                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l1d_cache.writebacks::total         1077                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrHits::processor.cores7.core.data           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrHits::total           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrHits::processor.cores7.core.data           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrHits::total           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMisses::processor.cores7.core.data         2733                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMisses::total         2733                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMisses::processor.cores7.core.data         2733                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMisses::total         3498                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissLatency::processor.cores7.core.data     29396574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissLatency::total     29396574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      5171221                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissLatency::processor.cores7.core.data     29396574                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissLatency::total     34567795                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissRate::processor.cores7.core.data     0.016833                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissRate::total     0.016833                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissRate::processor.cores7.core.data     0.016833                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissRate::total     0.021545                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMshrMissLatency::processor.cores7.core.data 10756.155873                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMshrMissLatency::total 10756.155873                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher  6759.766013                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMshrMissLatency::processor.cores7.core.data 10756.155873                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMshrMissLatency::total  9882.159806                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.replacements         1077                       # number of replacements (Count)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMisses::total          765                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      5171221                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissLatency::total      5171221                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher  6759.766013                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.avgMshrMissLatency::total  6759.766013                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.hits::processor.cores7.core.data           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.hits::total           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.misses::processor.cores7.core.data          681                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.misses::total          681                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missLatency::processor.cores7.core.data     11470851                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missLatency::total     11470851                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.accesses::processor.cores7.core.data          702                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.accesses::total          702                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missRate::processor.cores7.core.data     0.970085                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missRate::total     0.970085                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores7.core.data 16844.127753                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16844.127753                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores7.core.data          681                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMisses::total          681                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores7.core.data     23430546                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23430546                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores7.core.data     0.970085                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.970085                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores7.core.data 34406.088106                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 34406.088106                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.hits::processor.cores7.core.data          702                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.hits::total          702                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.accesses::processor.cores7.core.data          702                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.accesses::total          702                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.hits::processor.cores7.core.data       154771                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.hits::total       154771                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.misses::processor.cores7.core.data         2393                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.misses::total         2393                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missLatency::processor.cores7.core.data     26673300                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missLatency::total     26673300                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.accesses::processor.cores7.core.data       157164                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.accesses::total       157164                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missRate::processor.cores7.core.data     0.015226                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missRate::total     0.015226                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMissLatency::processor.cores7.core.data 11146.385290                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMissLatency::total 11146.385290                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrHits::processor.cores7.core.data           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMisses::processor.cores7.core.data         2378                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMisses::total         2378                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissLatency::processor.cores7.core.data     25731576                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissLatency::total     25731576                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissRate::processor.cores7.core.data     0.015131                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissRate::total     0.015131                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores7.core.data 10820.679563                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMshrMissLatency::total 10820.679563                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.hits::processor.cores7.core.data         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.hits::total         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.misses::processor.cores7.core.data          359                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.misses::total          359                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missLatency::processor.cores7.core.data      4044951                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missLatency::total      4044951                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.accesses::processor.cores7.core.data         5192                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.accesses::total         5192                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missRate::processor.cores7.core.data     0.069145                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missRate::total     0.069145                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMissLatency::processor.cores7.core.data 11267.272981                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMissLatency::total 11267.272981                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrHits::processor.cores7.core.data            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMisses::processor.cores7.core.data          355                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMisses::total          355                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissLatency::processor.cores7.core.data      3664998                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissLatency::total      3664998                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissRate::processor.cores7.core.data     0.068374                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissRate::total     0.068374                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores7.core.data 10323.938028                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMshrMissLatency::total 10323.938028                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.demandMshrMisses         2733                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfIssued         2189                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUnused          122                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUseful          545                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.accuracy     0.248972                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.coverage     0.166260                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfHitInCache         1424                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfLate         1424                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfIdentified         2189                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfSpanPage          451                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUsefulSpanPage          308                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1d_cache.tags.tagsInUse   504.773489                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.tags.totalRefs       132362                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.sampledRefs         3910                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.avgRefs    33.852174                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.l1d_cache.tags.occupancies::cache_hierarchy.clusters7.l1d_cache.prefetcher   379.048249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.occupancies::processor.cores7.core.data   125.725241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.avgOccs::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.740329                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.avgOccs::processor.cores7.core.data     0.245557                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.avgOccs::total     0.985886                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.occupanciesTaskId::1022          379                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.occupanciesTaskId::1024          126                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1022::1          197                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1022::2          182                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1024::1           50                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1024::2           64                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ratioOccsTaskId::1022     0.740234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.tags.ratioOccsTaskId::1024     0.246094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.tags.tagAccesses      1313990                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.dataAccesses      1313990                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandHits::processor.cores7.core.inst       186668                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandHits::total       186668                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallHits::processor.cores7.core.inst       186668                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallHits::total       186668                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMisses::processor.cores7.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMisses::processor.cores7.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMissLatency::processor.cores7.core.inst       329670                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandMissLatency::total       329670                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMissLatency::processor.cores7.core.inst       329670                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMissLatency::total       329670                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandAccesses::processor.cores7.core.inst       186680                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandAccesses::total       186680                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallAccesses::processor.cores7.core.inst       186680                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallAccesses::total       186680                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMissRate::processor.cores7.core.inst     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMissRate::processor.cores7.core.inst     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMissLatency::processor.cores7.core.inst 27472.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMissLatency::total 27472.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMissLatency::processor.cores7.core.inst 27472.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMissLatency::total 27472.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMisses::processor.cores7.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMisses::processor.cores7.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissLatency::processor.cores7.core.inst       325674                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissLatency::total       325674                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissLatency::processor.cores7.core.inst       325674                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissLatency::total       325674                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissRate::processor.cores7.core.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissRate::processor.cores7.core.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMshrMissLatency::processor.cores7.core.inst 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMshrMissLatency::total 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMshrMissLatency::processor.cores7.core.inst 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMshrMissLatency::total 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.hits::processor.cores7.core.inst       186668                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.hits::total       186668                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.misses::processor.cores7.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missLatency::processor.cores7.core.inst       329670                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missLatency::total       329670                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.accesses::processor.cores7.core.inst       186680                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.accesses::total       186680                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missRate::processor.cores7.core.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMissLatency::processor.cores7.core.inst 27472.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMissLatency::total 27472.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMisses::processor.cores7.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissLatency::processor.cores7.core.inst       325674                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissLatency::total       325674                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissRate::processor.cores7.core.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores7.core.inst 27139.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMshrMissLatency::total 27139.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1i_cache.tags.tagsInUse   169.634862                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.l1i_cache.tags.occupancies::processor.cores7.core.inst   169.634862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l1i_cache.tags.avgOccs::processor.cores7.core.inst     0.331318                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1i_cache.tags.avgOccs::total     0.331318                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.tags.tagAccesses      1493452                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.dataAccesses      1493452                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadResp         3718                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadRespWithInvalidate          146                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::WritebackDirty          185                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::WritebackClean          894                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::CleanEvict           13                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::HardPFReq         1121                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::UpgradeReq         2153                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::UpgradeResp          320                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadExReq         2319                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadExResp         1744                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadSharedReq        12542                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.pktCount_board.cache_hierarchy.clusters7.l1d_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port        11172                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters7.l2_bus.pktCount_board.cache_hierarchy.clusters7.l1i_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters7.l2_bus.pktCount::total        11196                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters7.l2_bus.pktSize_board.cache_hierarchy.clusters7.l1d_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port       427072                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters7.l2_bus.pktSize_board.cache_hierarchy.clusters7.l1i_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters7.l2_bus.pktSize::total       427840                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters7.l2_bus.snoops        15696                       # Total snoops (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopTraffic       108032                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::samples        18150                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::mean     0.575978                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::stdev     0.494207                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::0         7696     42.40%     42.40% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::1        10454     57.60%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::total        18150                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_bus.reqLayer0.occupancy      2604552                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.respLayer0.occupancy      3995667                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.snoopLayer0.occupancy      1701820                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.totRequests         5268                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitSingleRequests         1436                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.totSnoops        10454                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitSingleSnoops        10454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_cache.demandHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          517                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandHits::processor.cores7.core.data           91                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandHits::total          608                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          517                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallHits::processor.cores7.core.data           91                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallHits::total          608                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          248                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::processor.cores7.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::processor.cores7.core.data         3027                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::total         3287                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          248                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::processor.cores7.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::processor.cores7.core.data         3027                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::total         3287                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      2483511                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::processor.cores7.core.inst       317682                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::processor.cores7.core.data     35633996                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::total     38435189                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      2483511                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::processor.cores7.core.inst       317682                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::processor.cores7.core.data     35633996                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::total     38435189                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::processor.cores7.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::processor.cores7.core.data         3118                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::total         3895                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::processor.cores7.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::processor.cores7.core.data         3118                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::total         3895                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.324183                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::processor.cores7.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::processor.cores7.core.data     0.970815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::total     0.843902                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.324183                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::processor.cores7.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::processor.cores7.core.data     0.970815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::total     0.843902                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher 10014.157258                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::processor.cores7.core.inst 26473.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::processor.cores7.core.data 11772.050215                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::total 11693.090660                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher 10014.157258                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::processor.cores7.core.inst 26473.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::processor.cores7.core.data 11772.050215                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::total 11693.090660                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l2_cache.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l2_cache.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          176                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrHits::total          176                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          176                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrHits::total          176                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher           72                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::processor.cores7.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::processor.cores7.core.data         3027                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::total         3111                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher           72                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher          744                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::processor.cores7.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::processor.cores7.core.data         3027                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::total         3855                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      1483848                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::processor.cores7.core.inst       313686                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::processor.cores7.core.data     34617014                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::total     36414548                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      1483848                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      7068046                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::processor.cores7.core.inst       313686                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::processor.cores7.core.data     34617014                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::total     43482594                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.094118                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::processor.cores7.core.data     0.970815                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::total     0.798716                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.094118                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::processor.cores7.core.data     0.970815                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::total     0.989730                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        20609                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::processor.cores7.core.inst 26140.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::processor.cores7.core.data 11436.079947                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::total 11705.094182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        20609                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher  9500.061828                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::processor.cores7.core.inst 26140.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::processor.cores7.core.data 11436.079947                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::total 11279.531518                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.replacements           15                       # number of replacements (Count)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher          744                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMisses::total          744                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      7068046                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissLatency::total      7068046                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher  9500.061828                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.avgMshrMissLatency::total  9500.061828                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.hits::processor.cores7.core.data           28                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.hits::total           28                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.misses::processor.cores7.core.data          712                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.misses::total          712                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missLatency::processor.cores7.core.data     11717937                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missLatency::total     11717937                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.accesses::processor.cores7.core.data          740                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.accesses::total          740                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missRate::processor.cores7.core.data     0.962162                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missRate::total     0.962162                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMissLatency::processor.cores7.core.data 16457.776685                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMissLatency::total 16457.776685                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMisses::processor.cores7.core.data          712                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMisses::total          712                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissLatency::processor.cores7.core.data     11471850                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissLatency::total     11471850                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissRate::processor.cores7.core.data     0.962162                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissRate::total     0.962162                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 16112.148876                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMshrMissLatency::total 16112.148876                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters7.l1d_cache.prefetcher          517                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.hits::processor.cores7.core.data           63                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.hits::total          580                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters7.l1d_cache.prefetcher          248                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::processor.cores7.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::processor.cores7.core.data         2315                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::total         2575                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      2483511                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::processor.cores7.core.inst       317682                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::processor.cores7.core.data     23916059                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::total     26717252                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::processor.cores7.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::processor.cores7.core.data         2378                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::total         3155                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.324183                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::processor.cores7.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::processor.cores7.core.data     0.973507                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::total     0.816165                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher 10014.157258                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 26473.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data 10330.911015                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::total 10375.631845                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          176                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrHits::total          176                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher           72                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::processor.cores7.core.data         2315                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::total         2399                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      1483848                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       313686                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data     23145164                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::total     24942698                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.094118                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data     0.973507                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::total     0.760380                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        20609                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 26140.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data  9997.911015                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10397.122968                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.misses::processor.cores7.core.data          296                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.misses::total          296                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missLatency::processor.cores7.core.data      2398599                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missLatency::total      2398599                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.accesses::processor.cores7.core.data          296                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.accesses::total          296                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missRate::processor.cores7.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMissLatency::processor.cores7.core.data  8103.375000                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMissLatency::total  8103.375000                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMisses::processor.cores7.core.data          296                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMisses::total          296                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissLatency::processor.cores7.core.data      2309022                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissLatency::total      2309022                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores7.core.data  7800.750000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMshrMissLatency::total  7800.750000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.hits::writebacks          894                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.hits::total          894                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.accesses::writebacks          894                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.accesses::total          894                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.hits::writebacks          183                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.hits::total          183                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.accesses::writebacks          183                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.accesses::total          183                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.demandMshrMisses         3111                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfIssued         2019                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUseful          417                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.accuracy     0.206538                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.coverage     0.118197                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfHitInCache         1179                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfHitInMSHR           96                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfLate         1275                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfIdentified         2742                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfBufferHit          464                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfRemovedDemand          179                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfSpanPage          174                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUsefulSpanPage          109                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_cache.tags.tagsInUse  2165.813459                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.tags.totalRefs         3458                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.sampledRefs         2916                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.avgRefs     1.185871                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::cache_hierarchy.clusters7.l1d_cache.prefetcher    80.047762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::cache_hierarchy.clusters7.l2_cache.prefetcher  1683.872005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::processor.cores7.core.inst   166.836747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::processor.cores7.core.data   235.056944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.019543                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::cache_hierarchy.clusters7.l2_cache.prefetcher     0.411102                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::processor.cores7.core.inst     0.040732                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::processor.cores7.core.data     0.057387                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::total     0.528763                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupanciesTaskId::1022         2220                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.occupanciesTaskId::1024          501                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1022::1          222                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1022::2          670                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1022::3         1328                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1024::1           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1024::2          224                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1024::3          223                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ratioOccsTaskId::1022     0.541992                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l2_cache.tags.ratioOccsTaskId::1024     0.122314                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l2_cache.tags.tagAccesses        46026                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.dataAccesses        46026                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.transDist::ReadResp        23245                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadRespWithInvalidate          443                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::WritebackDirty          254                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::CleanEvict          867                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeReq         7777                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeResp         7777                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExReq         7850                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExResp         7850                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadSharedReq        23688                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        15854                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4633                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4503                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4372                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters4.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4322                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters5.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4185                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters6.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4155                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters7.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4235                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount::total        46259                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        21952                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5056                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters4.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters5.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4800                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters6.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters7.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize::total        56832                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.snoops             33492                       # Total snoops (Count)
board.cache_hierarchy.l3_bus.snoopTraffic      1977856                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3_bus.snoopFanout::samples        39326                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::mean     2.989142                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::stdev     2.473356                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::0          512      1.30%      1.30% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::1        19545     49.70%     51.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::2         3034      7.71%     58.72% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::3         2557      6.50%     65.22% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::4         2100      5.34%     70.56% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::5         1829      4.65%     75.21% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::6         1521      3.87%     79.08% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::7         8228     20.92%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::max_value            7                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::total        39326                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.occupancy     14371846                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer0.occupancy      5826273                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer1.occupancy      4354770                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer2.occupancy      4231714                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer3.occupancy      4115423                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer4.occupancy      4057616                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer5.occupancy      3926718                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer6.occupancy      3922542                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer7.occupancy      4011922                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.snoop_filter.totRequests        40447                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleRequests         9808                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiRequests        30127                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l2_cache.prefetcher            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters1.l2_cache.prefetcher            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters2.l2_cache.prefetcher            8                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters3.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters4.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters4.l2_cache.prefetcher            8                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters5.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters5.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters6.l2_cache.prefetcher            7                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters7.l2_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.inst            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.data            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores2.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores3.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores4.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores5.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores6.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores6.core.data            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores7.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::total           87                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l2_cache.prefetcher            6                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters1.l2_cache.prefetcher            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters2.l2_cache.prefetcher            8                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters3.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters4.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters4.l2_cache.prefetcher            8                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters5.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters5.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters6.l2_cache.prefetcher            7                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters7.l2_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.inst            2                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.data            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores2.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores3.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores4.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores5.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores6.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores6.core.data            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores7.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::total           87                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.inst           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.data            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.data            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.data            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores4.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores4.core.data            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores5.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores5.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores6.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores6.core.data            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores7.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores7.core.data            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::total          547                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.inst           20                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.data            3                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.data            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.data            4                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores4.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores4.core.data            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores5.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores5.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores6.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores6.core.data            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores7.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores7.core.data            4                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::total          547                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       231768                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4016750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       533797                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4102668                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231768                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3272189                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       407592                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3528933                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146853                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      3008818                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       394270                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2589540                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121878                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2814313                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       731601                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3068682                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.inst      1075257                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.data       212121                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.inst       210123                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.data       473525                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.inst       208458                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.data       162504                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.inst       193140                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.data       389277                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores4.core.inst       194472                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores4.core.data       137529                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores5.core.inst       205461                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores5.core.data       355976                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores6.core.inst       197136                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores6.core.data       112554                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores7.core.inst       209457                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores7.core.data       268065                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::total     33806475                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       231768                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4016750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       533797                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4102668                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231768                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3272189                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       407592                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3528933                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146853                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      3008818                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       394270                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2589540                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121878                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2814313                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       731601                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3068682                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.inst      1075257                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.data       212121                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.inst       210123                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.data       473525                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.inst       208458                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.data       162504                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.inst       193140                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.data       389277                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores4.core.inst       194472                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores4.core.data       137529                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores5.core.inst       205461                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores5.core.data       355976                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores6.core.inst       197136                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores6.core.data       112554                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores7.core.inst       209457                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores7.core.data       268065                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::total     33806475                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher           65                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher           66                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           62                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher           59                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters4.l2_cache.prefetcher           57                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters5.l2_cache.prefetcher           50                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters6.l2_cache.prefetcher           51                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters7.l2_cache.prefetcher           53                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.inst           22                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.data            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.data            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.data            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores4.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores4.core.data            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores5.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores5.core.data            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores6.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores6.core.data            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores7.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores7.core.data            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::total          634                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher           65                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher           66                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           62                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher           59                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters4.l2_cache.prefetcher           57                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters5.l2_cache.prefetcher           50                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters6.l2_cache.prefetcher           51                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters7.l2_cache.prefetcher           53                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.inst           22                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.data            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.data            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.data            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores4.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores4.core.data            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores5.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores5.core.data            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores6.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores6.core.data            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores7.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores7.core.data            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::total          634                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.907692                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.inst     0.909091                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.data     0.500000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores4.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores4.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores5.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores5.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores6.core.inst     0.700000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores6.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores7.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores7.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::total     0.862776                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.907692                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.inst     0.909091                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.data     0.500000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores4.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores4.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores5.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores5.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores6.core.inst     0.700000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores6.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores7.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores7.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::total     0.862776                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115884                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 68080.508475                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106759.400000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 67256.852459                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115884                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60596.092593                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101898                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 64162.418182                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73426.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61404.448980                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78854                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 56294.347826                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60939                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63961.659091                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        81289                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 59013.115385                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.inst 53762.850000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.data        70707                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.inst 30017.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.data        94705                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.inst 29779.714286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.data        81252                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.inst 27591.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.data 97319.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores4.core.inst 27781.714286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores4.core.data 68764.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores5.core.inst 29351.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores5.core.data 71195.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores6.core.inst 28162.285714                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores6.core.data        56277                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores7.core.inst 29922.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores7.core.data 67016.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::total 61803.427788                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115884                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 68080.508475                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106759.400000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 67256.852459                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115884                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60596.092593                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101898                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 64162.418182                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73426.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61404.448980                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78854                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 56294.347826                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60939                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63961.659091                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        81289                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 59013.115385                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.inst 53762.850000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.data        70707                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.inst 30017.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.data        94705                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.inst 29779.714286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.data        81252                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.inst 27591.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.data 97319.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores4.core.inst 27781.714286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores4.core.data 68764.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores5.core.inst 29351.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores5.core.data 71195.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores6.core.inst 28162.285714                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores6.core.data        56277                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores7.core.inst 29922.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores7.core.data 67016.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::total 61803.427788                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.blockedCycles::no_mshrs          304                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.avgBlocked::no_mshrs    23.384615                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores0.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores1.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores2.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores3.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores4.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores5.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores6.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores7.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::total           49                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores0.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores1.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores2.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores3.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores4.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores5.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores6.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores7.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::total           49                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.inst           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.data            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores1.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores2.core.data            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores3.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores3.core.data            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores4.core.data            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores5.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores6.core.data            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores7.core.data            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::total          498                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.inst           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.data            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores1.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores2.core.data            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores3.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores3.core.data            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores4.core.data            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores5.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores6.core.data            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores7.core.data            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::total          498                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       231102                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      3997103                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       532132                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4082355                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231102                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3254207                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       406260                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3510618                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146187                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      2992501                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       392605                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2574222                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121212                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2799661                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       728604                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3051366                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.inst      1031967                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.data       211122                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores1.core.data       471860                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores2.core.data       161838                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores3.core.inst        49284                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores3.core.data       387945                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores4.core.data       136863                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores5.core.data       354311                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores6.core.data       111888                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores7.core.data       266733                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::total     32235048                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       231102                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      3997103                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       532132                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4082355                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231102                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3254207                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       406260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3510618                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146187                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      2992501                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       392605                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2574222                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121212                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2799661                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       728604                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3051366                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.inst      1031967                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.data       211122                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores1.core.data       471860                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores2.core.data       161838                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores3.core.inst        49284                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores3.core.data       387945                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores4.core.data       136863                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores5.core.data       354311                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores6.core.data       111888                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores7.core.data       266733                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::total     32235048                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.907692                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.inst     0.863636                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.data     0.500000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores3.core.inst     0.083333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores6.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::total     0.785489                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.907692                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.inst     0.863636                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.data     0.500000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores3.core.inst     0.083333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores6.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::total     0.785489                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 67747.508475                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106426.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 66923.852459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60263.092593                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101565                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 63829.418182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73093.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61071.448980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78521                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 55961.347826                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63628.659091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        80956                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 58680.115385                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 54314.052632                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.data        70374                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores1.core.data        94372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores2.core.data        80919                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores3.core.inst        49284                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores3.core.data 96986.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores4.core.data 68431.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores5.core.data 70862.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores6.core.data        55944                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores7.core.data 66683.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::total 64729.012048                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 67747.508475                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106426.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 66923.852459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60263.092593                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101565                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 63829.418182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73093.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61071.448980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78521                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 55961.347826                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63628.659091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        80956                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 58680.115385                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 54314.052632                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.data        70374                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores1.core.data        94372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores2.core.data        80919                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores3.core.inst        49284                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores3.core.data 96986.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores4.core.data 68431.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores5.core.data 70862.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores6.core.data        55944                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores7.core.data 66683.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::total 64729.012048                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores0.core.data            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores2.core.data            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores3.core.data            4                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores4.core.data            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores5.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores6.core.data            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores7.core.data            4                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::total           26                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores0.core.data       162504                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores1.core.data       473525                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores2.core.data       162504                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores3.core.data       389277                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores4.core.data       137529                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores5.core.data       355976                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores6.core.data       112554                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores7.core.data       268065                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::total      2061934                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores0.core.data            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores2.core.data            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores3.core.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores4.core.data            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores5.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores6.core.data            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores7.core.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::total           26                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores0.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores0.core.data        81252                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores1.core.data        94705                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores2.core.data        81252                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores3.core.data 97319.250000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores4.core.data 68764.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores5.core.data 71195.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores6.core.data        56277                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores7.core.data 67016.250000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::total 79305.153846                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores0.core.data            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores2.core.data            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores3.core.data            4                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores4.core.data            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores5.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores6.core.data            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores7.core.data            4                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::total           26                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data       161838                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       471860                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       161838                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       387945                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       136863                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       354311                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       111888                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       266733                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::total      2053276                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data        80919                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data        94372                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data        80919                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 96986.250000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 68431.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 70862.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data        55944                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 66683.250000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::total 78972.153846                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l2_cache.prefetcher            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l2_cache.prefetcher            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l2_cache.prefetcher            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters4.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters4.l2_cache.prefetcher            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters5.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters5.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters6.l2_cache.prefetcher            7                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters7.l2_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.inst            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.data            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores2.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores3.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores4.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores5.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores6.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores6.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores7.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::total           87                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.inst           20                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores1.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores2.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores3.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores4.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores5.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores6.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores7.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::total          521                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       231768                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4016750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       533797                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4102668                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231768                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3272189                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       407592                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3528933                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146853                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      3008818                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       394270                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2589540                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121878                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2814313                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       731601                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3068682                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      1075257                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.data        49617                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       210123                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       208458                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       193140                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores4.core.inst       194472                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores5.core.inst       205461                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores6.core.inst       197136                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores7.core.inst       209457                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::total     31744541                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l2_cache.prefetcher           65                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l2_cache.prefetcher           66                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l2_cache.prefetcher           62                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l2_cache.prefetcher           59                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters4.l2_cache.prefetcher           57                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters5.l2_cache.prefetcher           50                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters6.l2_cache.prefetcher           51                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters7.l2_cache.prefetcher           53                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.inst           22                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores3.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores4.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores5.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores6.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores6.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores7.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::total          608                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.907692                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.909091                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores4.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores5.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores6.core.inst     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores7.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::total     0.856908                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115884                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 68080.508475                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106759.400000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 67256.852459                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115884                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60596.092593                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101898                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 64162.418182                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73426.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61404.448980                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78854                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 56294.347826                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60939                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63961.659091                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        81289                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 59013.115385                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 53762.850000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data        49617                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 30017.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 29779.714286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 27591.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst 27781.714286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 29351.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 28162.285714                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 29922.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::total 60930.021113                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores0.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores4.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores5.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores6.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores7.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::total           49                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::total          472                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       231102                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      3997103                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       532132                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4082355                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231102                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3254207                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       406260                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3510618                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146187                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      2992501                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       392605                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2574222                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121212                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2799661                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       728604                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3051366                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      1031967                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data        49284                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst        49284                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::total     30181772                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.907692                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.863636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.083333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::total     0.776316                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       115551                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 67747.508475                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106426.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 66923.852459                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115551                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60263.092593                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101565                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 63829.418182                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73093.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61071.448980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78521                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 55961.347826                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60606                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63628.659091                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        80956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 58680.115385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 54314.052632                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data        49284                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        49284                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::total 63944.432203                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores0.core.data         5136                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores1.core.data            5                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores2.core.data           15                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores3.core.data            5                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores4.core.data           10                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores5.core.data            8                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores6.core.data            8                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores7.core.data            2                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::total         5189                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores0.core.data         5136                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores1.core.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores2.core.data           15                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores3.core.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores4.core.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores5.core.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores6.core.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores7.core.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::total         5189                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::writebacks          254                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::total          254                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::writebacks          254                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::total          254                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_cache.tags.tagsInUse  8378.443680                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   114.973797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2075.226480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    23.949523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher   265.137000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher    22.973139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher   257.285542                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher    38.954127                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher   251.243161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters4.l1d_cache.prefetcher    27.972704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters4.l2_cache.prefetcher   251.353638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters5.l1d_cache.prefetcher    20.948029                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters5.l2_cache.prefetcher   268.340531                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters6.l1d_cache.prefetcher    19.972156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters6.l2_cache.prefetcher   260.417703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters7.l1d_cache.prefetcher    23.623640                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters7.l2_cache.prefetcher   277.623732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.inst  2167.804612                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.data  1760.948592                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.inst           51                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.data    29.949929                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.data    24.973283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.inst     0.972377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.data    26.954168                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores4.core.data    24.972725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores5.core.data    27.948396                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores6.core.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores6.core.data    24.972177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores7.core.inst            6                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores7.core.data    26.952520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.003509                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.063331                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.000731                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.008091                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.000701                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.007852                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.001189                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.007667                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.000854                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters4.l2_cache.prefetcher     0.007671                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.000639                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters5.l2_cache.prefetcher     0.008189                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.000610                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters6.l2_cache.prefetcher     0.007947                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.000721                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters7.l2_cache.prefetcher     0.008472                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.inst     0.066156                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.data     0.053740                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.inst     0.001556                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.data     0.000914                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.inst     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.data     0.000762                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.inst     0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.data     0.000823                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores4.core.data     0.000762                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores5.core.data     0.000853                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores6.core.inst     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores6.core.data     0.000762                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores7.core.inst     0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores7.core.data     0.000823                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::total     0.255690                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1022         4208                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1024         4179                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::2         1259                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::3         2949                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::2           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::3         4081                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1022     0.128418                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1024     0.127533                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.tagAccesses       110866                       # Number of tag accesses (Count)
board.cache_hierarchy.l3_cache.tags.dataAccesses       110866                       # Number of data accesses (Count)
board.cache_hierarchy.l3_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp          472                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         2588                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         4544                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp           26                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq          472                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port         8102                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::total         8102                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         8102                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port        31872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::total        31872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total        31872                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              7106                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         7604                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         7604    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         7604                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       167517                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy       420439                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         7604                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         7106                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l1d_cache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l2_cache.prefetcher::samples        59.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l2_cache.prefetcher::samples        61.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l1d_cache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l2_cache.prefetcher::samples        54.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l1d_cache.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l2_cache.prefetcher::samples        55.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters4.l1d_cache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters4.l2_cache.prefetcher::samples        49.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters5.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters5.l2_cache.prefetcher::samples        46.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters6.l1d_cache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters6.l2_cache.prefetcher::samples        44.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters7.l1d_cache.prefetcher::samples         9.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters7.l2_cache.prefetcher::samples        52.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples        19.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples         3.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000413394                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1034                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    498                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  498                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.36                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              498                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                136                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                120                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 90                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 25                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 18                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 17                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              31872                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         65534466.23451053                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                206425698                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                414509.43                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l1d_cache.prefetcher          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l2_cache.prefetcher         3776                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l2_cache.prefetcher         3904                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l1d_cache.prefetcher          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l2_cache.prefetcher         3456                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l1d_cache.prefetcher          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l2_cache.prefetcher         3520                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters4.l1d_cache.prefetcher          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters4.l2_cache.prefetcher         3136                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters5.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters5.l2_cache.prefetcher         2944                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters6.l1d_cache.prefetcher          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters6.l2_cache.prefetcher         2816                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters7.l1d_cache.prefetcher          576                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters7.l2_cache.prefetcher         3328                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst         1216                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data          192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l1d_cache.prefetcher 263190.627447833482                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l2_cache.prefetcher 7764123.509711087681                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l1d_cache.prefetcher 657976.568619583733                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l2_cache.prefetcher 8027314.137158920988                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l1d_cache.prefetcher 263190.627447833482                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l2_cache.prefetcher 7106146.941091503948                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l1d_cache.prefetcher 526381.254895666963                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l2_cache.prefetcher 7237742.254815420136                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters4.l1d_cache.prefetcher 263190.627447833482                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters4.l2_cache.prefetcher 6448170.372471920215                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters5.l1d_cache.prefetcher 657976.568619583733                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters5.l2_cache.prefetcher 6053384.431300169788                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters6.l1d_cache.prefetcher 263190.627447833482                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters6.l2_cache.prefetcher 5790193.803852336481                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters7.l1d_cache.prefetcher 1184357.823515250580                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters7.l2_cache.prefetcher 6842956.313643670641                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 2500310.960754417814                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 394785.941171750193                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 657976.568619583733                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 263190.627447833482                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 131595.313723916741                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 526381.254895666963                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 263190.627447833482                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 657976.568619583733                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 263190.627447833482                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 526381.254895666963                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst           19                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data            3                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l1d_cache.prefetcher       170174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l2_cache.prefetcher      2170305                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l1d_cache.prefetcher       378509                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l2_cache.prefetcher      2195570                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l1d_cache.prefetcher       170174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l2_cache.prefetcher      1580748                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l1d_cache.prefetcher       284155                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l2_cache.prefetcher      1808827                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters4.l1d_cache.prefetcher        85174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters4.l2_cache.prefetcher      1474899                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters5.l1d_cache.prefetcher       239074                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters5.l2_cache.prefetcher      1147745                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters6.l1d_cache.prefetcher        60174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters6.l2_cache.prefetcher      1431867                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters7.l1d_cache.prefetcher       454354                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters7.l2_cache.prefetcher      1434855                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst       452500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data       119590                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       318814                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       100840                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst        18750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       265820                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data        75840                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data       201376                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data        50840                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data       144677                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l1d_cache.prefetcher     85087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l2_cache.prefetcher     36784.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l1d_cache.prefetcher     75701.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l2_cache.prefetcher     35992.95                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l1d_cache.prefetcher     85087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l2_cache.prefetcher     29273.11                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l1d_cache.prefetcher     71038.75                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l2_cache.prefetcher     32887.76                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters4.l1d_cache.prefetcher     42587.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters4.l2_cache.prefetcher     30099.98                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters5.l1d_cache.prefetcher     47814.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters5.l2_cache.prefetcher     24950.98                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters6.l1d_cache.prefetcher     30087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters6.l2_cache.prefetcher     32542.43                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters7.l1d_cache.prefetcher     50483.78                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters7.l2_cache.prefetcher     27593.37                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     23815.79                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     39863.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     63762.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     50420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     66455.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data     37920.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data     40275.20                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data     25420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data     36169.25                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l1d_cache.prefetcher          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l2_cache.prefetcher         3776                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l2_cache.prefetcher         3904                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l1d_cache.prefetcher          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l2_cache.prefetcher         3456                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l1d_cache.prefetcher          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l2_cache.prefetcher         3520                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters4.l1d_cache.prefetcher          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters4.l2_cache.prefetcher         3136                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters5.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters5.l2_cache.prefetcher         2944                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters6.l1d_cache.prefetcher          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters6.l2_cache.prefetcher         2816                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters7.l1d_cache.prefetcher          576                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters7.l2_cache.prefetcher         3328                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst         1216                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data          192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        31872                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst         1216                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         1280                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l1d_cache.prefetcher            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l2_cache.prefetcher           59                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst           19                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data            3                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          498                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l1d_cache.prefetcher       263191                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l2_cache.prefetcher      7764124                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l1d_cache.prefetcher       657977                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l2_cache.prefetcher      8027314                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l1d_cache.prefetcher       263191                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l2_cache.prefetcher      7106147                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l1d_cache.prefetcher       526381                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l2_cache.prefetcher      7237742                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters4.l1d_cache.prefetcher       263191                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters4.l2_cache.prefetcher      6448170                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters5.l1d_cache.prefetcher       657977                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters5.l2_cache.prefetcher      6053384                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters6.l1d_cache.prefetcher       263191                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters6.l2_cache.prefetcher      5790194                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters7.l1d_cache.prefetcher      1184358                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters7.l2_cache.prefetcher      6842956                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      2500311                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data       394786                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data       657977                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data       263191                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst       131595                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data       526381                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data       263191                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data       657977                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data       263191                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data       526381                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     65534466                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      2500311                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst       131595                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      2631906                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l1d_cache.prefetcher       263191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l2_cache.prefetcher      7764124                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l1d_cache.prefetcher       657977                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l2_cache.prefetcher      8027314                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l1d_cache.prefetcher       263191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l2_cache.prefetcher      7106147                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l1d_cache.prefetcher       526381                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l2_cache.prefetcher      7237742                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters4.l1d_cache.prefetcher       263191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters4.l2_cache.prefetcher      6448170                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters5.l1d_cache.prefetcher       657977                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters5.l2_cache.prefetcher      6053384                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters6.l1d_cache.prefetcher       263191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters6.l2_cache.prefetcher      5790194                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters7.l1d_cache.prefetcher      1184358                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters7.l2_cache.prefetcher      6842956                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      2500311                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data       394786                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data       657977                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data       263191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst       131595                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data       526381                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data       263191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data       657977                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data       263191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data       526381                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     65534466                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             498                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           35                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           21                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           21                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           20                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           48                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           55                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           26                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           24                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            7498151                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          2490000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      16835651                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           15056.53                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      33806.53                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            440                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        88.35                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples           62                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   525.419355                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   375.415454                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   366.121432                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127            8     12.90%     12.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255            5      8.06%     20.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           14     22.58%     43.55% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            7     11.29%     54.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            6      9.68%     64.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            1      1.61%     66.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            3      4.84%     70.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           18     29.03%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total           62                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        31872                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          65.534466                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.51                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.51                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          88.35                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       207060                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       110055                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      1892100                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 38107680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     16796190                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    172955040                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    230068125                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   473.060736                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    449495304                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     16120000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     21622304                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       249900                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       132825                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      1770720                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 38107680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     20058300                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    170335200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    230654625                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   474.266683                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    442600904                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     16120000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     28847785                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.498388                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.285846                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts       417472                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       731675                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.498388                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.285846                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         5010      0.68%      0.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       412846     56.42%     57.11% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          203      0.03%     57.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         1407      0.19%     57.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd        29754      4.07%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.40% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         5746      0.79%     62.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     62.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     62.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         7838      1.07%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd        23925      3.27%     66.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt          100      0.01%     66.54% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv          663      0.09%     66.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult        23062      3.15%     69.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt          100      0.01%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     69.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        69754      9.53%     79.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        66734      9.12%     88.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead        60856      8.32%     96.76% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite        23677      3.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       731675                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps       180022                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions            7                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses       163646                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        93286                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           34                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       167350                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts       417472                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       731675                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          215                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              3.099831                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.322598                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts       471148                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       834900                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     3.099831                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.322598                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         1970      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       655900     78.56%     78.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          203      0.02%     78.82% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv         1407      0.17%     78.99% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd        23342      2.80%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu         1500      0.18%     81.96% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     81.96% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     81.96% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          586      0.07%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd        23342      2.80%     84.83% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.83% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.83% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.83% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv          650      0.08%     84.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult        22399      2.68%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        52106      6.24%     93.83% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         5397      0.65%     94.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead        45448      5.44%     99.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          650      0.08%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       834900                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       290594                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses       160213                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses         7079                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           32                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       188640                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts       471148                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       834900                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              3.098982                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.322687                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commitStats0.numInsts       471277                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       834876                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     3.098982                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.322687                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         1973      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       658517     78.88%     79.11% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult          203      0.02%     79.14% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv         1407      0.17%     79.31% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd        22707      2.72%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu         1474      0.18%     82.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     82.20% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc          642      0.08%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd        22707      2.72%     85.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv          637      0.08%     85.07% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.07% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult        21749      2.61%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        52684      6.31%     93.99% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite         5404      0.65%     94.64% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead        44135      5.29%     99.92% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite          637      0.08%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       834876                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps       289776                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses       159434                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses         7076                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           33                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses       187920                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts       471277                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       834876                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              3.089189                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.323710                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commitStats0.numInsts       472771                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       836838                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     3.089189                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.323710                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         1976      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       663202     79.25%     79.49% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult          203      0.02%     79.51% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv         1407      0.17%     79.68% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd        22017      2.63%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.31% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu         1448      0.17%     82.48% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.48% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     82.48% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc          562      0.07%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.55% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd        22017      2.63%     85.18% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.18% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.18% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.18% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv          624      0.07%     85.26% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.26% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult        21112      2.52%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        53455      6.39%     94.17% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite         5343      0.64%     94.81% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead        42848      5.12%     99.93% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite          624      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       836838                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps       289527                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses       159145                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses         6937                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           33                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses       187479                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts       472771                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       836838                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              3.090490                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.323573                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commitStats0.numInsts       472572                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       836411                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     3.090490                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.323573                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         1969      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu       665119     79.52%     79.76% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult          203      0.02%     79.78% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv         1407      0.17%     79.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd        21448      2.56%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.51% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu         1424      0.17%     82.68% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.68% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     82.68% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc          696      0.08%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd        21448      2.56%     85.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.33% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv          612      0.07%     85.40% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult        20488      2.45%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        53968      6.45%     94.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite         5429      0.65%     94.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead        41588      4.97%     99.93% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite          612      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       836411                       # Class of committed instruction. (Count)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps       288669                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses       158253                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses         7055                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           34                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses       186684                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts       472572                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       836411                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              3.082805                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.324380                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commitStats0.numInsts       473750                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       837945                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     3.082805                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.324380                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         1962      0.23%      0.23% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu       669124     79.85%     80.09% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult          203      0.02%     80.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv         1407      0.17%     80.28% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd        20814      2.48%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.76% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu         1400      0.17%     82.93% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.93% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     82.93% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc          676      0.08%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.01% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd        20814      2.48%     85.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv          600      0.07%     85.57% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult        19876      2.37%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        54679      6.53%     94.46% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite         5438      0.65%     95.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead        40352      4.82%     99.93% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite          600      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       837945                       # Class of committed instruction. (Count)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps       288386                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses       157869                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses         7019                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           33                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses       186294                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts       473750                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       837945                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              3.068356                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.325907                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commitStats0.numInsts       475981                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       841328                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     3.068356                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.325907                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         1978      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu       674976     80.23%     80.46% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult          203      0.02%     80.49% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv         1407      0.17%     80.65% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd        20171      2.40%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu         1376      0.16%     83.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc          614      0.07%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd        20171      2.40%     85.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.69% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv          588      0.07%     85.76% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult        19276      2.29%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.05% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        55506      6.60%     94.64% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite         5334      0.63%     95.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead        39140      4.65%     99.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite          588      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       841328                       # Class of committed instruction. (Count)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps       288476                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses       157822                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses         6849                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           34                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses       186413                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts       475981                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       841328                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles         1460479                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              3.051763                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.327679                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commitStats0.numInsts       478569                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       845357                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     3.051763                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.327679                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         1978      0.23%      0.23% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu       681190     80.58%     80.81% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult          203      0.02%     80.84% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv         1407      0.17%     81.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd        19564      2.31%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.32% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu         1352      0.16%     83.48% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.48% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.48% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc          600      0.07%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd        19564      2.31%     85.86% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.86% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.86% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.86% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv          576      0.07%     85.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult        18688      2.21%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        56389      6.67%     94.81% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite         5318      0.63%     95.44% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead        37952      4.49%     99.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite          576      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       845357                       # Class of committed instruction. (Count)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps       288911                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses       157866                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses         6791                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           34                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses       186680                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON   2060664939                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts       478569                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       845357                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles         244468                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles        1216011                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles          96234                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles        1364245                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores2.core.idleCycles          98089                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores2.core.tickCycles        1362390                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores3.core.idleCycles          97621                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores3.core.tickCycles        1362858                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores4.core.idleCycles          99906                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores4.core.tickCycles        1360573                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores5.core.idleCycles          99583                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores5.core.tickCycles        1360896                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores6.core.idleCycles          96863                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores6.core.tickCycles        1363616                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores7.core.idleCycles          92930                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores7.core.tickCycles        1367549                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000540                       # Number of seconds simulated (Second)
simTicks                                    539985807                       # Number of ticks simulated (Tick)
finalTick                                  2114311239                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     32.37                       # Real time elapsed on the host (Second)
hostTickRate                                 16679198                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4826916                       # Number of bytes of host memory used (Byte)
simInsts                                      4246554                       # Number of instructions simulated (Count)
simOps                                        7497079                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   131168                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     231570                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters0.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::processor.cores0.core.data       260837                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandHits::total       260837                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::processor.cores0.core.data       260837                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallHits::total       260837                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::processor.cores0.core.data        15269                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMisses::total        15269                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::processor.cores0.core.data        15269                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMisses::total        15269                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::processor.cores0.core.data    202237227                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMissLatency::total    202237227                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::processor.cores0.core.data    202237227                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMissLatency::total    202237227                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::processor.cores0.core.data       276106                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandAccesses::total       276106                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::processor.cores0.core.data       276106                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallAccesses::total       276106                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::processor.cores0.core.data     0.055301                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMissRate::total     0.055301                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::processor.cores0.core.data     0.055301                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMissRate::total     0.055301                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::processor.cores0.core.data 13244.955596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMissLatency::total 13244.955596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::processor.cores0.core.data 13244.955596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMissLatency::total 13244.955596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1d_cache.writebacks::writebacks         3052                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.writebacks::total         3052                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::processor.cores0.core.data         6266                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrHits::total         6266                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::processor.cores0.core.data         6266                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrHits::total         6266                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::processor.cores0.core.data         9003                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMisses::total         9003                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1250                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::processor.cores0.core.data         9003                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMisses::total        10253                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::processor.cores0.core.data    115307577                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissLatency::total    115307577                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      8898794                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::processor.cores0.core.data    115307577                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissLatency::total    124206371                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::processor.cores0.core.data     0.032607                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandMshrMissRate::total     0.032607                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::processor.cores0.core.data     0.032607                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.overallMshrMissRate::total     0.037134                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::processor.cores0.core.data 12807.683772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.demandAvgMshrMissLatency::total 12807.683772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7119.035200                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::processor.cores0.core.data 12807.683772                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.overallAvgMshrMissLatency::total 12114.149127                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.replacements         3052                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1250                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMisses::total         1250                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      8898794                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissLatency::total      8898794                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher  7119.035200                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.HardPFReq.avgMshrMissLatency::total  7119.035200                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::processor.cores0.core.data          431                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.hits::total          431                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::processor.cores0.core.data          498                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.misses::total          498                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::processor.cores0.core.data      5441886                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missLatency::total      5441886                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::processor.cores0.core.data          929                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.accesses::total          929                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::processor.cores0.core.data     0.536060                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.missRate::total     0.536060                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data 10927.481928                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMissLatency::total 10927.481928                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores0.core.data          498                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMisses::total          498                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data     11647008                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     11647008                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.536060                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.536060                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data 23387.566265                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 23387.566265                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::processor.cores0.core.data          929                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.hits::total          929                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::processor.cores0.core.data          929                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.LockedRMWWriteReq.accesses::total          929                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::processor.cores0.core.data       176634                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.hits::total       176634                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::processor.cores0.core.data         1572                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.misses::total         1572                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::processor.cores0.core.data     14144841                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missLatency::total     14144841                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::processor.cores0.core.data       178206                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.accesses::total       178206                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::processor.cores0.core.data     0.008821                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.missRate::total     0.008821                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::processor.cores0.core.data  8997.990458                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMissLatency::total  8997.990458                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::processor.cores0.core.data            3                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::processor.cores0.core.data         1569                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMisses::total         1569                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::processor.cores0.core.data     13527459                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissLatency::total     13527459                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::processor.cores0.core.data     0.008804                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.mshrMissRate::total     0.008804                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.data  8621.707457                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.ReadReq.avgMshrMissLatency::total  8621.707457                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::processor.cores0.core.data        84203                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.hits::total        84203                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::processor.cores0.core.data        13697                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.misses::total        13697                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::processor.cores0.core.data    188092386                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missLatency::total    188092386                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::processor.cores0.core.data        97900                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.accesses::total        97900                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::processor.cores0.core.data     0.139908                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.missRate::total     0.139908                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::processor.cores0.core.data 13732.378331                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMissLatency::total 13732.378331                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::processor.cores0.core.data         6263                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrHits::total         6263                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::processor.cores0.core.data         7434                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMisses::total         7434                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::processor.cores0.core.data    101780118                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissLatency::total    101780118                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::processor.cores0.core.data     0.075935                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.mshrMissRate::total     0.075935                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores0.core.data 13691.164649                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.WriteReq.avgMshrMissLatency::total 13691.164649                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.demandMshrMisses         9003                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIssued         4013                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUnused          293                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUseful          907                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulButMiss           54                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.accuracy     0.226015                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.coverage     0.091524                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInCache         2762                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfLate         2763                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfIdentified         4013                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfSpanPage         3111                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.pfUsefulSpanPage          827                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagsInUse   505.652888                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.totalRefs       291407                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.sampledRefs         6093                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.avgRefs    47.826522                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   298.141233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupancies::processor.cores0.core.data   207.511655                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.582307                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::processor.cores0.core.data     0.405296                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.avgOccs::total     0.987603                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1022          230                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.occupanciesTaskId::1024          282                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::1          220                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1022::2            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::0          154                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::1          108                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ageTaskId_1024::2           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1022     0.449219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.ratioOccsTaskId::1024     0.550781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1d_cache.tags.tagAccesses      2229294                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.dataAccesses      2229294                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::processor.cores0.core.inst       182430                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandHits::total       182430                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::processor.cores0.core.inst       182430                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallHits::total       182430                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::processor.cores0.core.inst          280                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMisses::total          280                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::processor.cores0.core.inst          280                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMisses::total          280                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::processor.cores0.core.inst      9609048                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMissLatency::total      9609048                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::processor.cores0.core.inst      9609048                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMissLatency::total      9609048                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::processor.cores0.core.inst       182710                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandAccesses::total       182710                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::processor.cores0.core.inst       182710                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallAccesses::total       182710                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::processor.cores0.core.inst     0.001532                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMissRate::total     0.001532                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::processor.cores0.core.inst     0.001532                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMissRate::total     0.001532                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::processor.cores0.core.inst 34318.028571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMissLatency::total 34318.028571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::processor.cores0.core.inst 34318.028571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMissLatency::total 34318.028571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l1i_cache.writebacks::writebacks          281                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.writebacks::total          281                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::processor.cores0.core.inst          280                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMisses::total          280                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::processor.cores0.core.inst          280                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMisses::total          280                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::processor.cores0.core.inst      9515475                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissLatency::total      9515475                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::processor.cores0.core.inst      9515475                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissLatency::total      9515475                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::processor.cores0.core.inst     0.001532                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandMshrMissRate::total     0.001532                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::processor.cores0.core.inst     0.001532                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.overallMshrMissRate::total     0.001532                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 33983.839286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.demandAvgMshrMissLatency::total 33983.839286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 33983.839286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.overallAvgMshrMissLatency::total 33983.839286                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.replacements          281                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::processor.cores0.core.inst       182430                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.hits::total       182430                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::processor.cores0.core.inst          280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.misses::total          280                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::processor.cores0.core.inst      9609048                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missLatency::total      9609048                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::processor.cores0.core.inst       182710                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.accesses::total       182710                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::processor.cores0.core.inst     0.001532                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.missRate::total     0.001532                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::processor.cores0.core.inst 34318.028571                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMissLatency::total 34318.028571                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::processor.cores0.core.inst          280                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMisses::total          280                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::processor.cores0.core.inst      9515475                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissLatency::total      9515475                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::processor.cores0.core.inst     0.001532                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.mshrMissRate::total     0.001532                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 33983.839286                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.ReadReq.avgMshrMissLatency::total 33983.839286                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.demandMshrMisses          280                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.totalRefs       599737                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.sampledRefs          793                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.avgRefs   756.288777                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l1i_cache.tags.occupancies::processor.cores0.core.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::processor.cores0.core.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l1i_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::0          207                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::2           85                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ageTaskId_1024::3          184                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l1i_cache.tags.tagAccesses      1461961                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.dataAccesses      1461961                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadResp        16667                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadRespWithInvalidate           95                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackDirty         1931                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::WritebackClean         1911                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::CleanEvict         1331                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::HardPFReq         1370                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeReq         6899                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::UpgradeResp         6705                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExReq         3809                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadExResp         3583                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.transDist::ReadSharedReq        19875                       # Transaction distribution (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        40572                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port          842                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktCount::total        41414                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1d_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port      1479424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize_board.cache_hierarchy.clusters0.l1i_cache.mem_side_port::board.cache_hierarchy.clusters0.l2_cache.cpu_side_port        35968                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.pktSize::total      1515392                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoops        38780                       # Total snoops (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopTraffic       959424                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::samples        33793                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::mean     0.565413                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::stdev     0.496128                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::0        14693     43.48%     43.48% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::1        19093     56.50%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::2            7      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.snoopFanout::total        33793                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters0.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.occupancy      7196210                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.occupancy      7297695                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.occupancy       280719                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.occupancy     14979982                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters0.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totRequests        14364                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleRequests         8527                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.totSnoops        19092                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitSingleSnoops        19085                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_bus.snoop_filter.hitMultiSnoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          911                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.inst           89                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::processor.cores0.core.data          565                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandHits::total         1565                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          911                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.inst           89                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::processor.cores0.core.data          565                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallHits::total         1565                       # number of overall hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          339                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.inst          191                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::processor.cores0.core.data         3747                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMisses::total         4277                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          339                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.inst          191                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::processor.cores0.core.data         3747                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMisses::total         4277                       # number of overall misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      4126860                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.inst      8997993                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::processor.cores0.core.data     39011909                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMissLatency::total     52136762                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      4126860                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.inst      8997993                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::processor.cores0.core.data     39011909                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMissLatency::total     52136762                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1250                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.inst          280                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::processor.cores0.core.data         4312                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandAccesses::total         5842                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1250                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.inst          280                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::processor.cores0.core.data         4312                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallAccesses::total         5842                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.271200                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.inst     0.682143                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::processor.cores0.core.data     0.868970                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMissRate::total     0.732112                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.271200                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.inst     0.682143                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::processor.cores0.core.data     0.868970                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMissRate::total     0.732112                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 12173.628319                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.inst 47109.910995                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::processor.cores0.core.data 10411.504937                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMissLatency::total 12190.030863                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 12173.628319                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.inst 47109.910995                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::processor.cores0.core.data 10411.504937                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMissLatency::total 12190.030863                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters0.l2_cache.writebacks::writebacks          509                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.writebacks::total          509                       # number of writebacks (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          181                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrHits::total          181                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          181                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrHits::total          181                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          158                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.inst          191                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::processor.cores0.core.data         3747                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMisses::total         4096                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          158                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          939                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.inst          191                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::processor.cores0.core.data         3747                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMisses::total         5035                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2323671                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.inst      8934057                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::processor.cores0.core.data     37757498                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissLatency::total     49015226                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2323671                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9502921                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.inst      8934057                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::processor.cores0.core.data     37757498                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissLatency::total     58518147                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.126400                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.inst     0.682143                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::processor.cores0.core.data     0.868970                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandMshrMissRate::total     0.701130                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.126400                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.inst     0.682143                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::processor.cores0.core.data     0.868970                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.overallMshrMissRate::total     0.861862                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 14706.778481                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 46775.167539                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::processor.cores0.core.data 10076.727515                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.demandAvgMshrMissLatency::total 11966.607910                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 14706.778481                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 10120.256656                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 46775.167539                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::processor.cores0.core.data 10076.727515                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.overallAvgMshrMissLatency::total 11622.273486                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.replacements         1840                       # number of replacements (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher          939                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMisses::total          939                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      9502921                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissLatency::total      9502921                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 10120.256656                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.HardPFReq.avgMshrMissLatency::total 10120.256656                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::processor.cores0.core.data           50                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.hits::total           50                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::processor.cores0.core.data         2693                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.misses::total         2693                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::processor.cores0.core.data     28426174                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missLatency::total     28426174                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::processor.cores0.core.data         2743                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.accesses::total         2743                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::processor.cores0.core.data     0.981772                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.missRate::total     0.981772                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::processor.cores0.core.data 10555.578908                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMissLatency::total 10555.578908                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::processor.cores0.core.data         2693                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMisses::total         2693                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     27522745                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissLatency::total     27522745                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.981772                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.mshrMissRate::total     0.981772                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 10220.105830                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadExReq.avgMshrMissLatency::total 10220.105830                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher          911                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.inst           89                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::processor.cores0.core.data          515                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.hits::total         1515                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher          339                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.inst          191                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::processor.cores0.core.data         1054                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.misses::total         1584                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      4126860                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      8997993                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::processor.cores0.core.data     10585735                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missLatency::total     23710588                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher         1250                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.inst          280                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::processor.cores0.core.data         1569                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.accesses::total         3099                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.271200                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.682143                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.671765                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.missRate::total     0.511133                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 12173.628319                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 47109.910995                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 10043.391841                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMissLatency::total 14968.805556                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters0.l1d_cache.prefetcher          181                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrHits::total          181                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher          158                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          191                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data         1054                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMisses::total         1403                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher      2323671                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      8934057                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     10234753                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissLatency::total     21492481                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.126400                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.682143                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.671765                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.mshrMissRate::total     0.452727                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 14706.778481                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 46775.167539                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data  9710.391841                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.ReadSharedReq.avgMshrMissLatency::total 15318.945830                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.hits::processor.cores0.core.data           11                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.hits::total           11                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::processor.cores0.core.data         5178                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.misses::total         5178                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::processor.cores0.core.data     72861356                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missLatency::total     72861356                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::processor.cores0.core.data         5189                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.accesses::total         5189                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::processor.cores0.core.data     0.997880                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.missRate::total     0.997880                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::processor.cores0.core.data 14071.331788                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMissLatency::total 14071.331788                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::processor.cores0.core.data         5178                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMisses::total         5178                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data     71143742                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissLatency::total     71143742                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::processor.cores0.core.data     0.997880                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.mshrMissRate::total     0.997880                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data 13739.617999                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.UpgradeReq.avgMshrMissLatency::total 13739.617999                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::writebacks         1908                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.hits::total         1908                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::writebacks         1908                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackClean.accesses::total         1908                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::writebacks         1422                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.hits::total         1422                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::writebacks         1422                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.WritebackDirty.accesses::total         1422                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters0.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.demandMshrMisses         4096                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIssued         2607                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUnused            9                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUseful          644                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulButMiss           18                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.accuracy     0.247027                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.coverage     0.135865                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInCache         1546                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInMSHR          122                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfLate         1668                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfIdentified         3341                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfBufferHit          466                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedDemand          186                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfSpanPage          415                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.pfUsefulSpanPage          171                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters0.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.tagsInUse  4034.396055                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.totalRefs        56426                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.sampledRefs         8461                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.avgRefs     6.668952                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters0.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::writebacks    94.383400                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   104.335974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  1924.345917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.inst   994.394470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupancies::processor.cores0.core.data   916.936293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::writebacks     0.023043                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.025473                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.469811                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.inst     0.242772                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::processor.cores0.core.data     0.223861                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.avgOccs::total     0.984960                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1022         2385                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.occupanciesTaskId::1024         1706                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::1          302                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::2          873                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1022::3         1210                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::0          349                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::1          189                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::2          410                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ageTaskId_1024::3          758                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1022     0.582275                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.ratioOccsTaskId::1024     0.416504                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters0.l2_cache.tags.tagAccesses       119410                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.dataAccesses       119410                       # Number of data accesses (Count)
board.cache_hierarchy.clusters0.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::processor.cores1.core.data       180797                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandHits::total       180797                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::processor.cores1.core.data       180797                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallHits::total       180797                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::processor.cores1.core.data         3026                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMisses::total         3026                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::processor.cores1.core.data         3026                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMisses::total         3026                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::processor.cores1.core.data     34430202                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMissLatency::total     34430202                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::processor.cores1.core.data     34430202                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMissLatency::total     34430202                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::processor.cores1.core.data       183823                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandAccesses::total       183823                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::processor.cores1.core.data       183823                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallAccesses::total       183823                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::processor.cores1.core.data     0.016461                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMissRate::total     0.016461                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::processor.cores1.core.data     0.016461                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMissRate::total     0.016461                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::processor.cores1.core.data 11378.123596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMissLatency::total 11378.123596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::processor.cores1.core.data 11378.123596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMissLatency::total 11378.123596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1d_cache.writebacks::writebacks         1222                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.writebacks::total         1222                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::processor.cores1.core.data           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrHits::total           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::processor.cores1.core.data           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrHits::total           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::processor.cores1.core.data         2985                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMisses::total         2985                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::processor.cores1.core.data         2985                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMisses::total         3810                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::processor.cores1.core.data     32607693                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissLatency::total     32607693                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      5970852                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::processor.cores1.core.data     32607693                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissLatency::total     38578545                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::processor.cores1.core.data     0.016238                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandMshrMissRate::total     0.016238                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::processor.cores1.core.data     0.016238                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.overallMshrMissRate::total     0.020726                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::processor.cores1.core.data 10923.850251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.demandAvgMshrMissLatency::total 10923.850251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7237.396364                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::processor.cores1.core.data 10923.850251                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.overallAvgMshrMissLatency::total 10125.602362                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.replacements         1222                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMisses::total          825                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      5970852                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissLatency::total      5970852                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher  7237.396364                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.HardPFReq.avgMshrMissLatency::total  7237.396364                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::processor.cores1.core.data           16                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::processor.cores1.core.data          679                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.misses::total          679                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::processor.cores1.core.data     10694295                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missLatency::total     10694295                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::processor.cores1.core.data          695                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.accesses::total          695                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::processor.cores1.core.data     0.976978                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.missRate::total     0.976978                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data 15750.066274                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMissLatency::total 15750.066274                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores1.core.data          679                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMisses::total          679                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data     21871440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     21871440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data     0.976978                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.976978                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data 32211.251841                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 32211.251841                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::processor.cores1.core.data          695                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.hits::total          695                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::processor.cores1.core.data          695                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.LockedRMWWriteReq.accesses::total          695                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::processor.cores1.core.data       175976                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.hits::total       175976                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::processor.cores1.core.data         2495                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.misses::total         2495                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::processor.cores1.core.data     28276695                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missLatency::total     28276695                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::processor.cores1.core.data       178471                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.accesses::total       178471                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::processor.cores1.core.data     0.013980                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.missRate::total     0.013980                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::processor.cores1.core.data 11333.344689                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMissLatency::total 11333.344689                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::processor.cores1.core.data           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrHits::total           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::processor.cores1.core.data         2460                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMisses::total         2460                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::processor.cores1.core.data     27107865                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissLatency::total     27107865                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::processor.cores1.core.data     0.013784                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.mshrMissRate::total     0.013784                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.data 11019.457317                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.ReadReq.avgMshrMissLatency::total 11019.457317                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::processor.cores1.core.data         4821                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.hits::total         4821                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::processor.cores1.core.data          531                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.misses::total          531                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::processor.cores1.core.data      6153507                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missLatency::total      6153507                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::processor.cores1.core.data         5352                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.accesses::total         5352                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::processor.cores1.core.data     0.099215                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.missRate::total     0.099215                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::processor.cores1.core.data 11588.525424                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMissLatency::total 11588.525424                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::processor.cores1.core.data            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::processor.cores1.core.data          525                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMisses::total          525                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::processor.cores1.core.data      5499828                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissLatency::total      5499828                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::processor.cores1.core.data     0.098094                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.mshrMissRate::total     0.098094                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores1.core.data 10475.862857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.WriteReq.avgMshrMissLatency::total 10475.862857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.demandMshrMisses         2985                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIssued         2419                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUnused          177                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUseful          618                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulButMiss           35                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.accuracy     0.255477                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.coverage     0.171524                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInCache         1594                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfLate         1594                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfIdentified         2419                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfSpanPage          425                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.pfUsefulSpanPage          228                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagsInUse   503.060216                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.totalRefs       206366                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.sampledRefs         4653                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.avgRefs    44.351171                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher   364.585225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupancies::processor.cores1.core.data   138.474991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.712081                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::processor.cores1.core.data     0.270459                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.avgOccs::total     0.982539                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1022          386                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.occupanciesTaskId::1024           88                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::1          112                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1022::2          274                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ageTaskId_1024::2           56                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1022     0.753906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.ratioOccsTaskId::1024     0.171875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1d_cache.tags.tagAccesses      1485853                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.dataAccesses      1485853                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::processor.cores1.core.inst       207581                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandHits::total       207581                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::processor.cores1.core.inst       207581                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallHits::total       207581                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::processor.cores1.core.inst       332001                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMissLatency::total       332001                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::processor.cores1.core.inst       332001                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMissLatency::total       332001                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::processor.cores1.core.inst       207593                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandAccesses::total       207593                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::processor.cores1.core.inst       207593                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallAccesses::total       207593                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::processor.cores1.core.inst     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::processor.cores1.core.inst     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::processor.cores1.core.inst 27666.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMissLatency::total 27666.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::processor.cores1.core.inst 27666.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMissLatency::total 27666.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::processor.cores1.core.inst       328005                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissLatency::total       328005                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::processor.cores1.core.inst       328005                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissLatency::total       328005                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::processor.cores1.core.inst     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandMshrMissRate::total     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::processor.cores1.core.inst     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.overallMshrMissRate::total     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.demandAvgMshrMissLatency::total 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.overallAvgMshrMissLatency::total 27333.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::processor.cores1.core.inst       207581                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.hits::total       207581                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::processor.cores1.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::processor.cores1.core.inst       332001                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missLatency::total       332001                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::processor.cores1.core.inst       207593                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.accesses::total       207593                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::processor.cores1.core.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::processor.cores1.core.inst 27666.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMissLatency::total 27666.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::processor.cores1.core.inst       328005                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissLatency::total       328005                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::processor.cores1.core.inst     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 27333.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.ReadReq.avgMshrMissLatency::total 27333.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagsInUse   176.789080                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.totalRefs       589890                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.sampledRefs          177                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.avgRefs  3332.711864                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l1i_cache.tags.occupancies::processor.cores1.core.inst   176.789080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::processor.cores1.core.inst     0.345291                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.avgOccs::total     0.345291                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l1i_cache.tags.occupanciesTaskId::1024          177                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ageTaskId_1024::3          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.ratioOccsTaskId::1024     0.345703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l1i_cache.tags.tagAccesses      1660756                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.dataAccesses      1660756                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadResp         4107                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadRespWithInvalidate          125                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackDirty          238                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::WritebackClean          987                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::CleanEvict           21                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::HardPFReq         1176                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeReq         2394                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::UpgradeResp          520                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExReq         2524                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadExResp         1823                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.transDist::ReadSharedReq        13159                       # Transaction distribution (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port        12274                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktCount::total        12298                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1d_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port       464960                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize_board.cache_hierarchy.clusters1.l1i_cache.mem_side_port::board.cache_hierarchy.clusters1.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.pktSize::total       465728                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoops        16850                       # Total snoops (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopTraffic       121408                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::samples        19277                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::mean     0.604658                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::stdev     0.488937                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::0         7621     39.53%     39.53% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::1        11656     60.47%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.snoopFanout::total        19277                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters1.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.occupancy      2885278                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.occupancy      4258071                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.occupancy      1953539                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters1.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totRequests         5723                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleRequests         1647                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.totSnoops        11656                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitSingleSnoops        11656                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          566                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::processor.cores1.core.data           41                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandHits::total          607                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          566                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::processor.cores1.core.data           41                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallHits::total          607                       # number of overall hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          259                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::processor.cores1.core.data         3274                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMisses::total         3545                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher          259                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::processor.cores1.core.data         3274                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMisses::total         3545                       # number of overall misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3092904                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.inst       320013                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::processor.cores1.core.data     37456172                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMissLatency::total     40869089                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3092904                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.inst       320013                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::processor.cores1.core.data     37456172                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMissLatency::total     40869089                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::processor.cores1.core.data         3315                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandAccesses::total         4152                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::processor.cores1.core.data         3315                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallAccesses::total         4152                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.313939                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::processor.cores1.core.data     0.987632                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMissRate::total     0.853805                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.313939                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::processor.cores1.core.data     0.987632                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMissRate::total     0.853805                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 11941.714286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.inst 26667.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::processor.cores1.core.data 11440.492364                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMissLatency::total 11528.656982                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 11941.714286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.inst 26667.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::processor.cores1.core.data 11440.492364                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMissLatency::total 11528.656982                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters1.l2_cache.writebacks::writebacks            3                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.writebacks::total            3                       # number of writebacks (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          175                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrHits::total          175                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          175                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrHits::total          175                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           84                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::processor.cores1.core.data         3274                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMisses::total         3370                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           84                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          811                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::processor.cores1.core.data         3274                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMisses::total         4181                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1556442                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.inst       316017                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::processor.cores1.core.data     36362933                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissLatency::total     38235392                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1556442                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8459480                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.inst       316017                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::processor.cores1.core.data     36362933                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissLatency::total     46694872                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.101818                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::processor.cores1.core.data     0.987632                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandMshrMissRate::total     0.811657                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.101818                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::processor.cores1.core.data     0.987632                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.overallMshrMissRate::total     1.006985                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 18529.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.inst 26334.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::processor.cores1.core.data 11106.576970                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.demandAvgMshrMissLatency::total 11345.813650                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 18529.071429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 10430.924784                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.inst 26334.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::processor.cores1.core.data 11106.576970                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.overallAvgMshrMissLatency::total 11168.350155                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.replacements           24                       # number of replacements (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher          811                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMisses::total          811                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      8459480                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissLatency::total      8459480                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 10430.924784                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.HardPFReq.avgMshrMissLatency::total 10430.924784                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::processor.cores1.core.data           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.hits::total           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::processor.cores1.core.data          841                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.misses::total          841                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::processor.cores1.core.data     12089565                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missLatency::total     12089565                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::processor.cores1.core.data          855                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.accesses::total          855                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::processor.cores1.core.data     0.983626                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.missRate::total     0.983626                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::processor.cores1.core.data 14375.225922                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMissLatency::total 14375.225922                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::processor.cores1.core.data          841                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMisses::total          841                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data     11806515                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissLatency::total     11806515                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.983626                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.mshrMissRate::total     0.983626                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 14038.662307                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadExReq.avgMshrMissLatency::total 14038.662307                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l1d_cache.prefetcher          566                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::processor.cores1.core.data           27                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.hits::total          593                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher          259                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::processor.cores1.core.data         2433                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.misses::total         2704                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      3092904                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       320013                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::processor.cores1.core.data     25366607                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missLatency::total     28779524                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher          825                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::processor.cores1.core.data         2460                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.accesses::total         3297                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.313939                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::processor.cores1.core.data     0.989024                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.missRate::total     0.820140                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 11941.714286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 26667.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 10426.061241                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMissLatency::total 10643.315089                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters1.l1d_cache.prefetcher          175                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrHits::total          175                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher           84                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::processor.cores1.core.data         2433                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMisses::total         2529                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher      1556442                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst       316017                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     24556418                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissLatency::total     26428877                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.101818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.989024                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.mshrMissRate::total     0.767061                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 18529.071429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 26334.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 10093.061241                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10450.327007                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::processor.cores1.core.data          349                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.misses::total          349                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::processor.cores1.core.data      3024639                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missLatency::total      3024639                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::processor.cores1.core.data          349                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.accesses::total          349                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::processor.cores1.core.data  8666.587393                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMissLatency::total  8666.587393                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::processor.cores1.core.data          349                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMisses::total          349                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data      2911419                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissLatency::total      2911419                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  8342.174785                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.UpgradeReq.avgMshrMissLatency::total  8342.174785                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::writebacks          987                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.hits::total          987                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::writebacks          987                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackClean.accesses::total          987                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::writebacks          235                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.hits::total          235                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::writebacks          235                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.WritebackDirty.accesses::total          235                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters1.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.demandMshrMisses         3370                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIssued         2269                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUnused           25                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUseful          479                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulButMiss            4                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.accuracy     0.211106                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.coverage     0.124448                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInCache         1383                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInMSHR           75                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfLate         1458                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfIdentified         3006                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfBufferHit          476                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedDemand          178                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfSpanPage          266                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.pfUsefulSpanPage           96                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters1.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.tagsInUse  2334.302472                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.totalRefs        38878                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.sampledRefs         5916                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.avgRefs     6.571670                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters1.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    87.907784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher  1698.084499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.inst   173.606506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupancies::processor.cores1.core.data   374.703683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.021462                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.414571                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.inst     0.042384                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::processor.cores1.core.data     0.091480                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.avgOccs::total     0.569898                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1022         2168                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.occupanciesTaskId::1024          646                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::1          143                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::2          709                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1022::3         1316                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::2          398                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1022     0.529297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.ratioOccsTaskId::1024     0.157715                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters1.l2_cache.tags.tagAccesses        49970                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.dataAccesses        49970                       # Number of data accesses (Count)
board.cache_hierarchy.clusters1.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::processor.cores2.core.data       179911                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandHits::total       179911                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::processor.cores2.core.data       179911                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallHits::total       179911                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::processor.cores2.core.data         3070                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMisses::total         3070                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::processor.cores2.core.data         3070                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMisses::total         3070                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::processor.cores2.core.data     33860106                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMissLatency::total     33860106                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::processor.cores2.core.data     33860106                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMissLatency::total     33860106                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::processor.cores2.core.data       182981                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandAccesses::total       182981                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::processor.cores2.core.data       182981                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallAccesses::total       182981                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::processor.cores2.core.data     0.016778                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMissRate::total     0.016778                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::processor.cores2.core.data     0.016778                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMissRate::total     0.016778                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::processor.cores2.core.data 11029.350489                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMissLatency::total 11029.350489                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::processor.cores2.core.data 11029.350489                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMissLatency::total 11029.350489                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1d_cache.writebacks::writebacks         1162                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.writebacks::total         1162                       # number of writebacks (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::processor.cores2.core.data           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrHits::total           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::processor.cores2.core.data           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::processor.cores2.core.data         3031                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMisses::total         3031                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::processor.cores2.core.data         3031                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMisses::total         3724                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::processor.cores2.core.data     32347953                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissLatency::total     32347953                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      4910205                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::processor.cores2.core.data     32347953                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissLatency::total     37258158                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::processor.cores2.core.data     0.016565                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandMshrMissRate::total     0.016565                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::processor.cores2.core.data     0.016565                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.overallMshrMissRate::total     0.020352                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::processor.cores2.core.data 10672.369845                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.demandAvgMshrMissLatency::total 10672.369845                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  7085.432900                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::processor.cores2.core.data 10672.369845                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.overallAvgMshrMissLatency::total 10004.875940                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.replacements         1162                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMisses::total          693                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      4910205                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissLatency::total      4910205                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher  7085.432900                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.HardPFReq.avgMshrMissLatency::total  7085.432900                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::processor.cores2.core.data           14                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.hits::total           14                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::processor.cores2.core.data          709                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.misses::total          709                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::processor.cores2.core.data     11681640                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missLatency::total     11681640                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::processor.cores2.core.data          723                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.accesses::total          723                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::processor.cores2.core.data     0.980636                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.missRate::total     0.980636                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data 16476.220028                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16476.220028                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores2.core.data          709                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMisses::total          709                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data     23866110                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23866110                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data     0.980636                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.980636                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data 33661.650212                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 33661.650212                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::processor.cores2.core.data          723                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.hits::total          723                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::processor.cores2.core.data          723                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.LockedRMWWriteReq.accesses::total          723                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::processor.cores2.core.data       175107                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.hits::total       175107                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::processor.cores2.core.data         2556                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.misses::total         2556                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::processor.cores2.core.data     28391913                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missLatency::total     28391913                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::processor.cores2.core.data       177663                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.accesses::total       177663                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::processor.cores2.core.data     0.014387                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.missRate::total     0.014387                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::processor.cores2.core.data 11107.947183                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMissLatency::total 11107.947183                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::processor.cores2.core.data           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::processor.cores2.core.data         2526                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMisses::total         2526                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::processor.cores2.core.data     27251055                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissLatency::total     27251055                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::processor.cores2.core.data     0.014218                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.mshrMissRate::total     0.014218                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.data 10788.224466                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.ReadReq.avgMshrMissLatency::total 10788.224466                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::processor.cores2.core.data         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.hits::total         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::processor.cores2.core.data          514                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.misses::total          514                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::processor.cores2.core.data      5468193                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missLatency::total      5468193                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::processor.cores2.core.data         5318                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.accesses::total         5318                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::processor.cores2.core.data     0.096653                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.missRate::total     0.096653                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::processor.cores2.core.data 10638.507782                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMissLatency::total 10638.507782                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::processor.cores2.core.data            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::processor.cores2.core.data          505                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMisses::total          505                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::processor.cores2.core.data      5096898                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissLatency::total      5096898                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::processor.cores2.core.data     0.094961                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.mshrMissRate::total     0.094961                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores2.core.data 10092.867327                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.WriteReq.avgMshrMissLatency::total 10092.867327                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.demandMshrMisses         3031                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIssued         2023                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUnused          152                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUseful          533                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulButMiss           45                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.accuracy     0.263470                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.coverage     0.149551                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInCache         1330                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfLate         1330                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfIdentified         2023                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfSpanPage          421                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.pfUsefulSpanPage          207                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagsInUse   502.456770                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.totalRefs       201922                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.sampledRefs         4613                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.avgRefs    43.772382                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher   326.997713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupancies::processor.cores2.core.data   175.459057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.638667                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::processor.cores2.core.data     0.342693                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.avgOccs::total     0.981361                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1022          346                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::1           85                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1022::2          261                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::1           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ageTaskId_1024::2           93                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1022     0.675781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.ratioOccsTaskId::1024     0.240234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1d_cache.tags.tagAccesses      1479519                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.dataAccesses      1479519                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::processor.cores2.core.inst       206860                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandHits::total       206860                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::processor.cores2.core.inst       206860                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallHits::total       206860                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::processor.cores2.core.inst       331002                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMissLatency::total       331002                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::processor.cores2.core.inst       331002                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMissLatency::total       331002                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::processor.cores2.core.inst       206872                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandAccesses::total       206872                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::processor.cores2.core.inst       206872                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallAccesses::total       206872                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::processor.cores2.core.inst     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::processor.cores2.core.inst     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::processor.cores2.core.inst 27583.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMissLatency::total 27583.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::processor.cores2.core.inst 27583.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMissLatency::total 27583.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::processor.cores2.core.inst       327006                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissLatency::total       327006                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::processor.cores2.core.inst       327006                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissLatency::total       327006                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::processor.cores2.core.inst     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandMshrMissRate::total     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::processor.cores2.core.inst     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.overallMshrMissRate::total     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.demandAvgMshrMissLatency::total 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.overallAvgMshrMissLatency::total 27250.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::processor.cores2.core.inst       206860                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.hits::total       206860                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::processor.cores2.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::processor.cores2.core.inst       331002                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missLatency::total       331002                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::processor.cores2.core.inst       206872                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.accesses::total       206872                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::processor.cores2.core.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::processor.cores2.core.inst 27583.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMissLatency::total 27583.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::processor.cores2.core.inst       327006                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissLatency::total       327006                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::processor.cores2.core.inst     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 27250.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.ReadReq.avgMshrMissLatency::total 27250.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagsInUse   169.749056                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.totalRefs       589136                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.avgRefs  3465.505882                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l1i_cache.tags.occupancies::processor.cores2.core.inst   169.749056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::processor.cores2.core.inst     0.331541                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.avgOccs::total     0.331541                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l1i_cache.tags.tagAccesses      1654988                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.dataAccesses      1654988                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadResp         3970                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadRespWithInvalidate          114                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackDirty          211                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::WritebackClean          951                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::HardPFReq          957                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeReq         2373                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::UpgradeResp          482                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExReq         2586                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadExResp         1887                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.transDist::ReadSharedReq        13198                       # Transaction distribution (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port        12036                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktCount::total        12060                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1d_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port       455744                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize_board.cache_hierarchy.clusters2.l1i_cache.mem_side_port::board.cache_hierarchy.clusters2.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.pktSize::total       456512                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoops        16691                       # Total snoops (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopTraffic       118784                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::samples        19128                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::mean     0.613342                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::stdev     0.486997                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::0         7396     38.67%     38.67% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::1        11732     61.33%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.snoopFanout::total        19128                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters2.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.occupancy      2778641                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.occupancy      4208787                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.occupancy      1905565                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters2.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totRequests         5607                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleRequests         1567                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.totSnoops        11732                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitSingleSnoops        11732                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          494                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::processor.cores2.core.data           70                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandHits::total          564                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          494                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::processor.cores2.core.data           70                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallHits::total          564                       # number of overall hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          199                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::processor.cores2.core.data         3323                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMisses::total         3534                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher          199                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::processor.cores2.core.data         3323                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMisses::total         3534                       # number of overall misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2386944                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.inst       319014                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::processor.cores2.core.data     38043584                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMissLatency::total     40749542                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2386944                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.inst       319014                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::processor.cores2.core.data     38043584                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMissLatency::total     40749542                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::processor.cores2.core.data         3393                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandAccesses::total         4098                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::processor.cores2.core.data         3393                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallAccesses::total         4098                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.287157                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::processor.cores2.core.data     0.979369                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMissRate::total     0.862372                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.287157                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::processor.cores2.core.data     0.979369                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMissRate::total     0.862372                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 11994.693467                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.inst 26584.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::processor.cores2.core.data 11448.565754                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMissLatency::total 11530.713639                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 11994.693467                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.inst 26584.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::processor.cores2.core.data 11448.565754                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMissLatency::total 11530.713639                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          116                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrHits::total          116                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          116                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrHits::total          116                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           83                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::processor.cores2.core.data         3323                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMisses::total         3418                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           83                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          640                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::processor.cores2.core.data         3323                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMisses::total         4058                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      1524474                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.inst       315018                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::processor.cores2.core.data     36931364                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissLatency::total     38770856                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      1524474                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      6771456                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.inst       315018                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::processor.cores2.core.data     36931364                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissLatency::total     45542312                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.119769                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::processor.cores2.core.data     0.979369                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandMshrMissRate::total     0.834065                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.119769                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::processor.cores2.core.data     0.979369                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.overallMshrMissRate::total     0.990239                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 18367.156627                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.inst 26251.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::processor.cores2.core.data 11113.862173                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.demandAvgMshrMissLatency::total 11343.141018                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 18367.156627                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 10580.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.inst 26251.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::processor.cores2.core.data 11113.862173                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.overallAvgMshrMissLatency::total 11222.846723                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher          640                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMisses::total          640                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      6771456                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissLatency::total      6771456                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 10580.400000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.HardPFReq.avgMshrMissLatency::total 10580.400000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::processor.cores2.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::processor.cores2.core.data          852                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.misses::total          852                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::processor.cores2.core.data     12676977                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missLatency::total     12676977                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::processor.cores2.core.data          867                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.accesses::total          867                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::processor.cores2.core.data     0.982699                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.missRate::total     0.982699                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::processor.cores2.core.data 14879.080986                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMissLatency::total 14879.080986                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::processor.cores2.core.data          852                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMisses::total          852                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data     12387600                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissLatency::total     12387600                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::processor.cores2.core.data     0.982699                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.mshrMissRate::total     0.982699                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 14539.436620                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadExReq.avgMshrMissLatency::total 14539.436620                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l1d_cache.prefetcher          494                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::processor.cores2.core.data           55                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.hits::total          549                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher          199                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::processor.cores2.core.data         2471                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.misses::total         2682                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      2386944                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       319014                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::processor.cores2.core.data     25366607                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missLatency::total     28072565                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher          693                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::processor.cores2.core.data         2526                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.accesses::total         3231                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.287157                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::processor.cores2.core.data     0.978226                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.missRate::total     0.830084                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 11994.693467                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 26584.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data 10265.725212                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMissLatency::total 10467.026473                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters2.l1d_cache.prefetcher          116                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrHits::total          116                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher           83                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::processor.cores2.core.data         2471                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMisses::total         2566                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher      1524474                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       315018                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data     24543764                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissLatency::total     26383256                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.119769                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.978226                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.mshrMissRate::total     0.794181                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher 18367.156627                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 26251.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data  9932.725212                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10281.861263                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::processor.cores2.core.data          347                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.misses::total          347                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::processor.cores2.core.data      3001995                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missLatency::total      3001995                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::processor.cores2.core.data          347                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.accesses::total          347                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::processor.cores2.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::processor.cores2.core.data  8651.282421                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMissLatency::total  8651.282421                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::processor.cores2.core.data          347                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMisses::total          347                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::processor.cores2.core.data      2892105                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissLatency::total      2892105                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores2.core.data  8334.596542                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.UpgradeReq.avgMshrMissLatency::total  8334.596542                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::writebacks          951                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.hits::total          951                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::writebacks          951                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackClean.accesses::total          951                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::writebacks          211                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.hits::total          211                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::writebacks          211                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.WritebackDirty.accesses::total          211                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters2.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.demandMshrMisses         3418                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIssued         1864                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUnused           16                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUseful          416                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulButMiss            6                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.accuracy     0.223176                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.coverage     0.108503                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInCache         1169                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInMSHR           55                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfLate         1224                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfIdentified         2486                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfBufferHit          375                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedDemand          136                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfSpanPage          274                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.pfUsefulSpanPage           85                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters2.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.tagsInUse  2282.790811                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.totalRefs        38652                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.sampledRefs         5804                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.avgRefs     6.659545                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters2.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher   111.357217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher  1599.037784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.inst   167.340388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupancies::processor.cores2.core.data   405.055422                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.027187                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.390390                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.inst     0.040855                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::processor.cores2.core.data     0.098890                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.avgOccs::total     0.557322                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1022         2002                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.occupanciesTaskId::1024          698                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::1          110                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::2          570                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1022::3         1322                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::1           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::2          452                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1022     0.488770                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.ratioOccsTaskId::1024     0.170410                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters2.l2_cache.tags.tagAccesses        48927                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.dataAccesses        48927                       # Number of data accesses (Count)
board.cache_hierarchy.clusters2.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::processor.cores3.core.data       179596                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandHits::total       179596                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::processor.cores3.core.data       179596                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallHits::total       179596                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::processor.cores3.core.data         3103                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMisses::total         3103                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::processor.cores3.core.data         3103                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMisses::total         3103                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::processor.cores3.core.data     34810488                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMissLatency::total     34810488                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::processor.cores3.core.data     34810488                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMissLatency::total     34810488                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::processor.cores3.core.data       182699                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandAccesses::total       182699                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::processor.cores3.core.data       182699                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallAccesses::total       182699                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::processor.cores3.core.data     0.016984                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMissRate::total     0.016984                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::processor.cores3.core.data     0.016984                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMissRate::total     0.016984                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::processor.cores3.core.data 11218.333226                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMissLatency::total 11218.333226                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::processor.cores3.core.data 11218.333226                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMissLatency::total 11218.333226                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1d_cache.writebacks::writebacks         1120                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.writebacks::total         1120                       # number of writebacks (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::processor.cores3.core.data           29                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::processor.cores3.core.data           29                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::processor.cores3.core.data         3074                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMisses::total         3074                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::processor.cores3.core.data         3074                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMisses::total         3687                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::processor.cores3.core.data     33154479                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissLatency::total     33154479                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5046928                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::processor.cores3.core.data     33154479                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissLatency::total     38201407                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::processor.cores3.core.data     0.016825                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandMshrMissRate::total     0.016825                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::processor.cores3.core.data     0.016825                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.overallMshrMissRate::total     0.020181                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::processor.cores3.core.data 10785.451854                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.demandAvgMshrMissLatency::total 10785.451854                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  8233.161501                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::processor.cores3.core.data 10785.451854                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.overallAvgMshrMissLatency::total 10361.108489                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.replacements         1120                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMisses::total          613                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      5046928                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissLatency::total      5046928                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher  8233.161501                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.HardPFReq.avgMshrMissLatency::total  8233.161501                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::processor.cores3.core.data           10                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::processor.cores3.core.data          673                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.misses::total          673                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::processor.cores3.core.data     10925730                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missLatency::total     10925730                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::processor.cores3.core.data          683                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.accesses::total          683                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::processor.cores3.core.data     0.985359                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.missRate::total     0.985359                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data 16234.368499                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16234.368499                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores3.core.data          673                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMisses::total          673                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data     22320324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     22320324                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data     0.985359                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.985359                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data 33165.414562                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 33165.414562                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::processor.cores3.core.data          683                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.hits::total          683                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::processor.cores3.core.data          683                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.LockedRMWWriteReq.accesses::total          683                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::processor.cores3.core.data       174792                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.hits::total       174792                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::processor.cores3.core.data         2623                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.misses::total         2623                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::processor.cores3.core.data     29163141                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missLatency::total     29163141                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::processor.cores3.core.data       177415                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.accesses::total       177415                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::processor.cores3.core.data     0.014785                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.missRate::total     0.014785                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::processor.cores3.core.data 11118.239039                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMissLatency::total 11118.239039                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::processor.cores3.core.data           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::processor.cores3.core.data         2598                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMisses::total         2598                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::processor.cores3.core.data     28048257                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissLatency::total     28048257                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::processor.cores3.core.data     0.014644                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.mshrMissRate::total     0.014644                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.data 10796.095843                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.ReadReq.avgMshrMissLatency::total 10796.095843                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::processor.cores3.core.data         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.hits::total         4804                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::processor.cores3.core.data          480                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.misses::total          480                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::processor.cores3.core.data      5647347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missLatency::total      5647347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::processor.cores3.core.data         5284                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.accesses::total         5284                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::processor.cores3.core.data     0.090840                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.missRate::total     0.090840                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::processor.cores3.core.data 11765.306250                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMissLatency::total 11765.306250                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::processor.cores3.core.data            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::processor.cores3.core.data          476                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMisses::total          476                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::processor.cores3.core.data      5106222                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissLatency::total      5106222                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::processor.cores3.core.data     0.090083                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.mshrMissRate::total     0.090083                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores3.core.data 10727.357143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.WriteReq.avgMshrMissLatency::total 10727.357143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.demandMshrMisses         3074                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIssued         1783                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUnused          122                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUseful          470                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulButMiss           25                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.accuracy     0.263601                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.coverage     0.132619                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInCache         1170                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfLate         1170                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfIdentified         1783                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfSpanPage          585                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.pfUsefulSpanPage          241                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagsInUse   501.613865                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.totalRefs       204201                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.sampledRefs         4549                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.avgRefs    44.889206                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   302.440412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupancies::processor.cores3.core.data   199.173453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.590704                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::processor.cores3.core.data     0.389011                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.avgOccs::total     0.979715                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1022          295                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.occupanciesTaskId::1024          172                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::1           58                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1022::2          237                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::1           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ageTaskId_1024::2          143                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1022     0.576172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.ratioOccsTaskId::1024     0.335938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1d_cache.tags.tagAccesses      1476565                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.dataAccesses      1476565                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::processor.cores3.core.inst       206419                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandHits::total       206419                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::processor.cores3.core.inst       206419                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallHits::total       206419                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::processor.cores3.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::processor.cores3.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::processor.cores3.core.inst       315018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMissLatency::total       315018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::processor.cores3.core.inst       315018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMissLatency::total       315018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::processor.cores3.core.inst       206431                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandAccesses::total       206431                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::processor.cores3.core.inst       206431                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallAccesses::total       206431                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::processor.cores3.core.inst     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::processor.cores3.core.inst     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::processor.cores3.core.inst 26251.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMissLatency::total 26251.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::processor.cores3.core.inst 26251.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMissLatency::total 26251.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::processor.cores3.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::processor.cores3.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::processor.cores3.core.inst       311022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissLatency::total       311022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::processor.cores3.core.inst       311022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissLatency::total       311022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::processor.cores3.core.inst     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandMshrMissRate::total     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::processor.cores3.core.inst     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.overallMshrMissRate::total     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::processor.cores3.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.demandAvgMshrMissLatency::total 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::processor.cores3.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.overallAvgMshrMissLatency::total 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::processor.cores3.core.inst       206419                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.hits::total       206419                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::processor.cores3.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::processor.cores3.core.inst       315018                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missLatency::total       315018                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::processor.cores3.core.inst       206431                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.accesses::total       206431                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::processor.cores3.core.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::processor.cores3.core.inst 26251.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMissLatency::total 26251.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::processor.cores3.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::processor.cores3.core.inst       311022                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissLatency::total       311022                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::processor.cores3.core.inst     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores3.core.inst 25918.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.ReadReq.avgMshrMissLatency::total 25918.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagsInUse   169.690782                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.totalRefs       587871                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.avgRefs  3458.064706                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l1i_cache.tags.occupancies::processor.cores3.core.inst   169.690782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::processor.cores3.core.inst     0.331427                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.avgOccs::total     0.331427                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l1i_cache.tags.tagAccesses      1651460                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.dataAccesses      1651460                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadResp         3950                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadRespWithInvalidate          114                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackDirty          197                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::WritebackClean          923                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::HardPFReq          766                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeReq         2350                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::UpgradeResp          451                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExReq         2508                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadExResp         1809                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.transDist::ReadSharedReq        13236                       # Transaction distribution (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port        11792                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktCount::total        11816                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1d_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port       446784                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize_board.cache_hierarchy.clusters3.l1i_cache.mem_side_port::board.cache_hierarchy.clusters3.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.pktSize::total       447552                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoops        16454                       # Total snoops (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopTraffic       116224                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::samples        18874                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::mean     0.613966                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::stdev     0.486851                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::0         7286     38.60%     38.60% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::1        11588     61.40%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.snoopFanout::total        18874                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters3.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.occupancy      2696862                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.occupancy      4145850                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.occupancy      1860501                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters3.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totRequests         5492                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleRequests         1531                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.totSnoops        11588                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitSingleSnoops        11588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          433                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::processor.cores3.core.data           84                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandHits::total          517                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          433                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::processor.cores3.core.data           84                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallHits::total          517                       # number of overall hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          180                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::processor.cores3.core.data         3331                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMisses::total         3523                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher          180                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::processor.cores3.core.data         3331                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMisses::total         3523                       # number of overall misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2831166                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.inst       303030                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::processor.cores3.core.data     38224402                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMissLatency::total     41358598                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2831166                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.inst       303030                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::processor.cores3.core.data     38224402                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMissLatency::total     41358598                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::processor.cores3.core.data         3415                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandAccesses::total         4040                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::processor.cores3.core.data         3415                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallAccesses::total         4040                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.293638                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::processor.cores3.core.data     0.975403                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMissRate::total     0.872030                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.293638                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::processor.cores3.core.data     0.975403                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMissRate::total     0.872030                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 15728.700000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.inst 25252.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::processor.cores3.core.data 11475.353347                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMissLatency::total 11739.596367                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 15728.700000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.inst 25252.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::processor.cores3.core.data 11475.353347                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMissLatency::total 11739.596367                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          104                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrHits::total          104                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          104                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrHits::total          104                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           76                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::processor.cores3.core.data         3331                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMisses::total         3419                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           76                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          532                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::processor.cores3.core.data         3331                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMisses::total         3951                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      1376622                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.inst       299034                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::processor.cores3.core.data     37109518                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissLatency::total     38785174                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      1376622                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      6538305                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.inst       299034                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::processor.cores3.core.data     37109518                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissLatency::total     45323479                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.123980                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::processor.cores3.core.data     0.975403                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandMshrMissRate::total     0.846287                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.123980                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::processor.cores3.core.data     0.975403                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.overallMshrMissRate::total     0.977970                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 18113.447368                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.inst 24919.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::processor.cores3.core.data 11140.653858                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.demandAvgMshrMissLatency::total 11344.011114                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 18113.447368                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 12290.046992                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.inst 24919.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::processor.cores3.core.data 11140.653858                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.overallAvgMshrMissLatency::total 11471.394331                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher          532                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMisses::total          532                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      6538305                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissLatency::total      6538305                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 12290.046992                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.HardPFReq.avgMshrMissLatency::total 12290.046992                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::processor.cores3.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::processor.cores3.core.data          802                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.misses::total          802                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::processor.cores3.core.data     12163491                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missLatency::total     12163491                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::processor.cores3.core.data          817                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.accesses::total          817                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::processor.cores3.core.data     0.981640                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.missRate::total     0.981640                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::processor.cores3.core.data 15166.447631                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMissLatency::total 15166.447631                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::processor.cores3.core.data          802                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMisses::total          802                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data     11890764                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissLatency::total     11890764                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::processor.cores3.core.data     0.981640                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.mshrMissRate::total     0.981640                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 14826.389027                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadExReq.avgMshrMissLatency::total 14826.389027                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l1d_cache.prefetcher          433                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::processor.cores3.core.data           69                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.hits::total          502                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher          180                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::processor.cores3.core.data         2529                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.misses::total         2721                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      2831166                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       303030                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::processor.cores3.core.data     26060911                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missLatency::total     29195107                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher          613                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::processor.cores3.core.data         2598                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.accesses::total         3223                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.293638                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::processor.cores3.core.data     0.973441                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.missRate::total     0.844244                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 15728.700000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 25252.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data 10304.828391                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMissLatency::total 10729.550533                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters3.l1d_cache.prefetcher          104                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrHits::total          104                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher           76                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::processor.cores3.core.data         2529                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMisses::total         2617                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher      1376622                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       299034                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data     25218754                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissLatency::total     26894410                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.123980                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.973441                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.mshrMissRate::total     0.811976                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher 18113.447368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst 24919.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data  9971.828391                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10276.809324                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::processor.cores3.core.data          332                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.misses::total          332                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::processor.cores3.core.data      2818179                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missLatency::total      2818179                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::processor.cores3.core.data          332                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.accesses::total          332                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::processor.cores3.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::processor.cores3.core.data  8488.490964                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMissLatency::total  8488.490964                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::processor.cores3.core.data          332                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMisses::total          332                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::processor.cores3.core.data      2713284                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissLatency::total      2713284                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores3.core.data  8172.542169                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.UpgradeReq.avgMshrMissLatency::total  8172.542169                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::writebacks          923                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.hits::total          923                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::writebacks          923                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackClean.accesses::total          923                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::writebacks          197                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.hits::total          197                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::writebacks          197                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.WritebackDirty.accesses::total          197                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters3.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.demandMshrMisses         3419                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIssued         1587                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUnused           13                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUseful          344                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.accuracy     0.216761                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.coverage     0.091416                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInCache         1011                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInMSHR           44                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfLate         1055                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfIdentified         2080                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfBufferHit          307                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedDemand          114                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfSpanPage          156                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.pfUsefulSpanPage           67                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters3.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.tagsInUse  2249.646693                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.totalRefs        38755                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.sampledRefs         5698                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.avgRefs     6.801509                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters3.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher   112.482140                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher  1553.303250                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.inst   166.876969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupancies::processor.cores3.core.data   416.984334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.027461                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.379224                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.inst     0.040741                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::processor.cores3.core.data     0.101803                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.avgOccs::total     0.549230                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1022         1880                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.occupanciesTaskId::1024          732                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::1           74                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::2          502                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1022::3         1304                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::1           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::2          487                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1022     0.458984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.ratioOccsTaskId::1024     0.178711                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters3.l2_cache.tags.tagAccesses        47903                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.dataAccesses        47903                       # Number of data accesses (Count)
board.cache_hierarchy.clusters3.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters4.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters4.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandHits::processor.cores4.core.data       178602                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandHits::total       178602                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallHits::processor.cores4.core.data       178602                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallHits::total       178602                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMisses::processor.cores4.core.data         3146                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMisses::total         3146                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMisses::processor.cores4.core.data         3146                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMisses::total         3146                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMissLatency::processor.cores4.core.data     34530435                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandMissLatency::total     34530435                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMissLatency::processor.cores4.core.data     34530435                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMissLatency::total     34530435                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandAccesses::processor.cores4.core.data       181748                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandAccesses::total       181748                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallAccesses::processor.cores4.core.data       181748                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallAccesses::total       181748                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMissRate::processor.cores4.core.data     0.017310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandMissRate::total     0.017310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMissRate::processor.cores4.core.data     0.017310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMissRate::total     0.017310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMissLatency::processor.cores4.core.data 10975.980610                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMissLatency::total 10975.980610                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMissLatency::processor.cores4.core.data 10975.980610                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMissLatency::total 10975.980610                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1d_cache.writebacks::writebacks         1071                       # number of writebacks (Count)
board.cache_hierarchy.clusters4.l1d_cache.writebacks::total         1071                       # number of writebacks (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrHits::processor.cores4.core.data           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrHits::total           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrHits::processor.cores4.core.data           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrHits::total           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMisses::processor.cores4.core.data         3107                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMisses::total         3107                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMisses::processor.cores4.core.data         3107                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMisses::total         3612                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissLatency::processor.cores4.core.data     33010956                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissLatency::total     33010956                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      3601592                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissLatency::processor.cores4.core.data     33010956                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissLatency::total     36612548                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissRate::processor.cores4.core.data     0.017095                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandMshrMissRate::total     0.017095                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissRate::processor.cores4.core.data     0.017095                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.overallMshrMissRate::total     0.019874                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMshrMissLatency::processor.cores4.core.data 10624.704216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.demandAvgMshrMissLatency::total 10624.704216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher  7131.865347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMshrMissLatency::processor.cores4.core.data 10624.704216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.overallAvgMshrMissLatency::total 10136.364341                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.replacements         1071                       # number of replacements (Count)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMisses::total          505                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      3601592                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissLatency::total      3601592                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher  7131.865347                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.HardPFReq.avgMshrMissLatency::total  7131.865347                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.hits::processor.cores4.core.data           20                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.misses::processor.cores4.core.data          730                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.misses::total          730                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missLatency::processor.cores4.core.data     11890098                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missLatency::total     11890098                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.accesses::processor.cores4.core.data          750                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.accesses::total          750                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missRate::processor.cores4.core.data     0.973333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.missRate::total     0.973333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores4.core.data 16287.805479                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16287.805479                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores4.core.data          730                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMisses::total          730                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores4.core.data     24301341                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     24301341                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores4.core.data     0.973333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.973333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores4.core.data 33289.508219                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 33289.508219                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.hits::processor.cores4.core.data          750                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.hits::total          750                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.accesses::processor.cores4.core.data          750                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.LockedRMWWriteReq.accesses::total          750                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.hits::processor.cores4.core.data       173795                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.hits::total       173795                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.misses::processor.cores4.core.data         2662                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.misses::total         2662                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missLatency::processor.cores4.core.data     29321649                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missLatency::total     29321649                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.accesses::processor.cores4.core.data       176457                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.accesses::total       176457                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missRate::processor.cores4.core.data     0.015086                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.missRate::total     0.015086                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMissLatency::processor.cores4.core.data 11014.894440                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMissLatency::total 11014.894440                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrHits::processor.cores4.core.data           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMisses::processor.cores4.core.data         2632                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMisses::total         2632                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissLatency::processor.cores4.core.data     28145493                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissLatency::total     28145493                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissRate::processor.cores4.core.data     0.014916                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.mshrMissRate::total     0.014916                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores4.core.data 10693.576368                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.ReadReq.avgMshrMissLatency::total 10693.576368                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.hits::processor.cores4.core.data         4807                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.hits::total         4807                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.misses::processor.cores4.core.data          484                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.misses::total          484                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missLatency::processor.cores4.core.data      5208786                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missLatency::total      5208786                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.accesses::processor.cores4.core.data         5291                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.accesses::total         5291                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missRate::processor.cores4.core.data     0.091476                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.missRate::total     0.091476                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMissLatency::processor.cores4.core.data 10761.954545                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMissLatency::total 10761.954545                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrHits::processor.cores4.core.data            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMisses::processor.cores4.core.data          475                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMisses::total          475                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissLatency::processor.cores4.core.data      4865463                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissLatency::total      4865463                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissRate::processor.cores4.core.data     0.089775                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.mshrMissRate::total     0.089775                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores4.core.data 10243.080000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.WriteReq.avgMshrMissLatency::total 10243.080000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.demandMshrMisses         3107                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfIssued         1491                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUnused          102                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUseful          415                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUsefulButMiss           42                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.accuracy     0.278337                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.coverage     0.117831                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfHitInCache          986                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfLate          986                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfIdentified         1491                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfSpanPage          545                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.pfUsefulSpanPage          222                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters4.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1d_cache.tags.tagsInUse   501.589683                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.l1d_cache.tags.totalRefs       198906                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.sampledRefs         4545                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.avgRefs    43.763696                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.l1d_cache.tags.occupancies::cache_hierarchy.clusters4.l1d_cache.prefetcher   279.014306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.occupancies::processor.cores4.core.data   222.575377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.avgOccs::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.544950                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.avgOccs::processor.cores4.core.data     0.434718                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.avgOccs::total     0.979667                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1d_cache.tags.occupanciesTaskId::1022          229                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.occupanciesTaskId::1024          238                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1022::1           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1022::2          189                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ageTaskId_1024::2          210                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.ratioOccsTaskId::1022     0.447266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.tags.ratioOccsTaskId::1024     0.464844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l1d_cache.tags.tagAccesses      1470019                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.dataAccesses      1470019                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandHits::processor.cores4.core.inst       205624                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandHits::total       205624                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallHits::processor.cores4.core.inst       205624                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallHits::total       205624                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMisses::processor.cores4.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMisses::processor.cores4.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMissLatency::processor.cores4.core.inst       316017                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandMissLatency::total       316017                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMissLatency::processor.cores4.core.inst       316017                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMissLatency::total       316017                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandAccesses::processor.cores4.core.inst       205636                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandAccesses::total       205636                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallAccesses::processor.cores4.core.inst       205636                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallAccesses::total       205636                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMissRate::processor.cores4.core.inst     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMissRate::processor.cores4.core.inst     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMissLatency::processor.cores4.core.inst 26334.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMissLatency::total 26334.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMissLatency::processor.cores4.core.inst 26334.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMissLatency::total 26334.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMisses::processor.cores4.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMisses::processor.cores4.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissLatency::processor.cores4.core.inst       312021                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissLatency::total       312021                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissLatency::processor.cores4.core.inst       312021                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissLatency::total       312021                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissRate::processor.cores4.core.inst     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandMshrMissRate::total     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissRate::processor.cores4.core.inst     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.overallMshrMissRate::total     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMshrMissLatency::processor.cores4.core.inst 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.demandAvgMshrMissLatency::total 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMshrMissLatency::processor.cores4.core.inst 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.overallAvgMshrMissLatency::total 26001.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.hits::processor.cores4.core.inst       205624                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.hits::total       205624                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.misses::processor.cores4.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missLatency::processor.cores4.core.inst       316017                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missLatency::total       316017                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.accesses::processor.cores4.core.inst       205636                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.accesses::total       205636                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missRate::processor.cores4.core.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMissLatency::processor.cores4.core.inst 26334.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMissLatency::total 26334.750000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMisses::processor.cores4.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissLatency::processor.cores4.core.inst       312021                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissLatency::total       312021                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissRate::processor.cores4.core.inst     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores4.core.inst 26001.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.ReadReq.avgMshrMissLatency::total 26001.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters4.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l1i_cache.tags.tagsInUse   169.782971                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.l1i_cache.tags.totalRefs       586506                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.avgRefs  3450.035294                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.l1i_cache.tags.occupancies::processor.cores4.core.inst   169.782971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l1i_cache.tags.avgOccs::processor.cores4.core.inst     0.331607                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1i_cache.tags.avgOccs::total     0.331607                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l1i_cache.tags.tagAccesses      1645100                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.dataAccesses      1645100                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadResp         4013                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadRespWithInvalidate          125                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::WritebackDirty          168                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::WritebackClean          903                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::HardPFReq          623                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::UpgradeReq         2343                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::UpgradeResp          456                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadExReq         2667                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadExResp         1928                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.transDist::ReadSharedReq        13210                       # Transaction distribution (Count)
board.cache_hierarchy.clusters4.l2_bus.pktCount_board.cache_hierarchy.clusters4.l1d_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port        11923                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters4.l2_bus.pktCount_board.cache_hierarchy.clusters4.l1i_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters4.l2_bus.pktCount::total        11947                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters4.l2_bus.pktSize_board.cache_hierarchy.clusters4.l1d_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port       456000                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters4.l2_bus.pktSize_board.cache_hierarchy.clusters4.l1i_cache.mem_side_port::board.cache_hierarchy.clusters4.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters4.l2_bus.pktSize::total       456768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters4.l2_bus.snoops        16671                       # Total snoops (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopTraffic       129216                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::samples        18857                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::mean     0.612876                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::stdev     0.487105                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::0         7300     38.71%     38.71% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::1        11557     61.29%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.snoopFanout::total        18857                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters4.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_bus.reqLayer0.occupancy      2621125                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.respLayer0.occupancy      4133196                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.snoopLayer0.occupancy      2067363                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters4.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.totRequests         5425                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitSingleRequests         1461                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.totSnoops        11557                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitSingleSnoops        11557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters4.l2_cache.demandHits::cache_hierarchy.clusters4.l1d_cache.prefetcher          372                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandHits::processor.cores4.core.data           88                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandHits::total          460                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallHits::cache_hierarchy.clusters4.l1d_cache.prefetcher          372                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallHits::processor.cores4.core.data           88                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallHits::total          460                       # number of overall hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          133                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::processor.cores4.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::processor.cores4.core.data         3431                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMisses::total         3576                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher          133                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::processor.cores4.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::processor.cores4.core.data         3431                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMisses::total         3576                       # number of overall misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      1699962                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::processor.cores4.core.inst       304029                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::processor.cores4.core.data     39019606                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMissLatency::total     41023597                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      1699962                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::processor.cores4.core.inst       304029                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::processor.cores4.core.data     39019606                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMissLatency::total     41023597                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::processor.cores4.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::processor.cores4.core.data         3519                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandAccesses::total         4036                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::processor.cores4.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::processor.cores4.core.data         3519                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallAccesses::total         4036                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.263366                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::processor.cores4.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::processor.cores4.core.data     0.974993                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMissRate::total     0.886026                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.263366                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::processor.cores4.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::processor.cores4.core.data     0.974993                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMissRate::total     0.886026                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 12781.669173                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::processor.cores4.core.inst 25335.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::processor.cores4.core.data 11372.662781                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMissLatency::total 11471.923098                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 12781.669173                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::processor.cores4.core.inst 25335.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::processor.cores4.core.data 11372.662781                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMissLatency::total 11471.923098                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters4.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters4.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters4.l2_cache.demandMshrHits::cache_hierarchy.clusters4.l1d_cache.prefetcher           78                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrHits::total           78                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrHits::cache_hierarchy.clusters4.l1d_cache.prefetcher           78                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrHits::total           78                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::processor.cores4.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::processor.cores4.core.data         3431                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMisses::total         3498                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher           55                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher          418                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::processor.cores4.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::processor.cores4.core.data         3431                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMisses::total         3916                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       923409                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::processor.cores4.core.inst       300033                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::processor.cores4.core.data     37873420                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissLatency::total     39096862                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       923409                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      5450151                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::processor.cores4.core.inst       300033                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::processor.cores4.core.data     37873420                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissLatency::total     44547013                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.108911                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::processor.cores4.core.data     0.974993                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandMshrMissRate::total     0.866700                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.108911                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::processor.cores4.core.data     0.974993                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.overallMshrMissRate::total     0.970268                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 16789.254545                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::processor.cores4.core.inst 25002.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::processor.cores4.core.data 11038.595162                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.demandAvgMshrMissLatency::total 11176.918811                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 16789.254545                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 13038.638756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::processor.cores4.core.inst 25002.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::processor.cores4.core.data 11038.595162                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.overallAvgMshrMissLatency::total 11375.641726                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher          418                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMisses::total          418                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      5450151                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissLatency::total      5450151                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 13038.638756                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.HardPFReq.avgMshrMissLatency::total 13038.638756                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.hits::processor.cores4.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.misses::processor.cores4.core.data          872                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.misses::total          872                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missLatency::processor.cores4.core.data     12895425                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missLatency::total     12895425                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.accesses::processor.cores4.core.data          887                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.accesses::total          887                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missRate::processor.cores4.core.data     0.983089                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.missRate::total     0.983089                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMissLatency::processor.cores4.core.data 14788.331422                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMissLatency::total 14788.331422                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMisses::processor.cores4.core.data          872                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMisses::total          872                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissLatency::processor.cores4.core.data     12601386                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissLatency::total     12601386                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissRate::processor.cores4.core.data     0.983089                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.mshrMissRate::total     0.983089                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 14451.130734                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadExReq.avgMshrMissLatency::total 14451.130734                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters4.l1d_cache.prefetcher          372                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.hits::processor.cores4.core.data           73                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.hits::total          445                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters4.l1d_cache.prefetcher          133                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::processor.cores4.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::processor.cores4.core.data         2559                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.misses::total         2704                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher      1699962                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::processor.cores4.core.inst       304029                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::processor.cores4.core.data     26124181                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missLatency::total     28128172                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters4.l1d_cache.prefetcher          505                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::processor.cores4.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::processor.cores4.core.data         2632                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.accesses::total         3149                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.263366                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::processor.cores4.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::processor.cores4.core.data     0.972264                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.missRate::total     0.858685                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 12781.669173                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst 25335.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data 10208.745995                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMissLatency::total 10402.430473                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters4.l1d_cache.prefetcher           78                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrHits::total           78                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher           55                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::processor.cores4.core.data         2559                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMisses::total         2626                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       923409                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst       300033                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data     25272034                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissLatency::total     26495476                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.108911                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data     0.972264                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.mshrMissRate::total     0.833916                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 16789.254545                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst 25002.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data  9875.745995                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10089.670982                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.misses::processor.cores4.core.data          318                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.misses::total          318                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missLatency::processor.cores4.core.data      2759571                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missLatency::total      2759571                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.accesses::processor.cores4.core.data          318                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.accesses::total          318                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missRate::processor.cores4.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMissLatency::processor.cores4.core.data  8677.896226                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMissLatency::total  8677.896226                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMisses::processor.cores4.core.data          318                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMisses::total          318                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissLatency::processor.cores4.core.data      2657340                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissLatency::total      2657340                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores4.core.data  8356.415094                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.UpgradeReq.avgMshrMissLatency::total  8356.415094                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.hits::writebacks          903                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.hits::total          903                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.accesses::writebacks          903                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackClean.accesses::total          903                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.hits::writebacks          168                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.hits::total          168                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.accesses::writebacks          168                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.WritebackDirty.accesses::total          168                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters4.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.demandMshrMisses         3498                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfIssued         1291                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfUnused            9                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfUseful          292                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.accuracy     0.226181                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.coverage     0.077045                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfHitInCache          824                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfHitInMSHR           49                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfLate          873                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfIdentified         1666                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfBufferHit          233                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfRemovedDemand           86                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfSpanPage          110                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.pfUsefulSpanPage           57                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters4.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters4.l2_cache.tags.tagsInUse  2209.036796                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters4.l2_cache.tags.totalRefs        38610                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.sampledRefs         5663                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.avgRefs     6.817941                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters4.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::cache_hierarchy.clusters4.l1d_cache.prefetcher    78.288870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::cache_hierarchy.clusters4.l2_cache.prefetcher  1537.292840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::processor.cores4.core.inst   166.317645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupancies::processor.cores4.core.data   427.137441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.019113                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::cache_hierarchy.clusters4.l2_cache.prefetcher     0.375316                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::processor.cores4.core.inst     0.040605                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::processor.cores4.core.data     0.104282                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.avgOccs::total     0.539316                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters4.l2_cache.tags.occupanciesTaskId::1022         1747                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.occupanciesTaskId::1024          774                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1022::1           52                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1022::2          392                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1022::3         1303                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1024::2          531                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ageTaskId_1024::3          215                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.ratioOccsTaskId::1022     0.426514                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l2_cache.tags.ratioOccsTaskId::1024     0.188965                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters4.l2_cache.tags.tagAccesses        47326                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.dataAccesses        47326                       # Number of data accesses (Count)
board.cache_hierarchy.clusters4.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters5.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters5.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandHits::processor.cores5.core.data       178232                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandHits::total       178232                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallHits::processor.cores5.core.data       178232                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallHits::total       178232                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMisses::processor.cores5.core.data         3149                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMisses::total         3149                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMisses::processor.cores5.core.data         3149                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMisses::total         3149                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMissLatency::processor.cores5.core.data     34998633                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandMissLatency::total     34998633                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMissLatency::processor.cores5.core.data     34998633                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMissLatency::total     34998633                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandAccesses::processor.cores5.core.data       181381                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandAccesses::total       181381                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallAccesses::processor.cores5.core.data       181381                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallAccesses::total       181381                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMissRate::processor.cores5.core.data     0.017361                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandMissRate::total     0.017361                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMissRate::processor.cores5.core.data     0.017361                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMissRate::total     0.017361                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMissLatency::processor.cores5.core.data 11114.205462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMissLatency::total 11114.205462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMissLatency::processor.cores5.core.data 11114.205462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMissLatency::total 11114.205462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1d_cache.writebacks::writebacks         1005                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l1d_cache.writebacks::total         1005                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrHits::processor.cores5.core.data           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrHits::total           41                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrHits::processor.cores5.core.data           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrHits::total           41                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMisses::processor.cores5.core.data         3108                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMisses::total         3108                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMisses::processor.cores5.core.data         3108                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMisses::total         3519                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissLatency::processor.cores5.core.data     33239727                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissLatency::total     33239727                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      3341408                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissLatency::processor.cores5.core.data     33239727                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissLatency::total     36581135                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissRate::processor.cores5.core.data     0.017135                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandMshrMissRate::total     0.017135                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissRate::processor.cores5.core.data     0.017135                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.overallMshrMissRate::total     0.019401                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMshrMissLatency::processor.cores5.core.data 10694.892857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.demandAvgMshrMissLatency::total 10694.892857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher  8129.946472                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMshrMissLatency::processor.cores5.core.data 10694.892857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.overallAvgMshrMissLatency::total 10395.321114                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.replacements         1005                       # number of replacements (Count)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMisses::total          411                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      3341408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissLatency::total      3341408                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher  8129.946472                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.HardPFReq.avgMshrMissLatency::total  8129.946472                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.hits::processor.cores5.core.data           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.hits::total           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.misses::processor.cores5.core.data          719                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.misses::total          719                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missLatency::processor.cores5.core.data     11546442                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missLatency::total     11546442                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.accesses::processor.cores5.core.data          740                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.accesses::total          740                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missRate::processor.cores5.core.data     0.971622                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.missRate::total     0.971622                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores5.core.data 16059.029207                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16059.029207                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores5.core.data          719                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMisses::total          719                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores5.core.data     23605038                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23605038                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores5.core.data     0.971622                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.971622                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores5.core.data 32830.372740                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 32830.372740                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.hits::processor.cores5.core.data          740                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.hits::total          740                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.accesses::processor.cores5.core.data          740                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.LockedRMWWriteReq.accesses::total          740                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.hits::processor.cores5.core.data       173399                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.hits::total       173399                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.misses::processor.cores5.core.data         2684                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.misses::total         2684                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missLatency::processor.cores5.core.data     29501136                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missLatency::total     29501136                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.accesses::processor.cores5.core.data       176083                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.accesses::total       176083                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missRate::processor.cores5.core.data     0.015243                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.missRate::total     0.015243                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMissLatency::processor.cores5.core.data 10991.481371                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMissLatency::total 10991.481371                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrHits::processor.cores5.core.data           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrHits::total           35                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMisses::processor.cores5.core.data         2649                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMisses::total         2649                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissLatency::processor.cores5.core.data     28269369                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissLatency::total     28269369                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissRate::processor.cores5.core.data     0.015044                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.mshrMissRate::total     0.015044                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores5.core.data 10671.713477                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.ReadReq.avgMshrMissLatency::total 10671.713477                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.hits::processor.cores5.core.data         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.hits::total         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.misses::processor.cores5.core.data          465                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.misses::total          465                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missLatency::processor.cores5.core.data      5497497                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missLatency::total      5497497                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.accesses::processor.cores5.core.data         5298                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.accesses::total         5298                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missRate::processor.cores5.core.data     0.087769                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.missRate::total     0.087769                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMissLatency::processor.cores5.core.data 11822.574194                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMissLatency::total 11822.574194                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrHits::processor.cores5.core.data            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMisses::processor.cores5.core.data          459                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMisses::total          459                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissLatency::processor.cores5.core.data      4970358                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissLatency::total      4970358                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissRate::processor.cores5.core.data     0.086636                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.mshrMissRate::total     0.086636                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores5.core.data 10828.666667                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.WriteReq.avgMshrMissLatency::total 10828.666667                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.demandMshrMisses         3108                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfIssued         1211                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUnused           70                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUseful          346                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUsefulButMiss           20                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.accuracy     0.285714                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.coverage     0.100174                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfHitInCache          800                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfLate          800                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfIdentified         1211                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfSpanPage          449                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.pfUsefulSpanPage          225                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters5.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1d_cache.tags.tagsInUse   501.969037                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.l1d_cache.tags.totalRefs       203703                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.sampledRefs         4454                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.avgRefs    45.734845                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.l1d_cache.tags.occupancies::cache_hierarchy.clusters5.l1d_cache.prefetcher   268.025841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.occupancies::processor.cores5.core.data   233.943196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.avgOccs::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.523488                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.avgOccs::processor.cores5.core.data     0.456920                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.avgOccs::total     0.980408                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1d_cache.tags.occupanciesTaskId::1022          182                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.occupanciesTaskId::1024          291                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1022::1           26                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1022::2          156                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ageTaskId_1024::2          257                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.ratioOccsTaskId::1022     0.355469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.tags.ratioOccsTaskId::1024     0.568359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l1d_cache.tags.tagAccesses      1466838                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.dataAccesses      1466838                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandHits::processor.cores5.core.inst       205234                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandHits::total       205234                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallHits::processor.cores5.core.inst       205234                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallHits::total       205234                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMisses::processor.cores5.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMisses::processor.cores5.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMissLatency::processor.cores5.core.inst       327006                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandMissLatency::total       327006                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMissLatency::processor.cores5.core.inst       327006                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMissLatency::total       327006                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandAccesses::processor.cores5.core.inst       205246                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandAccesses::total       205246                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallAccesses::processor.cores5.core.inst       205246                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallAccesses::total       205246                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMissRate::processor.cores5.core.inst     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMissRate::processor.cores5.core.inst     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMissLatency::processor.cores5.core.inst 27250.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMissLatency::total 27250.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMissLatency::processor.cores5.core.inst 27250.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMissLatency::total 27250.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMisses::processor.cores5.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMisses::processor.cores5.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissLatency::processor.cores5.core.inst       323010                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissLatency::total       323010                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissLatency::processor.cores5.core.inst       323010                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissLatency::total       323010                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissRate::processor.cores5.core.inst     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandMshrMissRate::total     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissRate::processor.cores5.core.inst     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.overallMshrMissRate::total     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMshrMissLatency::processor.cores5.core.inst 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.demandAvgMshrMissLatency::total 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMshrMissLatency::processor.cores5.core.inst 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.overallAvgMshrMissLatency::total 26917.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.hits::processor.cores5.core.inst       205234                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.hits::total       205234                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.misses::processor.cores5.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missLatency::processor.cores5.core.inst       327006                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missLatency::total       327006                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.accesses::processor.cores5.core.inst       205246                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.accesses::total       205246                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missRate::processor.cores5.core.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMissLatency::processor.cores5.core.inst 27250.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMissLatency::total 27250.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMisses::processor.cores5.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissLatency::processor.cores5.core.inst       323010                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissLatency::total       323010                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissRate::processor.cores5.core.inst     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores5.core.inst 26917.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.ReadReq.avgMshrMissLatency::total 26917.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters5.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l1i_cache.tags.tagsInUse   169.742592                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.l1i_cache.tags.totalRefs       585411                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.avgRefs  3443.594118                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.l1i_cache.tags.occupancies::processor.cores5.core.inst   169.742592                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l1i_cache.tags.avgOccs::processor.cores5.core.inst     0.331529                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1i_cache.tags.avgOccs::total     0.331529                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l1i_cache.tags.tagAccesses      1641980                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.dataAccesses      1641980                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadResp         4061                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadRespWithInvalidate          138                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::WritebackDirty          144                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::WritebackClean          863                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::CleanEvict           18                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::HardPFReq          414                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::UpgradeReq         2318                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::UpgradeResp          436                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadExReq         2598                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadExResp         1902                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.transDist::ReadSharedReq        12905                       # Transaction distribution (Count)
board.cache_hierarchy.clusters5.l2_bus.pktCount_board.cache_hierarchy.clusters5.l1d_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port        11768                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters5.l2_bus.pktCount_board.cache_hierarchy.clusters5.l1i_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters5.l2_bus.pktCount::total        11792                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters5.l2_bus.pktSize_board.cache_hierarchy.clusters5.l1d_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port       454016                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters5.l2_bus.pktSize_board.cache_hierarchy.clusters5.l1i_cache.mem_side_port::board.cache_hierarchy.clusters5.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters5.l2_bus.pktSize::total       454784                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters5.l2_bus.snoops        16292                       # Total snoops (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopTraffic       137024                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::samples        18255                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::mean     0.609860                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::stdev     0.487795                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::0         7122     39.01%     39.01% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::1        11133     60.99%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.snoopFanout::total        18255                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters5.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_bus.reqLayer0.occupancy      2503735                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.respLayer0.occupancy      4041954                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.snoopLayer0.occupancy      2189439                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters5.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.totRequests         5255                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitSingleRequests         1384                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.totSnoops        11133                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitSingleSnoops        11133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters5.l2_cache.demandHits::cache_hierarchy.clusters5.l1d_cache.prefetcher          315                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandHits::processor.cores5.core.data           77                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandHits::total          392                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallHits::cache_hierarchy.clusters5.l1d_cache.prefetcher          315                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallHits::processor.cores5.core.data           77                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallHits::total          392                       # number of overall hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           96                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::processor.cores5.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::processor.cores5.core.data         3446                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMisses::total         3554                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           96                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::processor.cores5.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::processor.cores5.core.data         3446                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMisses::total         3554                       # number of overall misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      1730265                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::processor.cores5.core.inst       315018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::processor.cores5.core.data     39081874                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMissLatency::total     41127157                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      1730265                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::processor.cores5.core.inst       315018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::processor.cores5.core.data     39081874                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMissLatency::total     41127157                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::processor.cores5.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::processor.cores5.core.data         3523                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandAccesses::total         3946                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::processor.cores5.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::processor.cores5.core.data         3523                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallAccesses::total         3946                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.233577                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::processor.cores5.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::processor.cores5.core.data     0.978144                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMissRate::total     0.900659                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.233577                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::processor.cores5.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::processor.cores5.core.data     0.978144                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMissRate::total     0.900659                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 18023.593750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::processor.cores5.core.inst 26251.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::processor.cores5.core.data 11341.228671                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMissLatency::total 11572.075689                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 18023.593750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::processor.cores5.core.inst 26251.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::processor.cores5.core.data 11341.228671                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMissLatency::total 11572.075689                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters5.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters5.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters5.l2_cache.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l2_cache.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrHits::cache_hierarchy.clusters5.l1d_cache.prefetcher           55                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrHits::total           55                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrHits::cache_hierarchy.clusters5.l1d_cache.prefetcher           55                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrHits::total           55                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::processor.cores5.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::processor.cores5.core.data         3446                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMisses::total         3499                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher          294                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::processor.cores5.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::processor.cores5.core.data         3446                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMisses::total         3793                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       969027                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::processor.cores5.core.inst       311022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::processor.cores5.core.data     37929028                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissLatency::total     39209077                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       969027                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      4177769                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::processor.cores5.core.inst       311022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::processor.cores5.core.data     37929028                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissLatency::total     43386846                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.099757                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::processor.cores5.core.data     0.978144                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandMshrMissRate::total     0.886721                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.099757                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::processor.cores5.core.data     0.978144                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.overallMshrMissRate::total     0.961227                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 23634.804878                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::processor.cores5.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::processor.cores5.core.data 11006.682530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.demandAvgMshrMissLatency::total 11205.795084                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 23634.804878                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 14210.098639                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::processor.cores5.core.inst 25918.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::processor.cores5.core.data 11006.682530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.overallAvgMshrMissLatency::total 11438.662273                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.replacements           20                       # number of replacements (Count)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher          294                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMisses::total          294                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      4177769                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissLatency::total      4177769                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 14210.098639                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.HardPFReq.avgMshrMissLatency::total 14210.098639                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.hits::processor.cores5.core.data           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.hits::total           14                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.misses::processor.cores5.core.data          860                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.misses::total          860                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missLatency::processor.cores5.core.data     12810509                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missLatency::total     12810509                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.accesses::processor.cores5.core.data          874                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.accesses::total          874                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missRate::processor.cores5.core.data     0.983982                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.missRate::total     0.983982                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMissLatency::processor.cores5.core.data 14895.940698                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMissLatency::total 14895.940698                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMisses::processor.cores5.core.data          860                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMisses::total          860                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissLatency::processor.cores5.core.data     12518801                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissLatency::total     12518801                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissRate::processor.cores5.core.data     0.983982                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.mshrMissRate::total     0.983982                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 14556.745349                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadExReq.avgMshrMissLatency::total 14556.745349                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters5.l1d_cache.prefetcher          315                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.hits::processor.cores5.core.data           63                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.hits::total          378                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters5.l1d_cache.prefetcher           96                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::processor.cores5.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::processor.cores5.core.data         2586                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.misses::total         2694                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher      1730265                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::processor.cores5.core.inst       315018                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::processor.cores5.core.data     26271365                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missLatency::total     28316648                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters5.l1d_cache.prefetcher          411                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::processor.cores5.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::processor.cores5.core.data         2649                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.accesses::total         3072                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.233577                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::processor.cores5.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::processor.cores5.core.data     0.976217                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.missRate::total     0.876953                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 18023.593750                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 26251.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data 10159.073859                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMissLatency::total 10511.005197                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters5.l1d_cache.prefetcher           55                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrHits::total           55                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher           41                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::processor.cores5.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::processor.cores5.core.data         2586                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMisses::total         2639                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       969027                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.inst       311022                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data     25410227                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissLatency::total     26690276                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.099757                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::processor.cores5.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data     0.976217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.mshrMissRate::total     0.859049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher 23634.804878                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.inst 25918.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data  9826.073859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10113.784009                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.misses::processor.cores5.core.data          304                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.misses::total          304                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missLatency::processor.cores5.core.data      2629035                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missLatency::total      2629035                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.accesses::processor.cores5.core.data          304                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.accesses::total          304                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missRate::processor.cores5.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMissLatency::processor.cores5.core.data  8648.141447                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMissLatency::total  8648.141447                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMisses::processor.cores5.core.data          304                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMisses::total          304                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissLatency::processor.cores5.core.data      2533131                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissLatency::total      2533131                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores5.core.data  8332.667763                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.UpgradeReq.avgMshrMissLatency::total  8332.667763                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.hits::writebacks          863                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.hits::total          863                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.accesses::writebacks          863                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackClean.accesses::total          863                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.hits::writebacks          142                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.hits::total          142                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.accesses::writebacks          142                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.WritebackDirty.accesses::total          142                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters5.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.demandMshrMisses         3499                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfIssued          974                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUnused            7                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUseful          229                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.accuracy     0.235113                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.coverage     0.061427                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfHitInCache          650                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfHitInMSHR           30                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfLate          680                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfIdentified         1221                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfBufferHit          158                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfRemovedDemand           54                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfSpanPage           91                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.pfUsefulSpanPage           55                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters5.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters5.l2_cache.tags.tagsInUse  2163.896850                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters5.l2_cache.tags.totalRefs        38032                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.sampledRefs         5556                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.avgRefs     6.845212                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters5.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::cache_hierarchy.clusters5.l1d_cache.prefetcher    66.778137                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::cache_hierarchy.clusters5.l2_cache.prefetcher  1506.985867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::processor.cores5.core.inst   165.649261                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupancies::processor.cores5.core.data   424.483586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.016303                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::cache_hierarchy.clusters5.l2_cache.prefetcher     0.367916                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::processor.cores5.core.inst     0.040442                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::processor.cores5.core.data     0.103634                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.avgOccs::total     0.528295                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters5.l2_cache.tags.occupanciesTaskId::1022         1632                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.occupanciesTaskId::1024          803                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1022::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1022::2          307                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1022::3         1291                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1024::2          558                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ageTaskId_1024::3          212                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.ratioOccsTaskId::1022     0.398438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l2_cache.tags.ratioOccsTaskId::1024     0.196045                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters5.l2_cache.tags.tagAccesses        45849                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.dataAccesses        45849                       # Number of data accesses (Count)
board.cache_hierarchy.clusters5.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters6.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters6.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandHits::processor.cores6.core.data       178332                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandHits::total       178332                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallHits::processor.cores6.core.data       178332                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallHits::total       178332                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMisses::processor.cores6.core.data         2946                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMisses::total         2946                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMisses::processor.cores6.core.data         2946                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMisses::total         2946                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMissLatency::processor.cores6.core.data     32703597                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandMissLatency::total     32703597                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMissLatency::processor.cores6.core.data     32703597                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMissLatency::total     32703597                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandAccesses::processor.cores6.core.data       181278                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandAccesses::total       181278                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallAccesses::processor.cores6.core.data       181278                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallAccesses::total       181278                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMissRate::processor.cores6.core.data     0.016251                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandMissRate::total     0.016251                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMissRate::processor.cores6.core.data     0.016251                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMissRate::total     0.016251                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMissLatency::processor.cores6.core.data 11101.017312                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMissLatency::total 11101.017312                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMissLatency::processor.cores6.core.data 11101.017312                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMissLatency::total 11101.017312                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1d_cache.writebacks::writebacks         1086                       # number of writebacks (Count)
board.cache_hierarchy.clusters6.l1d_cache.writebacks::total         1086                       # number of writebacks (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrHits::processor.cores6.core.data           26                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrHits::total           26                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrHits::processor.cores6.core.data           26                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrHits::total           26                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMisses::processor.cores6.core.data         2920                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMisses::total         2920                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMisses::processor.cores6.core.data         2920                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMisses::total         3546                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissLatency::processor.cores6.core.data     31408227                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissLatency::total     31408227                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      3930454                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissLatency::processor.cores6.core.data     31408227                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissLatency::total     35338681                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissRate::processor.cores6.core.data     0.016108                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandMshrMissRate::total     0.016108                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissRate::processor.cores6.core.data     0.016108                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.overallMshrMissRate::total     0.019561                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMshrMissLatency::processor.cores6.core.data 10756.242123                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.demandAvgMshrMissLatency::total 10756.242123                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  6278.680511                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMshrMissLatency::processor.cores6.core.data 10756.242123                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.overallAvgMshrMissLatency::total  9965.787084                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.replacements         1086                       # number of replacements (Count)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMisses::total          626                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      3930454                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissLatency::total      3930454                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  6278.680511                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.HardPFReq.avgMshrMissLatency::total  6278.680511                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.hits::processor.cores6.core.data           15                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.hits::total           15                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.misses::processor.cores6.core.data          694                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.misses::total          694                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missLatency::processor.cores6.core.data     11658996                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missLatency::total     11658996                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.accesses::processor.cores6.core.data          709                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.accesses::total          709                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missRate::processor.cores6.core.data     0.978843                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.missRate::total     0.978843                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores6.core.data 16799.706052                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16799.706052                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores6.core.data          694                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMisses::total          694                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores6.core.data     23809167                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23809167                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores6.core.data     0.978843                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.978843                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores6.core.data 34307.157061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 34307.157061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.hits::processor.cores6.core.data          709                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.hits::total          709                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.accesses::processor.cores6.core.data          709                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.LockedRMWWriteReq.accesses::total          709                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.hits::processor.cores6.core.data       173529                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.hits::total       173529                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.misses::processor.cores6.core.data         2536                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.misses::total         2536                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missLatency::processor.cores6.core.data     28345293                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missLatency::total     28345293                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.accesses::processor.cores6.core.data       176065                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.accesses::total       176065                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missRate::processor.cores6.core.data     0.014404                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.missRate::total     0.014404                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMissLatency::processor.cores6.core.data 11177.166009                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMissLatency::total 11177.166009                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrHits::processor.cores6.core.data           17                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMisses::processor.cores6.core.data         2519                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMisses::total         2519                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissLatency::processor.cores6.core.data     27336636                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissLatency::total     27336636                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissRate::processor.cores6.core.data     0.014307                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.mshrMissRate::total     0.014307                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores6.core.data 10852.177848                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.ReadReq.avgMshrMissLatency::total 10852.177848                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.hits::processor.cores6.core.data         4803                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.hits::total         4803                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.misses::processor.cores6.core.data          410                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.misses::total          410                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missLatency::processor.cores6.core.data      4358304                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missLatency::total      4358304                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.accesses::processor.cores6.core.data         5213                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.accesses::total         5213                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missRate::processor.cores6.core.data     0.078650                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.missRate::total     0.078650                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMissLatency::processor.cores6.core.data 10630.009756                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMissLatency::total 10630.009756                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrHits::processor.cores6.core.data            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMisses::processor.cores6.core.data          401                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMisses::total          401                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissLatency::processor.cores6.core.data      4071591                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissLatency::total      4071591                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissRate::processor.cores6.core.data     0.076923                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.mshrMissRate::total     0.076923                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores6.core.data 10153.593516                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.WriteReq.avgMshrMissLatency::total 10153.593516                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.demandMshrMisses         2920                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfIssued         1867                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUnused          104                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUseful          490                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUsefulButMiss           28                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.accuracy     0.262453                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.coverage     0.143695                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfHitInCache         1241                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfLate         1241                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfIdentified         1867                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfSpanPage          449                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.pfUsefulSpanPage          262                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters6.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1d_cache.tags.tagsInUse   503.143809                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.l1d_cache.tags.totalRefs       197664                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.sampledRefs         4478                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.avgRefs    44.141134                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.l1d_cache.tags.occupancies::cache_hierarchy.clusters6.l1d_cache.prefetcher   319.937117                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.occupancies::processor.cores6.core.data   183.206691                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.avgOccs::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.624877                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.avgOccs::processor.cores6.core.data     0.357826                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.avgOccs::total     0.982703                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1d_cache.tags.occupanciesTaskId::1022          328                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.occupanciesTaskId::1024          142                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1022::1           52                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1022::2          276                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ageTaskId_1024::2          106                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.ratioOccsTaskId::1022     0.640625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.tags.ratioOccsTaskId::1024     0.277344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l1d_cache.tags.tagAccesses      1465534                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.dataAccesses      1465534                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandHits::processor.cores6.core.inst       205356                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandHits::total       205356                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallHits::processor.cores6.core.inst       205356                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallHits::total       205356                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMisses::processor.cores6.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMisses::total           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMisses::processor.cores6.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMisses::total           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMissLatency::processor.cores6.core.inst       287379                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandMissLatency::total       287379                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMissLatency::processor.cores6.core.inst       287379                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMissLatency::total       287379                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandAccesses::processor.cores6.core.inst       205366                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandAccesses::total       205366                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallAccesses::processor.cores6.core.inst       205366                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallAccesses::total       205366                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMissRate::processor.cores6.core.inst     0.000049                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandMissRate::total     0.000049                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMissRate::processor.cores6.core.inst     0.000049                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMissRate::total     0.000049                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMissLatency::processor.cores6.core.inst 28737.900000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMissLatency::total 28737.900000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMissLatency::processor.cores6.core.inst 28737.900000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMissLatency::total 28737.900000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMisses::processor.cores6.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMisses::total           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMisses::processor.cores6.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMisses::total           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissLatency::processor.cores6.core.inst       284049                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissLatency::total       284049                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissLatency::processor.cores6.core.inst       284049                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissLatency::total       284049                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissRate::processor.cores6.core.inst     0.000049                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandMshrMissRate::total     0.000049                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissRate::processor.cores6.core.inst     0.000049                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.overallMshrMissRate::total     0.000049                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMshrMissLatency::processor.cores6.core.inst 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.demandAvgMshrMissLatency::total 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMshrMissLatency::processor.cores6.core.inst 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.overallAvgMshrMissLatency::total 28404.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.hits::processor.cores6.core.inst       205356                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.hits::total       205356                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.misses::processor.cores6.core.inst           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.misses::total           10                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missLatency::processor.cores6.core.inst       287379                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missLatency::total       287379                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.accesses::processor.cores6.core.inst       205366                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.accesses::total       205366                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missRate::processor.cores6.core.inst     0.000049                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.missRate::total     0.000049                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMissLatency::processor.cores6.core.inst 28737.900000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMissLatency::total 28737.900000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMisses::processor.cores6.core.inst           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMisses::total           10                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissLatency::processor.cores6.core.inst       284049                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissLatency::total       284049                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissRate::processor.cores6.core.inst     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.mshrMissRate::total     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores6.core.inst 28404.900000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.ReadReq.avgMshrMissLatency::total 28404.900000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.demandMshrMisses           10                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters6.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l1i_cache.tags.tagsInUse   169.833696                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.l1i_cache.tags.totalRefs       584778                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.avgRefs  3439.870588                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.l1i_cache.tags.occupancies::processor.cores6.core.inst   169.833696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l1i_cache.tags.avgOccs::processor.cores6.core.inst     0.331706                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1i_cache.tags.avgOccs::total     0.331706                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l1i_cache.tags.tagAccesses      1642938                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.dataAccesses      1642938                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadResp         3900                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadRespWithInvalidate          143                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::WritebackDirty          164                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::WritebackClean          922                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::CleanEvict           14                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::HardPFReq          669                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::UpgradeReq         2273                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::UpgradeResp          369                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadExReq         2483                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadExResp         1820                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.transDist::ReadSharedReq        12874                       # Transaction distribution (Count)
board.cache_hierarchy.clusters6.l2_bus.pktCount_board.cache_hierarchy.clusters6.l1d_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port        11548                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters6.l2_bus.pktCount_board.cache_hierarchy.clusters6.l1i_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters6.l2_bus.pktCount::total        11568                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters6.l2_bus.pktSize_board.cache_hierarchy.clusters6.l1d_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port       444096                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters6.l2_bus.pktSize_board.cache_hierarchy.clusters6.l1i_cache.mem_side_port::board.cache_hierarchy.clusters6.l2_cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters6.l2_bus.pktSize::total       444736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters6.l2_bus.snoops        16045                       # Total snoops (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopTraffic       120768                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::samples        18313                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::mean     0.593404                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::stdev     0.491212                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::0         7446     40.66%     40.66% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::1        10867     59.34%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.snoopFanout::total        18313                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters6.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_bus.reqLayer0.occupancy      2604168                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.respLayer0.occupancy      4053276                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.respLayer1.occupancy         9990                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.snoopLayer0.occupancy      1918393                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters6.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.totRequests         5336                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitSingleRequests         1461                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.totSnoops        10867                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitSingleSnoops        10867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters6.l2_cache.demandHits::cache_hierarchy.clusters6.l1d_cache.prefetcher          461                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandHits::processor.cores6.core.data           57                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandHits::total          518                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallHits::cache_hierarchy.clusters6.l1d_cache.prefetcher          461                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallHits::processor.cores6.core.data           57                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallHits::total          518                       # number of overall hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          165                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::processor.cores6.core.inst           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::processor.cores6.core.data         3262                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMisses::total         3437                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher          165                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::processor.cores6.core.inst           10                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::processor.cores6.core.data         3262                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMisses::total         3437                       # number of overall misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      1516793                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::processor.cores6.core.inst       277389                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::processor.cores6.core.data     37725902                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMissLatency::total     39520084                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      1516793                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::processor.cores6.core.inst       277389                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::processor.cores6.core.data     37725902                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMissLatency::total     39520084                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::processor.cores6.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::processor.cores6.core.data         3319                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandAccesses::total         3955                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::processor.cores6.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::processor.cores6.core.data         3319                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallAccesses::total         3955                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.263578                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::processor.cores6.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::processor.cores6.core.data     0.982826                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMissRate::total     0.869027                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.263578                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::processor.cores6.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::processor.cores6.core.data     0.982826                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMissRate::total     0.869027                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  9192.684848                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::processor.cores6.core.inst 27738.900000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::processor.cores6.core.data 11565.267321                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMissLatency::total 11498.424207                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  9192.684848                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::processor.cores6.core.inst 27738.900000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::processor.cores6.core.data 11565.267321                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMissLatency::total 11498.424207                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters6.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters6.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters6.l2_cache.demandMshrHits::cache_hierarchy.clusters6.l1d_cache.prefetcher           95                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrHits::total           95                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrHits::cache_hierarchy.clusters6.l1d_cache.prefetcher           95                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrHits::total           95                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher           70                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::processor.cores6.core.inst           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::processor.cores6.core.data         3262                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMisses::total         3342                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher           70                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher          440                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::processor.cores6.core.inst           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::processor.cores6.core.data         3262                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMisses::total         3782                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       811166                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::processor.cores6.core.inst       274059                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::processor.cores6.core.data     36632663                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissLatency::total     37717888                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       811166                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      5091356                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::processor.cores6.core.inst       274059                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::processor.cores6.core.data     36632663                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissLatency::total     42809244                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.111821                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::processor.cores6.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::processor.cores6.core.data     0.982826                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandMshrMissRate::total     0.845006                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.111821                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::processor.cores6.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::processor.cores6.core.data     0.982826                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.overallMshrMissRate::total     0.956258                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher 11588.085714                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::processor.cores6.core.inst 27405.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::processor.cores6.core.data 11230.123544                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.demandAvgMshrMissLatency::total 11286.022741                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher 11588.085714                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 11571.263636                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::processor.cores6.core.inst 27405.900000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::processor.cores6.core.data 11230.123544                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.overallAvgMshrMissLatency::total 11319.207827                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.replacements           14                       # number of replacements (Count)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher          440                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMisses::total          440                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      5091356                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissLatency::total      5091356                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 11571.263636                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.HardPFReq.avgMshrMissLatency::total 11571.263636                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.hits::processor.cores6.core.data           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.hits::total           15                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.misses::processor.cores6.core.data          785                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.misses::total          785                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missLatency::processor.cores6.core.data     12222099                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missLatency::total     12222099                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.accesses::processor.cores6.core.data          800                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.accesses::total          800                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missRate::processor.cores6.core.data     0.981250                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.missRate::total     0.981250                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMissLatency::processor.cores6.core.data 15569.552866                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMissLatency::total 15569.552866                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMisses::processor.cores6.core.data          785                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMisses::total          785                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissLatency::processor.cores6.core.data     11953701                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissLatency::total     11953701                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissRate::processor.cores6.core.data     0.981250                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.mshrMissRate::total     0.981250                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 15227.644586                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadExReq.avgMshrMissLatency::total 15227.644586                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters6.l1d_cache.prefetcher          461                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.hits::processor.cores6.core.data           42                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.hits::total          503                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters6.l1d_cache.prefetcher          165                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::processor.cores6.core.inst           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::processor.cores6.core.data         2477                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.misses::total         2652                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher      1516793                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::processor.cores6.core.inst       277389                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::processor.cores6.core.data     25503803                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missLatency::total     27297985                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters6.l1d_cache.prefetcher          626                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::processor.cores6.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::processor.cores6.core.data         2519                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.accesses::total         3155                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.263578                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::processor.cores6.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::processor.cores6.core.data     0.983327                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.missRate::total     0.840571                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher  9192.684848                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 27738.900000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data 10296.246669                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMissLatency::total 10293.357843                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters6.l1d_cache.prefetcher           95                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrHits::total           95                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher           70                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::processor.cores6.core.inst           10                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::processor.cores6.core.data         2477                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMisses::total         2557                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       811166                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.inst       274059                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data     24678962                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissLatency::total     25764187                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.111821                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::processor.cores6.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data     0.983327                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.mshrMissRate::total     0.810460                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher 11588.085714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.inst 27405.900000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data  9963.246669                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10075.943293                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.misses::processor.cores6.core.data          295                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.misses::total          295                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missLatency::processor.cores6.core.data      2493171                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missLatency::total      2493171                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.accesses::processor.cores6.core.data          295                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.accesses::total          295                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missRate::processor.cores6.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMissLatency::processor.cores6.core.data  8451.427119                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMissLatency::total  8451.427119                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMisses::processor.cores6.core.data          295                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMisses::total          295                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissLatency::processor.cores6.core.data      2401929                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissLatency::total      2401929                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores6.core.data  8142.132203                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.UpgradeReq.avgMshrMissLatency::total  8142.132203                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.hits::writebacks          922                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.hits::total          922                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.accesses::writebacks          922                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackClean.accesses::total          922                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.hits::writebacks          164                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.hits::total          164                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.accesses::writebacks          164                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.WritebackDirty.accesses::total          164                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters6.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.demandMshrMisses         3342                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfIssued         1398                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUnused           10                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUseful          302                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.accuracy     0.216023                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.coverage     0.082876                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfHitInCache          887                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfHitInMSHR           71                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfLate          958                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfIdentified         1845                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfBufferHit          280                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfRemovedDemand          106                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfSpanPage           95                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.pfUsefulSpanPage           59                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters6.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters6.l2_cache.tags.tagsInUse  2156.861693                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters6.l2_cache.tags.totalRefs        38247                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.sampledRefs         5550                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.avgRefs     6.891351                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters6.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::cache_hierarchy.clusters6.l1d_cache.prefetcher    70.256581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::cache_hierarchy.clusters6.l2_cache.prefetcher  1557.140108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::processor.cores6.core.inst   166.774764                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupancies::processor.cores6.core.data   362.690240                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.017152                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::cache_hierarchy.clusters6.l2_cache.prefetcher     0.380161                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::processor.cores6.core.inst     0.040716                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::processor.cores6.core.data     0.088547                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.avgOccs::total     0.526578                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters6.l2_cache.tags.occupanciesTaskId::1022         1814                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.occupanciesTaskId::1024          663                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1022::1           39                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1022::2          472                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1022::3         1303                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1024::1           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1024::2          417                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.ratioOccsTaskId::1022     0.442871                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l2_cache.tags.ratioOccsTaskId::1024     0.161865                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters6.l2_cache.tags.tagAccesses        46490                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.dataAccesses        46490                       # Number of data accesses (Count)
board.cache_hierarchy.clusters6.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters7.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters7.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandHits::processor.cores7.core.data       178556                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandHits::total       178556                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallHits::processor.cores7.core.data       178556                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallHits::total       178556                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMisses::processor.cores7.core.data         2752                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMisses::total         2752                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMisses::processor.cores7.core.data         2752                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMisses::total         2752                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMissLatency::processor.cores7.core.data     30718251                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandMissLatency::total     30718251                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMissLatency::processor.cores7.core.data     30718251                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMissLatency::total     30718251                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandAccesses::processor.cores7.core.data       181308                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandAccesses::total       181308                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallAccesses::processor.cores7.core.data       181308                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallAccesses::total       181308                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMissRate::processor.cores7.core.data     0.015179                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandMissRate::total     0.015179                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMissRate::processor.cores7.core.data     0.015179                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMissRate::total     0.015179                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMissLatency::processor.cores7.core.data 11162.155160                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMissLatency::total 11162.155160                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMissLatency::processor.cores7.core.data 11162.155160                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMissLatency::total 11162.155160                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1d_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1d_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1d_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1d_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1d_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1d_cache.writebacks::writebacks         1077                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l1d_cache.writebacks::total         1077                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrHits::processor.cores7.core.data           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrHits::total           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrHits::processor.cores7.core.data           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrHits::total           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMisses::processor.cores7.core.data         2733                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMisses::total         2733                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMisses::processor.cores7.core.data         2733                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMisses::total         3498                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissLatency::processor.cores7.core.data     29396574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissLatency::total     29396574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      5171221                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissLatency::processor.cores7.core.data     29396574                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissLatency::total     34567795                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissRate::processor.cores7.core.data     0.015074                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandMshrMissRate::total     0.015074                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissRate::processor.cores7.core.data     0.015074                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.overallMshrMissRate::total     0.019293                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMshrMissLatency::processor.cores7.core.data 10756.155873                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.demandAvgMshrMissLatency::total 10756.155873                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher  6759.766013                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMshrMissLatency::processor.cores7.core.data 10756.155873                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.overallAvgMshrMissLatency::total  9882.159806                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.replacements         1077                       # number of replacements (Count)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMisses::total          765                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      5171221                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissLatency::total      5171221                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher  6759.766013                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.HardPFReq.avgMshrMissLatency::total  6759.766013                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.hits::processor.cores7.core.data           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.hits::total           21                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.misses::processor.cores7.core.data          681                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.misses::total          681                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missLatency::processor.cores7.core.data     11470851                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missLatency::total     11470851                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.accesses::processor.cores7.core.data          702                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.accesses::total          702                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missRate::processor.cores7.core.data     0.970085                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.missRate::total     0.970085                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMissLatency::processor.cores7.core.data 16844.127753                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMissLatency::total 16844.127753                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMisses::processor.cores7.core.data          681                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMisses::total          681                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissLatency::processor.cores7.core.data     23430546                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissLatency::total     23430546                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissRate::processor.cores7.core.data     0.970085                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.mshrMissRate::total     0.970085                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::processor.cores7.core.data 34406.088106                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWReadReq.avgMshrMissLatency::total 34406.088106                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.hits::processor.cores7.core.data          702                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.hits::total          702                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.accesses::processor.cores7.core.data          702                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.LockedRMWWriteReq.accesses::total          702                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.hits::processor.cores7.core.data       173723                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.hits::total       173723                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.misses::processor.cores7.core.data         2393                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.misses::total         2393                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missLatency::processor.cores7.core.data     26673300                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missLatency::total     26673300                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.accesses::processor.cores7.core.data       176116                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.accesses::total       176116                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missRate::processor.cores7.core.data     0.013588                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.missRate::total     0.013588                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMissLatency::processor.cores7.core.data 11146.385290                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMissLatency::total 11146.385290                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrHits::processor.cores7.core.data           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMisses::processor.cores7.core.data         2378                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMisses::total         2378                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissLatency::processor.cores7.core.data     25731576                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissLatency::total     25731576                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissRate::processor.cores7.core.data     0.013502                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.mshrMissRate::total     0.013502                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMshrMissLatency::processor.cores7.core.data 10820.679563                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.ReadReq.avgMshrMissLatency::total 10820.679563                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.hits::processor.cores7.core.data         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.hits::total         4833                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.misses::processor.cores7.core.data          359                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.misses::total          359                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missLatency::processor.cores7.core.data      4044951                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missLatency::total      4044951                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.accesses::processor.cores7.core.data         5192                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.accesses::total         5192                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missRate::processor.cores7.core.data     0.069145                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.missRate::total     0.069145                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMissLatency::processor.cores7.core.data 11267.272981                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMissLatency::total 11267.272981                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrHits::processor.cores7.core.data            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMisses::processor.cores7.core.data          355                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMisses::total          355                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissLatency::processor.cores7.core.data      3664998                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissLatency::total      3664998                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissRate::processor.cores7.core.data     0.068374                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.mshrMissRate::total     0.068374                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMshrMissLatency::processor.cores7.core.data 10323.938028                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.WriteReq.avgMshrMissLatency::total 10323.938028                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.demandMshrMisses         2733                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfIssued         2189                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUnused          138                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUseful          545                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.accuracy     0.248972                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.coverage     0.166260                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfHitInCache         1424                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfLate         1424                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfIdentified         2189                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfSpanPage          451                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.pfUsefulSpanPage          308                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters7.l1d_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1d_cache.tags.tagsInUse   503.482054                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.l1d_cache.tags.totalRefs       199528                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.sampledRefs         4415                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.avgRefs    45.193205                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.l1d_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.l1d_cache.tags.occupancies::cache_hierarchy.clusters7.l1d_cache.prefetcher   378.433088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.occupancies::processor.cores7.core.data   125.048966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.avgOccs::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.739127                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.avgOccs::processor.cores7.core.data     0.244236                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.avgOccs::total     0.983363                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1d_cache.tags.occupanciesTaskId::1022          362                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.occupanciesTaskId::1024          109                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1022::1           46                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1022::2          316                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1024::1           27                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ageTaskId_1024::2           82                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.ratioOccsTaskId::1022     0.707031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.tags.ratioOccsTaskId::1024     0.212891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l1d_cache.tags.tagAccesses      1465606                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.dataAccesses      1465606                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.l1d_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandHits::processor.cores7.core.inst       205620                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandHits::total       205620                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallHits::processor.cores7.core.inst       205620                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallHits::total       205620                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMisses::processor.cores7.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMisses::total           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMisses::processor.cores7.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMisses::total           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMissLatency::processor.cores7.core.inst       329670                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandMissLatency::total       329670                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMissLatency::processor.cores7.core.inst       329670                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMissLatency::total       329670                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandAccesses::processor.cores7.core.inst       205632                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandAccesses::total       205632                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallAccesses::processor.cores7.core.inst       205632                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallAccesses::total       205632                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMissRate::processor.cores7.core.inst     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMissRate::processor.cores7.core.inst     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMissLatency::processor.cores7.core.inst 27472.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMissLatency::total 27472.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMissLatency::processor.cores7.core.inst 27472.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMissLatency::total 27472.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1i_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l1i_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1i_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l1i_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1i_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMisses::processor.cores7.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMisses::total           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMisses::processor.cores7.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMisses::total           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissLatency::processor.cores7.core.inst       325674                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissLatency::total       325674                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissLatency::processor.cores7.core.inst       325674                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissLatency::total       325674                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissRate::processor.cores7.core.inst     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandMshrMissRate::total     0.000058                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissRate::processor.cores7.core.inst     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.overallMshrMissRate::total     0.000058                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMshrMissLatency::processor.cores7.core.inst 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.demandAvgMshrMissLatency::total 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMshrMissLatency::processor.cores7.core.inst 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.overallAvgMshrMissLatency::total 27139.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.hits::processor.cores7.core.inst       205620                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.hits::total       205620                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.misses::processor.cores7.core.inst           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missLatency::processor.cores7.core.inst       329670                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missLatency::total       329670                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.accesses::processor.cores7.core.inst       205632                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.accesses::total       205632                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missRate::processor.cores7.core.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMissLatency::processor.cores7.core.inst 27472.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMissLatency::total 27472.500000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMisses::processor.cores7.core.inst           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissLatency::processor.cores7.core.inst       325674                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissLatency::total       325674                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissRate::processor.cores7.core.inst     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMshrMissLatency::processor.cores7.core.inst 27139.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.ReadReq.avgMshrMissLatency::total 27139.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.demandMshrMisses           12                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters7.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l1i_cache.tags.tagsInUse   169.671137                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.l1i_cache.tags.totalRefs       584477                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.sampledRefs          170                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.avgRefs  3438.100000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.l1i_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.l1i_cache.tags.occupancies::processor.cores7.core.inst   169.671137                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l1i_cache.tags.avgOccs::processor.cores7.core.inst     0.331389                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1i_cache.tags.avgOccs::total     0.331389                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l1i_cache.tags.occupanciesTaskId::1024          170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.ageTaskId_1024::3          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.ratioOccsTaskId::1024     0.332031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l1i_cache.tags.tagAccesses      1645068                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.dataAccesses      1645068                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.l1i_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadResp         3718                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadRespWithInvalidate          146                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::WritebackDirty          185                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::WritebackClean          894                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::CleanEvict           13                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::HardPFReq         1121                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::UpgradeReq         2290                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::UpgradeResp          323                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadExReq         2319                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadExResp         1744                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.transDist::ReadSharedReq        12563                       # Transaction distribution (Count)
board.cache_hierarchy.clusters7.l2_bus.pktCount_board.cache_hierarchy.clusters7.l1d_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port        11175                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters7.l2_bus.pktCount_board.cache_hierarchy.clusters7.l1i_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port           24                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters7.l2_bus.pktCount::total        11199                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters7.l2_bus.pktSize_board.cache_hierarchy.clusters7.l1d_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port       427072                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters7.l2_bus.pktSize_board.cache_hierarchy.clusters7.l1i_cache.mem_side_port::board.cache_hierarchy.clusters7.l2_cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters7.l2_bus.pktSize::total       427840                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters7.l2_bus.snoops        15857                       # Total snoops (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopTraffic       108032                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::samples        18308                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::mean     0.572864                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::stdev     0.494676                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::0         7820     42.71%     42.71% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::1        10488     57.29%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.snoopFanout::total        18308                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters7.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_bus.reqLayer0.occupancy      2604552                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.respLayer0.occupancy      3995667                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.respLayer1.occupancy        11988                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.snoopLayer0.occupancy      1702819                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters7.l2_bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.totRequests         5268                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitSingleRequests         1436                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.totSnoops        10488                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitSingleSnoops        10488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters7.l2_cache.demandHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          517                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandHits::processor.cores7.core.data           91                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandHits::total          608                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          517                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallHits::processor.cores7.core.data           91                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallHits::total          608                       # number of overall hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          248                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::processor.cores7.core.inst           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::processor.cores7.core.data         3027                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMisses::total         3287                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher          248                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::processor.cores7.core.inst           12                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::processor.cores7.core.data         3027                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMisses::total         3287                       # number of overall misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      2483511                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::processor.cores7.core.inst       317682                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::processor.cores7.core.data     35633996                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMissLatency::total     38435189                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      2483511                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::processor.cores7.core.inst       317682                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::processor.cores7.core.data     35633996                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMissLatency::total     38435189                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::processor.cores7.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::processor.cores7.core.data         3118                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandAccesses::total         3895                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::processor.cores7.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::processor.cores7.core.data         3118                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallAccesses::total         3895                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.324183                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::processor.cores7.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::processor.cores7.core.data     0.970815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMissRate::total     0.843902                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.324183                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::processor.cores7.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::processor.cores7.core.data     0.970815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMissRate::total     0.843902                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher 10014.157258                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::processor.cores7.core.inst 26473.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::processor.cores7.core.data 11772.050215                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMissLatency::total 11693.090660                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher 10014.157258                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::processor.cores7.core.inst 26473.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::processor.cores7.core.data 11772.050215                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMissLatency::total 11693.090660                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters7.l2_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters7.l2_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters7.l2_cache.writebacks::writebacks            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l2_cache.writebacks::total            2                       # number of writebacks (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          176                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrHits::total          176                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          176                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrHits::total          176                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher           72                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::processor.cores7.core.inst           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::processor.cores7.core.data         3027                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMisses::total         3111                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher           72                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher          744                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::processor.cores7.core.inst           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::processor.cores7.core.data         3027                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMisses::total         3855                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      1483848                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::processor.cores7.core.inst       313686                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::processor.cores7.core.data     34617014                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissLatency::total     36414548                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      1483848                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      7068046                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::processor.cores7.core.inst       313686                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::processor.cores7.core.data     34617014                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissLatency::total     43482594                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.094118                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::processor.cores7.core.data     0.970815                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandMshrMissRate::total     0.798716                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.094118                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::processor.cores7.core.data     0.970815                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.overallMshrMissRate::total     0.989730                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        20609                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::processor.cores7.core.inst 26140.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::processor.cores7.core.data 11436.079947                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.demandAvgMshrMissLatency::total 11705.094182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        20609                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher  9500.061828                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::processor.cores7.core.inst 26140.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::processor.cores7.core.data 11436.079947                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.overallAvgMshrMissLatency::total 11279.531518                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.replacements           15                       # number of replacements (Count)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher          744                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMisses::total          744                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      7068046                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissLatency::total      7068046                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher  9500.061828                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.HardPFReq.avgMshrMissLatency::total  9500.061828                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.hits::processor.cores7.core.data           28                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.hits::total           28                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.misses::processor.cores7.core.data          712                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.misses::total          712                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missLatency::processor.cores7.core.data     11717937                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missLatency::total     11717937                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.accesses::processor.cores7.core.data          740                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.accesses::total          740                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missRate::processor.cores7.core.data     0.962162                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.missRate::total     0.962162                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMissLatency::processor.cores7.core.data 16457.776685                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMissLatency::total 16457.776685                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMisses::processor.cores7.core.data          712                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMisses::total          712                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissLatency::processor.cores7.core.data     11471850                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissLatency::total     11471850                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissRate::processor.cores7.core.data     0.962162                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.mshrMissRate::total     0.962162                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 16112.148876                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadExReq.avgMshrMissLatency::total 16112.148876                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.hits::cache_hierarchy.clusters7.l1d_cache.prefetcher          517                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.hits::processor.cores7.core.data           63                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.hits::total          580                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::cache_hierarchy.clusters7.l1d_cache.prefetcher          248                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::processor.cores7.core.inst           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::processor.cores7.core.data         2315                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.misses::total         2575                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      2483511                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::processor.cores7.core.inst       317682                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::processor.cores7.core.data     23916059                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missLatency::total     26717252                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::cache_hierarchy.clusters7.l1d_cache.prefetcher          765                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::processor.cores7.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::processor.cores7.core.data         2378                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.accesses::total         3155                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.324183                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::processor.cores7.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::processor.cores7.core.data     0.973507                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.missRate::total     0.816165                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher 10014.157258                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 26473.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data 10330.911015                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMissLatency::total 10375.631845                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters7.l1d_cache.prefetcher          176                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrHits::total          176                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher           72                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::processor.cores7.core.data         2315                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMisses::total         2399                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher      1483848                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       313686                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data     23145164                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissLatency::total     24942698                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.094118                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data     0.973507                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.mshrMissRate::total     0.760380                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        20609                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 26140.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data  9997.911015                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.ReadSharedReq.avgMshrMissLatency::total 10397.122968                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.misses::processor.cores7.core.data          296                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.misses::total          296                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missLatency::processor.cores7.core.data      2398599                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missLatency::total      2398599                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.accesses::processor.cores7.core.data          296                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.accesses::total          296                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missRate::processor.cores7.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMissLatency::processor.cores7.core.data  8103.375000                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMissLatency::total  8103.375000                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMisses::processor.cores7.core.data          296                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMisses::total          296                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissLatency::processor.cores7.core.data      2309022                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissLatency::total      2309022                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMshrMissLatency::processor.cores7.core.data  7800.750000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.UpgradeReq.avgMshrMissLatency::total  7800.750000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.hits::writebacks          894                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.hits::total          894                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.accesses::writebacks          894                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackClean.accesses::total          894                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.hits::writebacks          183                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.hits::total          183                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.accesses::writebacks          183                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.WritebackDirty.accesses::total          183                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters7.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.demandMshrMisses         3111                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfIssued         2019                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUnused           30                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUseful          417                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.accuracy     0.206538                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.coverage     0.118197                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfHitInCache         1179                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfHitInMSHR           96                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfLate         1275                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfIdentified         2742                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfBufferHit          464                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfRemovedDemand          179                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfSpanPage          174                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.pfUsefulSpanPage          109                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters7.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters7.l2_cache.tags.tagsInUse  2214.620493                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters7.l2_cache.tags.totalRefs        38385                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.sampledRefs         5637                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.avgRefs     6.809473                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters7.l2_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::cache_hierarchy.clusters7.l1d_cache.prefetcher    84.314964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::cache_hierarchy.clusters7.l2_cache.prefetcher  1722.042717                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::processor.cores7.core.inst   166.058185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupancies::processor.cores7.core.data   242.204626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.020585                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::cache_hierarchy.clusters7.l2_cache.prefetcher     0.420421                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::processor.cores7.core.inst     0.040542                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::processor.cores7.core.data     0.059132                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.avgOccs::total     0.540679                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters7.l2_cache.tags.occupanciesTaskId::1022         2142                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.occupanciesTaskId::1024          442                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1022::1           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1022::2          800                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1022::3         1310                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1024::2          201                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.ratioOccsTaskId::1022     0.522949                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l2_cache.tags.ratioOccsTaskId::1024     0.107910                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters7.l2_cache.tags.tagAccesses        46026                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.dataAccesses        46026                       # Number of data accesses (Count)
board.cache_hierarchy.clusters7.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.transDist::ReadResp        23712                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadRespWithInvalidate          443                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::WritebackDirty          516                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::CleanEvict         1136                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeReq         7981                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::UpgradeResp         7981                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExReq         7855                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExResp         7855                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadSharedReq        24155                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        17377                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4633                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4503                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4372                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters4.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4322                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters5.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4185                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters6.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4155                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters7.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4235                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktCount::total        47782                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters0.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        56896                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters1.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters2.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5056                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters3.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters4.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters5.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4800                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters6.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters7.l2_cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.pktSize::total        91776                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.snoops             33852                       # Total snoops (Count)
board.cache_hierarchy.l3_bus.snoopTraffic      1989888                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3_bus.snoopFanout::samples        40002                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::mean     2.966077                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::stdev     2.477543                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::0          795      1.99%      1.99% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::1        19764     49.41%     51.39% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::2         3083      7.71%     59.10% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::3         2568      6.42%     65.52% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::4         2108      5.27%     70.79% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::5         1835      4.59%     75.38% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::6         1535      3.84%     79.22% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::7         8314     20.78%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::max_value            7                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::total        40002                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.occupancy     14948269                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer0.occupancy      6365733                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer1.occupancy      4354770                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer2.occupancy      4231714                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer3.occupancy      4115423                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer4.occupancy      4057616                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer5.occupancy      3926718                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer6.occupancy      3922542                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer7.occupancy      4011922                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.snoop_filter.totRequests        41654                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleRequests        10275                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiRequests        30584                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters0.l2_cache.prefetcher            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters1.l2_cache.prefetcher            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters2.l2_cache.prefetcher            8                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters3.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters4.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters4.l2_cache.prefetcher            8                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters5.l1d_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters5.l2_cache.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters6.l2_cache.prefetcher            7                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters7.l2_cache.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.inst           43                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores0.core.data           82                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores1.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores2.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores3.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores4.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores5.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores6.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores6.core.data            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores7.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::total          210                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l1d_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters0.l2_cache.prefetcher            6                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters1.l2_cache.prefetcher            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters2.l2_cache.prefetcher            8                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters3.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters4.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters4.l2_cache.prefetcher            8                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters5.l1d_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters5.l2_cache.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters6.l2_cache.prefetcher            7                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters7.l2_cache.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.inst           43                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores0.core.data           82                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores1.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores2.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores3.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores4.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores5.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores6.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores6.core.data            1                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores7.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::total          210                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.inst          149                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores0.core.data           18                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores1.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores2.core.data            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores3.core.data            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores4.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores4.core.data            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores5.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores5.core.data            5                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores6.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores6.core.data            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores7.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores7.core.data            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::total          708                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.inst          149                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores0.core.data           18                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores1.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores2.core.data            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores3.core.data            4                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores4.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores4.core.data            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores5.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores5.core.data            5                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores6.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores6.core.data            2                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores7.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores7.core.data            4                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::total          708                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       871461                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4423676                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       533797                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4102668                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231768                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3272189                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       407592                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3528933                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146853                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      3008818                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       394270                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2589540                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121878                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2814313                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       731601                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3068682                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.inst      7858134                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores0.core.data      1260405                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.inst       210123                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores1.core.data       473525                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.inst       208458                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores2.core.data       162504                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.inst       193140                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores3.core.data       389277                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores4.core.inst       194472                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores4.core.data       137529                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores5.core.inst       205461                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores5.core.data       355976                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores6.core.inst       197136                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores6.core.data       112554                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores7.core.inst       209457                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores7.core.data       268065                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::total     42684255                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       871461                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4423676                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       533797                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4102668                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231768                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3272189                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       407592                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3528933                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146853                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      3008818                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       394270                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2589540                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121878                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2814313                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       731601                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3068682                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.inst      7858134                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores0.core.data      1260405                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.inst       210123                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores1.core.data       473525                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.inst       208458                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores2.core.data       162504                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.inst       193140                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores3.core.data       389277                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores4.core.inst       194472                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores4.core.data       137529                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores5.core.inst       205461                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores5.core.data       355976                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores6.core.inst       197136                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores6.core.data       112554                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores7.core.inst       209457                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores7.core.data       268065                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::total     42684255                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           16                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher           72                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher           66                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           62                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher           59                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters4.l2_cache.prefetcher           57                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters5.l2_cache.prefetcher           50                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters6.l2_cache.prefetcher           51                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters7.l2_cache.prefetcher           53                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.inst          192                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores0.core.data          100                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores1.core.data            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores2.core.data            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores3.core.data            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores4.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores4.core.data            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores5.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores5.core.data            5                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores6.core.inst           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores6.core.data            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores7.core.inst           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores7.core.data            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::total          918                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           16                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher           72                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher           66                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           62                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher           59                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters4.l2_cache.prefetcher           57                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters5.l2_cache.prefetcher           50                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters6.l2_cache.prefetcher           51                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters7.l2_cache.prefetcher           53                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.inst          192                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores0.core.data          100                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores1.core.data            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores2.core.data            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores3.core.data            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores4.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores4.core.data            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores5.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores5.core.data            5                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores6.core.inst           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores6.core.data            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores7.core.inst           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores7.core.data            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::total          918                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.750000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.916667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.inst     0.776042                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores0.core.data     0.180000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores1.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores2.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores3.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores4.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores4.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores5.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores5.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores6.core.inst     0.700000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores6.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores7.core.inst     0.583333                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores7.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::total     0.771242                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.750000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.916667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.inst     0.776042                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores0.core.data     0.180000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores1.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores2.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores3.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores4.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores4.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores5.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores5.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores6.core.inst     0.700000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores6.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores7.core.inst     0.583333                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores7.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::total     0.771242                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 72621.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 67025.393939                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106759.400000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 67256.852459                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115884                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60596.092593                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101898                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 64162.418182                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73426.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61404.448980                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78854                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 56294.347826                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60939                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63961.659091                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        81289                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 59013.115385                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.inst 52739.154362                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores0.core.data 70022.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.inst 30017.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores1.core.data        94705                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.inst 29779.714286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores2.core.data        81252                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.inst 27591.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores3.core.data 97319.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores4.core.inst 27781.714286                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores4.core.data 68764.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores5.core.inst 29351.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores5.core.data 71195.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores6.core.inst 28162.285714                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores6.core.data        56277                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores7.core.inst 29922.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores7.core.data 67016.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::total 60288.495763                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 72621.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 67025.393939                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106759.400000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 67256.852459                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115884                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60596.092593                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101898                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 64162.418182                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73426.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61404.448980                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78854                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 56294.347826                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60939                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63961.659091                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        81289                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 59013.115385                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.inst 52739.154362                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores0.core.data 70022.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.inst 30017.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores1.core.data        94705                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.inst 29779.714286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores2.core.data        81252                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.inst 27591.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores3.core.data 97319.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores4.core.inst 27781.714286                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores4.core.data 68764.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores5.core.inst 29351.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores5.core.data 71195.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores6.core.inst 28162.285714                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores6.core.data        56277                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores7.core.inst 29922.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores7.core.data 67016.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::total 60288.495763                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.blockedCycles::no_mshrs          304                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.avgBlocked::no_mshrs    23.384615                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores0.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores1.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores2.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores3.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores4.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores5.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores6.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::processor.cores7.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrHits::total           49                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores0.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores1.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores2.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores3.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores4.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores5.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores6.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::processor.cores7.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.overallMshrHits::total           49                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.inst          148                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores0.core.data           18                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores1.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores2.core.data            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores3.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores3.core.data            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores4.core.data            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores5.core.data            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores6.core.data            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores7.core.data            4                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::total          659                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.inst          148                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores0.core.data           18                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores1.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores2.core.data            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores3.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores3.core.data            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores4.core.data            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores5.core.data            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores6.core.data            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores7.core.data            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::total          659                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       867465                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4401698                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       532132                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4082355                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231102                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3254207                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       406260                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3510618                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146187                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      2992501                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       392605                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2574222                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121212                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2799661                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       728604                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3051366                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.inst      7771887                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores0.core.data      1254411                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores1.core.data       471860                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores2.core.data       161838                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores3.core.inst        49284                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores3.core.data       387945                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores4.core.data       136863                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores5.core.data       354311                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores6.core.data       111888                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores7.core.data       266733                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::total     41059215                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       867465                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4401698                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       532132                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4082355                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231102                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3254207                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       406260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3510618                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146187                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      2992501                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       392605                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2574222                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121212                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2799661                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       728604                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3051366                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.inst      7771887                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores0.core.data      1254411                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores1.core.data       471860                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores2.core.data       161838                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores3.core.inst        49284                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores3.core.data       387945                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores4.core.data       136863                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores5.core.data       354311                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores6.core.data       111888                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores7.core.data       266733                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::total     41059215                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.750000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.916667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.inst     0.770833                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores0.core.data     0.180000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores3.core.inst     0.083333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores6.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::total     0.717865                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.750000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.916667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.inst     0.770833                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores0.core.data     0.180000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores3.core.inst     0.083333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores6.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::total     0.717865                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 72288.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 66692.393939                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106426.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 66923.852459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60263.092593                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101565                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 63829.418182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73093.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61071.448980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78521                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 55961.347826                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63628.659091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        80956                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 58680.115385                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.inst 52512.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores0.core.data 69689.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores1.core.data        94372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores2.core.data        80919                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores3.core.inst        49284                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores3.core.data 96986.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores4.core.data 68431.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores5.core.data 70862.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores6.core.data        55944                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores7.core.data 66683.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::total 62305.333839                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 72288.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 66692.393939                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106426.400000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 66923.852459                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115551                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60263.092593                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101565                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 63829.418182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73093.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61071.448980                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78521                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 55961.347826                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63628.659091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        80956                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 58680.115385                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.inst 52512.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores0.core.data 69689.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores1.core.data        94372                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores2.core.data        80919                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores3.core.inst        49284                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores3.core.data 96986.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores4.core.data 68431.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores5.core.data 70862.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores6.core.data        55944                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores7.core.data 66683.250000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::total 62305.333839                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::processor.cores0.core.data            4                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::total            4                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores0.core.data            3                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores2.core.data            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores3.core.data            4                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores4.core.data            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores5.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores6.core.data            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores7.core.data            4                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::total           27                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores0.core.data       225774                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores1.core.data       473525                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores2.core.data       162504                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores3.core.data       389277                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores4.core.data       137529                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores5.core.data       355976                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores6.core.data       112554                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores7.core.data       268065                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::total      2125204                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores0.core.data            7                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores2.core.data            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores3.core.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores4.core.data            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores5.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores6.core.data            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores7.core.data            4                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::total           31                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores0.core.data     0.428571                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::total     0.870968                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores0.core.data        75258                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores1.core.data        94705                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores2.core.data        81252                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores3.core.data 97319.250000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores4.core.data 68764.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores5.core.data 71195.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores6.core.data        56277                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores7.core.data 67016.250000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::total 78711.259259                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores0.core.data            3                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores2.core.data            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores3.core.data            4                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores4.core.data            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores5.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores6.core.data            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores7.core.data            4                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::total           27                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores0.core.data       224775                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       471860                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       161838                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       387945                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       136863                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       354311                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       111888                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       266733                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::total      2116213                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.428571                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::total     0.870968                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data        74925                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data        94372                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data        80919                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 96986.250000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 68431.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 70862.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data        55944                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 66683.250000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::total 78378.259259                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l1d_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters0.l2_cache.prefetcher            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters1.l2_cache.prefetcher            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters2.l2_cache.prefetcher            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters3.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters4.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters4.l2_cache.prefetcher            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters5.l1d_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters5.l2_cache.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters6.l2_cache.prefetcher            7                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters7.l2_cache.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.inst           43                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores0.core.data           78                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores1.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores2.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores3.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores4.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores5.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores6.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores6.core.data            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores7.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::total          206                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.inst          149                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores0.core.data           15                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores1.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores2.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores3.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores4.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores5.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores6.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores7.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::total          681                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       871461                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4423676                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       533797                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4102668                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231768                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3272189                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       407592                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3528933                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146853                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      3008818                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       394270                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2589540                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121878                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2814313                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       731601                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3068682                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.inst      7858134                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores0.core.data      1034631                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores1.core.inst       210123                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores2.core.inst       208458                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores3.core.inst       193140                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores4.core.inst       194472                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores5.core.inst       205461                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores6.core.inst       197136                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores7.core.inst       209457                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::total     40559051                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           16                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters0.l2_cache.prefetcher           72                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters1.l2_cache.prefetcher           66                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters2.l2_cache.prefetcher           62                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters3.l2_cache.prefetcher           59                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters4.l2_cache.prefetcher           57                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters5.l2_cache.prefetcher           50                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters6.l2_cache.prefetcher           51                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters7.l2_cache.prefetcher           53                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.inst          192                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores0.core.data           93                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores1.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores2.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores3.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores4.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores5.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores6.core.inst           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores6.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores7.core.inst           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::total          887                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.750000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.916667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.776042                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores0.core.data     0.161290                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores4.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores5.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores6.core.inst     0.700000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores7.core.inst     0.583333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::total     0.767756                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 72621.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 67025.393939                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106759.400000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 67256.852459                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115884                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60596.092593                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101898                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 64162.418182                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73426.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61404.448980                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78854                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 56294.347826                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60939                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63961.659091                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        81289                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 59013.115385                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 52739.154362                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 68975.400000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 30017.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 29779.714286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 27591.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst 27781.714286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 29351.571429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 28162.285714                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 29922.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::total 59558.077827                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores0.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores4.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores5.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores6.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::processor.cores7.core.inst            7                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrHits::total           49                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          148                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores0.core.data           15                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::total          632                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher       867465                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher      4401698                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher       532132                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher      4082355                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       231102                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher      3254207                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       406260                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher      3510618                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher       146187                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher      2992501                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher       392605                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher      2574222                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher       121212                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher      2799661                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher       728604                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher      3051366                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst      7771887                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data      1029636                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst        49284                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::total     38943002                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.750000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters0.l2_cache.prefetcher     0.916667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters1.l2_cache.prefetcher     0.924242                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters2.l2_cache.prefetcher     0.870968                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.800000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters3.l2_cache.prefetcher     0.932203                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters4.l2_cache.prefetcher     0.859649                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters5.l2_cache.prefetcher     0.920000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters6.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters6.l2_cache.prefetcher     0.862745                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters7.l1d_cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters7.l2_cache.prefetcher     0.981132                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.770833                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.161290                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.083333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::total     0.712514                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l1d_cache.prefetcher 72288.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters0.l2_cache.prefetcher 66692.393939                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l1d_cache.prefetcher 106426.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters1.l2_cache.prefetcher 66923.852459                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l1d_cache.prefetcher       115551                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters2.l2_cache.prefetcher 60263.092593                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l1d_cache.prefetcher       101565                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters3.l2_cache.prefetcher 63829.418182                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters4.l1d_cache.prefetcher 73093.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters4.l2_cache.prefetcher 61071.448980                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters5.l1d_cache.prefetcher        78521                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters5.l2_cache.prefetcher 55961.347826                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters6.l1d_cache.prefetcher        60606                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters6.l2_cache.prefetcher 63628.659091                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters7.l1d_cache.prefetcher        80956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters7.l2_cache.prefetcher 58680.115385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 52512.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 68642.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        49284                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::total 61618.674051                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores0.core.data         5168                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores1.core.data            5                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores2.core.data           15                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores3.core.data            5                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores4.core.data           10                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores5.core.data            8                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores6.core.data            8                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::processor.cores7.core.data            2                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.hits::total         5221                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores0.core.data         5168                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores1.core.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores2.core.data           15                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores3.core.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores4.core.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores5.core.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores6.core.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::processor.cores7.core.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.UpgradeReq.accesses::total         5221                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::writebacks          516                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::total          516                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::writebacks          516                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::total          516                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_cache.tags.tagsInUse  8384.750300                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3_cache.tags.totalRefs        18642                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.sampledRefs         8548                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.avgRefs     2.180861                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l1d_cache.prefetcher   115.816925                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters0.l2_cache.prefetcher  2075.922809                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l1d_cache.prefetcher    23.954538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters1.l2_cache.prefetcher   265.222737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l1d_cache.prefetcher    22.975808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters2.l2_cache.prefetcher   257.356522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l1d_cache.prefetcher    38.958684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters3.l2_cache.prefetcher   251.318351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters4.l1d_cache.prefetcher    27.975416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters4.l2_cache.prefetcher   251.417853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters5.l1d_cache.prefetcher    20.953192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters5.l2_cache.prefetcher   268.406047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters6.l1d_cache.prefetcher    19.974923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters6.l2_cache.prefetcher   260.475553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters7.l1d_cache.prefetcher    23.661030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters7.l2_cache.prefetcher   277.859809                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.inst  2170.943940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores0.core.data  1761.830346                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.inst           51                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores1.core.data    29.954904                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores2.core.data    24.975937                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.inst     0.975121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores3.core.data    26.958721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores4.core.data    24.975434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores5.core.data    27.953522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores6.core.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores6.core.data    24.974941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores7.core.inst            6                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores7.core.data    26.957237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l1d_cache.prefetcher     0.003534                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters0.l2_cache.prefetcher     0.063352                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l1d_cache.prefetcher     0.000731                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters1.l2_cache.prefetcher     0.008094                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l1d_cache.prefetcher     0.000701                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters2.l2_cache.prefetcher     0.007854                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l1d_cache.prefetcher     0.001189                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters3.l2_cache.prefetcher     0.007670                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters4.l1d_cache.prefetcher     0.000854                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters4.l2_cache.prefetcher     0.007673                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters5.l1d_cache.prefetcher     0.000639                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters5.l2_cache.prefetcher     0.008191                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters6.l1d_cache.prefetcher     0.000610                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters6.l2_cache.prefetcher     0.007949                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters7.l1d_cache.prefetcher     0.000722                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters7.l2_cache.prefetcher     0.008480                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.inst     0.066252                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores0.core.data     0.053767                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.inst     0.001556                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores1.core.data     0.000914                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.inst     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores2.core.data     0.000762                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.inst     0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores3.core.data     0.000823                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores4.core.data     0.000762                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores5.core.data     0.000853                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores6.core.inst     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores6.core.data     0.000762                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores7.core.inst     0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores7.core.data     0.000823                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::total     0.255882                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1022         4225                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1024         4323                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::1           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::2         1171                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::3         3037                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::2           98                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::3         4081                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1022     0.128937                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1024     0.131927                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.tagAccesses       124195                       # Number of tag accesses (Count)
board.cache_hierarchy.l3_cache.tags.dataAccesses       124195                       # Number of data accesses (Count)
board.cache_hierarchy.l3_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp          632                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         2760                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         4545                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp           27                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq          632                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port         8596                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::total         8596                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         8596                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::board.memory.mem_ctrl.port        42176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::total        42176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total        42176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              7278                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         7937                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         7937    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         7937                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       221130                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy       556821                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         7937                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         7278                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l1d_cache.prefetcher::samples        12.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters0.l2_cache.prefetcher::samples        66.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters1.l2_cache.prefetcher::samples        61.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l1d_cache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters2.l2_cache.prefetcher::samples        54.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l1d_cache.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters3.l2_cache.prefetcher::samples        55.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters4.l1d_cache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters4.l2_cache.prefetcher::samples        49.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters5.l1d_cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters5.l2_cache.prefetcher::samples        46.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters6.l1d_cache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters6.l2_cache.prefetcher::samples        44.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters7.l1d_cache.prefetcher::samples         9.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters7.l2_cache.prefetcher::samples        52.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       148.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples        18.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples         4.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000413394                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1368                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    659                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  659                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.34                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              659                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                281                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                128                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 95                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 27                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 19                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 17                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                16                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              42176                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         78105756.58333923                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                540012447                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                819442.26                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l1d_cache.prefetcher          768                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters0.l2_cache.prefetcher         4224                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters1.l2_cache.prefetcher         3904                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l1d_cache.prefetcher          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters2.l2_cache.prefetcher         3456                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l1d_cache.prefetcher          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters3.l2_cache.prefetcher         3520                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters4.l1d_cache.prefetcher          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters4.l2_cache.prefetcher         3136                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters5.l1d_cache.prefetcher          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters5.l2_cache.prefetcher         2944                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters6.l1d_cache.prefetcher          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters6.l2_cache.prefetcher         2816                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters7.l1d_cache.prefetcher          576                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters7.l2_cache.prefetcher         3328                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst         9472                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data         1152                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data          256                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l1d_cache.prefetcher 1422259.603945479263                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters0.l2_cache.prefetcher 7822427.821700135246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l1d_cache.prefetcher 592608.168310616282                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters1.l2_cache.prefetcher 7229819.653389519081                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l1d_cache.prefetcher 237043.267324246524                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters2.l2_cache.prefetcher 6400168.217754656449                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l1d_cache.prefetcher 474086.534648493049                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters3.l2_cache.prefetcher 6518689.851416779682                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters4.l1d_cache.prefetcher 237043.267324246524                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters4.l2_cache.prefetcher 5807560.049444040284                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters5.l1d_cache.prefetcher 592608.168310616282                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters5.l2_cache.prefetcher 5451995.148457670584                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters6.l1d_cache.prefetcher 237043.267324246524                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters6.l2_cache.prefetcher 5214951.881133424118                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters7.l1d_cache.prefetcher 1066694.702959109331                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters7.l2_cache.prefetcher 6163124.950430409983                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 17541201.781994242221                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 2133389.405918218661                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 592608.168310616282                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 237043.267324246524                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 118521.633662123262                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 474086.534648493049                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 237043.267324246524                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 592608.168310616282                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 237043.267324246524                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 474086.534648493049                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          148                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data           18                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data            4                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l1d_cache.prefetcher       501854                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters0.l2_cache.prefetcher      2361473                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l1d_cache.prefetcher       378509                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters1.l2_cache.prefetcher      2195570                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l1d_cache.prefetcher       170174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters2.l2_cache.prefetcher      1580748                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l1d_cache.prefetcher       284155                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters3.l2_cache.prefetcher      1808827                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters4.l1d_cache.prefetcher        85174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters4.l2_cache.prefetcher      1474899                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters5.l1d_cache.prefetcher       239074                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters5.l2_cache.prefetcher      1147745                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters6.l1d_cache.prefetcher        60174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters6.l2_cache.prefetcher      1431867                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters7.l1d_cache.prefetcher       454354                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters7.l2_cache.prefetcher      1434855                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst      3256250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data       706000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       318814                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       100840                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst        18750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       265820                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data        75840                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data       201376                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data        50840                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data       144677                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l1d_cache.prefetcher     41821.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters0.l2_cache.prefetcher     35779.89                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l1d_cache.prefetcher     75701.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters1.l2_cache.prefetcher     35992.95                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l1d_cache.prefetcher     85087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters2.l2_cache.prefetcher     29273.11                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l1d_cache.prefetcher     71038.75                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters3.l2_cache.prefetcher     32887.76                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters4.l1d_cache.prefetcher     42587.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters4.l2_cache.prefetcher     30099.98                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters5.l1d_cache.prefetcher     47814.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters5.l2_cache.prefetcher     24950.98                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters6.l1d_cache.prefetcher     30087.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters6.l2_cache.prefetcher     32542.43                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters7.l1d_cache.prefetcher     50483.78                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters7.l2_cache.prefetcher     27593.37                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     22001.69                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     39222.22                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     63762.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     50420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     66455.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data     37920.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data     40275.20                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data     25420.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data     36169.25                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l1d_cache.prefetcher          768                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters0.l2_cache.prefetcher         4224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters1.l2_cache.prefetcher         3904                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l1d_cache.prefetcher          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters2.l2_cache.prefetcher         3456                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l1d_cache.prefetcher          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters3.l2_cache.prefetcher         3520                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters4.l1d_cache.prefetcher          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters4.l2_cache.prefetcher         3136                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters5.l1d_cache.prefetcher          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters5.l2_cache.prefetcher         2944                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters6.l1d_cache.prefetcher          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters6.l2_cache.prefetcher         2816                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters7.l1d_cache.prefetcher          576                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters7.l2_cache.prefetcher         3328                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst         9472                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data         1152                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data          256                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        42176                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst         9472                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total         9536                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l1d_cache.prefetcher           12                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters0.l2_cache.prefetcher           66                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters1.l2_cache.prefetcher           61                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l1d_cache.prefetcher            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters2.l2_cache.prefetcher           54                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l1d_cache.prefetcher            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters3.l2_cache.prefetcher           55                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters4.l1d_cache.prefetcher            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters4.l2_cache.prefetcher           49                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters5.l1d_cache.prefetcher            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters5.l2_cache.prefetcher           46                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters6.l1d_cache.prefetcher            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters6.l2_cache.prefetcher           44                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters7.l1d_cache.prefetcher            9                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters7.l2_cache.prefetcher           52                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          148                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data           18                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data            4                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          659                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l1d_cache.prefetcher      1422260                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters0.l2_cache.prefetcher      7822428                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l1d_cache.prefetcher       592608                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters1.l2_cache.prefetcher      7229820                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l1d_cache.prefetcher       237043                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters2.l2_cache.prefetcher      6400168                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l1d_cache.prefetcher       474087                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters3.l2_cache.prefetcher      6518690                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters4.l1d_cache.prefetcher       237043                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters4.l2_cache.prefetcher      5807560                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters5.l1d_cache.prefetcher       592608                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters5.l2_cache.prefetcher      5451995                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters6.l1d_cache.prefetcher       237043                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters6.l2_cache.prefetcher      5214952                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters7.l1d_cache.prefetcher      1066695                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters7.l2_cache.prefetcher      6163125                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst     17541202                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data      2133389                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data       592608                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data       237043                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst       118522                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data       474087                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data       237043                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data       592608                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data       237043                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data       474087                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     78105757                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst     17541202                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst       118522                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total     17659723                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l1d_cache.prefetcher      1422260                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters0.l2_cache.prefetcher      7822428                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l1d_cache.prefetcher       592608                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters1.l2_cache.prefetcher      7229820                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l1d_cache.prefetcher       237043                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters2.l2_cache.prefetcher      6400168                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l1d_cache.prefetcher       474087                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters3.l2_cache.prefetcher      6518690                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters4.l1d_cache.prefetcher       237043                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters4.l2_cache.prefetcher      5807560                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters5.l1d_cache.prefetcher       592608                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters5.l2_cache.prefetcher      5451995                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters6.l1d_cache.prefetcher       237043                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters6.l2_cache.prefetcher      5214952                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters7.l1d_cache.prefetcher      1066695                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters7.l2_cache.prefetcher      6163125                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst     17541202                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data      2133389                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data       592608                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data       237043                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst       118522                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data       474087                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data       237043                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data       592608                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data       237043                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data       474087                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     78105757                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             659                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           36                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           44                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           59                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           51                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           53                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           69                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           35                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           54                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           24                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            8392409                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          3295000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      20748659                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           12735.07                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      31485.07                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            567                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        86.04                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples           90                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   455.822222                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   304.750618                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   360.998322                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           17     18.89%     18.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           11     12.22%     31.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           20     22.22%     53.33% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            9     10.00%     63.33% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            6      6.67%     70.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            2      2.22%     72.22% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            5      5.56%     77.78% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           20     22.22%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total           90                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        42176                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          78.105757                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.61                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.61                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          86.04                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy       357000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       178365                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      2563260                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 42410160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     26698800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy    185216160                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    257423745                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   476.723169                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    481285741                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     17940000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     41658167                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy       342720                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       170775                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      2249100                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 42410160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     26558580                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy    185461440                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    257192775                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   476.295435                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    481866642                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     17940000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     41408347                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.478790                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.287456                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commitStats0.numInsts       466133                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       833390                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.478790                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.287456                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         5290      0.63%      0.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       489044     58.68%     59.32% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          212      0.03%     59.34% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         1422      0.17%     59.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd        30156      3.62%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt           16      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            6      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.13% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         6145      0.74%     63.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     63.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt           12      0.00%     63.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc         8427      1.01%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            5      0.00%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     64.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd        23925      2.87%     67.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt          100      0.01%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv          663      0.08%     67.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.85% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult        23062      2.77%     70.61% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     70.61% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt          100      0.01%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     70.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        84677     10.16%     80.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        74127      8.89%     89.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead        61299      7.36%     97.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite        24702      2.96%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       833390                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps       194026                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch2.intInstructions            7                       # Number of integer instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores0.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses       180701                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses       102301                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           93                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            3                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       182714                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts       466133                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       833390                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          216                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              3.016975                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.331458                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commitStats0.numInsts       537485                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       948621                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     3.016975                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.331458                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         1970      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       760144     80.13%     80.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          203      0.02%     80.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv         1407      0.15%     80.51% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd        23342      2.46%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.97% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu         1500      0.16%     83.13% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.13% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.13% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          586      0.06%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.19% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd        23342      2.46%     85.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv          650      0.07%     85.72% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.72% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult        22399      2.36%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        61583      6.49%     94.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         5397      0.57%     95.14% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead        45448      4.79%     99.93% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          650      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       948621                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps       328502                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores1.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.mmu.dtb.rdAccesses       179167                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses         7079                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           32                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       207593                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts       537485                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       948621                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              3.016263                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.331536                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commitStats0.numInsts       537612                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       948594                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     3.016263                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.331536                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         1973      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       762759     80.41%     80.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult          203      0.02%     80.64% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv         1407      0.15%     80.79% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd        22707      2.39%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.18% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu         1474      0.16%     83.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc          642      0.07%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.40% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd        22707      2.39%     85.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv          637      0.07%     85.86% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.86% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult        21749      2.29%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.16% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        62160      6.55%     94.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite         5404      0.57%     95.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead        44135      4.65%     99.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite          637      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       948594                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps       327680                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores2.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.mmu.dtb.rdAccesses       178387                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses         7076                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           33                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses       206872                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts       537612                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       948594                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              3.007887                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.332459                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commitStats0.numInsts       539109                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       950561                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     3.007887                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.332459                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         1976      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       767448     80.74%     80.94% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult          203      0.02%     80.97% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv         1407      0.15%     81.11% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd        22017      2.32%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu         1448      0.15%     83.58% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.58% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.58% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc          562      0.06%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd        22017      2.32%     85.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv          624      0.07%     86.02% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.02% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult        21112      2.22%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        62932      6.62%     94.86% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite         5343      0.56%     95.43% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead        42848      4.51%     99.93% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite          624      0.07%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       950561                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps       327431                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores3.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.mmu.dtb.rdAccesses       178099                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses         6937                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           33                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses       206431                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts       539109                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       950561                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              3.008998                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.332337                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commitStats0.numInsts       538910                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       950133                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     3.008998                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.332337                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         1969      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu       769364     80.97%     81.18% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult          203      0.02%     81.20% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv         1407      0.15%     81.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd        21448      2.26%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu         1424      0.15%     83.76% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.76% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.76% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc          696      0.07%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd        21448      2.26%     86.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv          612      0.06%     86.15% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.15% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult        20488      2.16%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.31% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        63445      6.68%     94.99% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite         5429      0.57%     95.56% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead        41588      4.38%     99.94% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite          612      0.06%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       950133                       # Class of committed instruction. (Count)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps       326573                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores4.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.mmu.dtb.rdAccesses       177207                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses         7055                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           34                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses       205636                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts       538910                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       950133                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              3.002435                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.333063                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commitStats0.numInsts       540088                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       951667                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     3.002435                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.333063                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         1962      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu       773369     81.26%     81.47% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult          203      0.02%     81.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv         1407      0.15%     81.64% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd        20814      2.19%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu         1400      0.15%     83.97% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.97% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.97% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc          676      0.07%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.05% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd        20814      2.19%     86.23% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.23% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.23% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.23% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv          600      0.06%     86.30% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.30% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult        19876      2.09%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.38% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        64156      6.74%     95.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite         5438      0.57%     95.70% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead        40352      4.24%     99.94% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite          600      0.06%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       951667                       # Class of committed instruction. (Count)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps       326290                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores5.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.mmu.dtb.rdAccesses       176823                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses         7019                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           33                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            1                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses       205246                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts       540088                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       951667                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              2.990111                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.334436                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commitStats0.numInsts       542314                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       955041                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     2.990111                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.334436                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         1978      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu       779213     81.59%     81.80% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult          203      0.02%     81.82% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv         1407      0.15%     81.97% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd        20171      2.11%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu         1376      0.14%     84.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     84.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     84.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc          614      0.06%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd        20171      2.11%     86.40% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.40% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.40% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.40% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv          588      0.06%     86.46% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.46% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult        19276      2.02%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        64982      6.80%     95.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite         5334      0.56%     95.84% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead        39140      4.10%     99.94% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite          588      0.06%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       955041                       # Class of committed instruction. (Count)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps       326381                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores6.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.mmu.dtb.rdAccesses       176774                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses         6849                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           34                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses       205366                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts       542314                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       955041                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles         1621579                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              2.975904                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.336032                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commitStats0.numInsts       544903                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       959072                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     2.975904                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.336032                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         1978      0.21%      0.21% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu       785429     81.89%     82.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult          203      0.02%     82.12% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv         1407      0.15%     82.27% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd        19564      2.04%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu         1352      0.14%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc          600      0.06%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.51% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd        19564      2.04%     86.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.55% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv          576      0.06%     86.61% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.61% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult        18688      1.95%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.56% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        65865      6.87%     95.43% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite         5318      0.55%     95.98% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead        37952      3.96%     99.94% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite          576      0.06%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       959072                       # Class of committed instruction. (Count)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps       326815                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
board.processor.cores7.core.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate            0                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate            0                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.mmu.dtb.rdAccesses       176818                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses         6791                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           34                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses       205632                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON   2114311239                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts       544903                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       959072                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.idleCycles         273237                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores0.core.tickCycles        1348342                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores1.core.idleCycles          96234                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores1.core.tickCycles        1525345                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores2.core.idleCycles          98089                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores2.core.tickCycles        1523490                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores3.core.idleCycles          97621                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores3.core.tickCycles        1523958                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores4.core.idleCycles          99906                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores4.core.tickCycles        1521673                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores5.core.idleCycles          99583                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores5.core.tickCycles        1521996                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores6.core.idleCycles          96863                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores6.core.tickCycles        1524716                       # Number of cycles that the object actually ticked (Unspecified)
board.processor.cores7.core.idleCycles          92930                       # Total number of cycles that the object has spent stopped (Unspecified)
board.processor.cores7.core.tickCycles        1528649                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
