# rad-sim-adder-verilog
Verilog-based design for the RAD-Sim Adder example design

See more about RAD-Sim, and the Adder example design (In SystemC) here: https://github.com/andrewboutros/rad-flow
