Albonesi, L. C. D. and Dropsho, S. 2004. Dynamically matching ILP characteristics via a heterogeneous clustered microarchitecture. In Proceedings of IBM Watson Conference on the Interaction Between Architecture, Circuits, and Compilers.
Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Reducing the complexity of the register file in dynamic superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Dynamically managing the communication-parallelism trade-off in future clustered processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859650]
Rajeev Balasubramonian , Naveen Muralimanohar , Karthik Ramani , Venkatanand Venkatachalapathy, Microarchitectural Wire Management for Performance and Power in Partitioned Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.28-39, February 12-16, 2005[doi>10.1109/HPCA.2005.21]
Amirali Baniasadi , Andreas Moshovos, Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.337-347, December 2000, Monterey, California, USA[doi>10.1145/360128.360165]
Amirali Baniasadi , Andreas Moshovos, Asymmetric-frequency clustering: a power-aware back-end for high-performance processors, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566474]
David Brooks , Margaret Martonosi, Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.13, January 09-12, 1999
Canal, R. and Gonzalez, J.-M. P. A. 2000. Dynamic cluster assignment mechanisms. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture.
Ramon Canal , Antonio González , James E. Smith, Very low power pipelines using significance compression, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.181-190, December 2000, Monterey, California, USA[doi>10.1145/360128.360147]
Ramon Canal , Antonio González , James E. Smith, Software-Controlled Operand-Gating, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.125, March 20-24, 2004, Palo Alto, California
Oguz Ergin , Deniz Balkan , Kanad Ghose , Dmitry Ponomarev, Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.304-315, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.29]
Keith I. Farkas , Paul Chow , Norman P. Jouppi , Zvonko Vranesic, The multicluster architecture: reducing cycle time through partitioning, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.149-159, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Brian Fields , Rastislav Bodík , Mark D. Hill, Slack: maximizing performance under technological constraints, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
R. González , A. Cristal , M. Pericas , M. Valero , A. Veidenbaum, An asymmetric clustered processor based on value content, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088158]
Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual Design Automation Conference, p.726-731, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277226]
Ho, R., Mai, K. W., and Horowitz, M. A. 2001. The future of wires. Proceedings of the IEEE 89, 4 (Apr.), 490--504.
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
Ilhyun Kim , Mikko H. Lipasti, Understanding Scheduling Replay Schemes, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.198, February 14-18, 2004[doi>10.1109/HPCA.2004.10011]
Masaaki Kondo , Hiroshi Nakamura, A Small, Fast and Low-Power Register File by Bit-Partitioning, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.40-49, February 12-16, 2005[doi>10.1109/HPCA.2005.3]
Samuel Larsen , Saman Amarasinghe, Exploiting superword level parallelism with multimedia instruction sets, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.145-156, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349320]
Larson, E., Chatterjee, S., and Austin, T. 2001. MASE: A novel infrastructure for detailed microarchitectural modeling. In Proceedings of the 2001 International Symposium on Performance Analysis of Systems and Software.
Mikko H. Lipasti , Brian R. Mestan , Erika Gunadi, Physical Register Inlining, Proceedings of the 31st annual international symposium on Computer architecture, p.325, June 19-23, 2004, München, Germany
Gabriel H. Loh, Exploiting data-width locality to increase superscalar execution bandwidth, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Nir Magen , Avinoam Kolodny , Uri Weiser , Nachum Shamir, Interconnect-power dissipation in a microprocessor, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966750]
Nakra, T., Childers, B. R., and Soffa, M. L. 2000. Width-sensitive scheduling for resource-constrained VLIW processors. In Proceedings of the 3th ACM Workshop on Feedback-Directed and Dynamic Optimization.
Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, ACM SIGARCH Computer Architecture News, v.25 n.2, p.206-218, May 1997[doi>10.1145/384286.264201]
Joan-Manuel Parcerisa , Julio Sahuquillo , Antonio González , José Duato, Efficient Interconnects for Clustered Microarchitectures, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.291, September 22-25, 2002
Dharmesh Parikh , Kevin Skadron , Yan Zhang , Marco Barcella , Mircea R. Stan, Power Issues Related to Branch Prediction, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.233, February 02-06, 2002
Gilles Pokam , Olivier Rochecouste , André Seznec , François Bodin, Speculative software management of datapath-width for energy optimization, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997175]
Ramani, K., Muralimanohar, N., and Balasubramonian, R. 2004. Microarchitectural techniques to reduce interconnect power in clustered processors. In Proceedings of the 5th Workshop on Complexity-Effective Design.
Toshinori Sato , Itsujiro Arita, Table size reduction for data value predictors by exploiting narrow width values, Proceedings of the 14th international conference on Supercomputing, p.196-205, May 08-11, 2000, Santa Fe, New Mexico, USA[doi>10.1145/335231.335250]
Sato, T., Chiyonobu, A., and Arita, I. 2002. Energy reduction via critical path prediction. In Proceedings of the 5th Workshop on Complexity-Effective Design.
John S. Seng , Eric S. Tune , Dean M. Tullsen, Reducing power with dynamic critical path information, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
André Seznec , Eric Toullec , Olivier Rochecouste, Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
T. N. Theis, The future of interconnection technology, IBM Journal of Research and Development, v.44 n.3, p.379-390, May 2000[doi>10.1147/rd.443.0379]
Wilton, J. E. and Jouppi, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits 31, 5 (May), 677--688.
Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., and Stan, M. 2003. Hotleakage: A Temperature-aware model of subthreshold and gate leakage for architects. Tech. Rep. CS-2003-05, University of Virginia, Department of Computer Science. March.
V. Zyuban , P. Kogge, The energy complexity of register files, Proceedings of the 1998 international symposium on Low power electronics and design, p.305-310, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280943]
