/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [19:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [42:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[84] ? in_data[57] : celloutsig_0_0z);
  assign celloutsig_0_9z = celloutsig_0_8z ^ celloutsig_0_2z[18];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= in_data[40:35];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 20'h00000;
    else _01_ <= celloutsig_1_1z[27:8];
  assign celloutsig_1_15z = _01_[17:0] > { celloutsig_1_1z[38:22], celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[88] & ~(in_data[60]);
  assign celloutsig_1_8z = celloutsig_1_1z[38] & ~(celloutsig_1_1z[16]);
  assign celloutsig_1_19z = celloutsig_1_4z[1] & ~(celloutsig_1_4z[0]);
  assign celloutsig_0_2z = in_data[57:35] % { 1'h1, in_data[61:41], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[167:125] * in_data[189:147];
  assign celloutsig_1_4z = celloutsig_1_1z[30:28] * _01_[8:6];
  assign celloutsig_0_8z = _00_[0] != celloutsig_0_1z;
  assign celloutsig_1_3z = { _01_[12:10], celloutsig_1_0z } !== celloutsig_1_1z[13:10];
  assign celloutsig_1_5z = celloutsig_1_1z[35] & in_data[163];
  assign celloutsig_1_13z = celloutsig_1_10z[8:4] >> { in_data[120:118], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[119:110], celloutsig_1_13z, celloutsig_1_0z } >> { in_data[113:100], celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_1_0z = ~((in_data[146] & in_data[147]) | in_data[177]);
  assign celloutsig_1_10z[16:1] = celloutsig_1_1z[23:8] ~^ { in_data[116:105], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_10z[0] = 1'h1;
  assign { out_data[143:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
