<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>galanom.info</spirit:vendor>
  <spirit:library>zdma</spirit:library>
  <spirit:name>debug</spirit:name>
  <spirit:version>1.5.5</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>debug</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>901da7cd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>debug</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>901da7cd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>80a385c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>debug_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_intr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>core_intr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>blink_rate</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.blink_rate">22</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>blink_off</spirit:name>
        <spirit:displayName>Blink Off</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.blink_off" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>blink_on</spirit:name>
        <spirit:displayName>Blink On</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.blink_on" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_pairs_4ba3560c</spirit:name>
      <spirit:enumeration spirit:text="Fast">19</spirit:enumeration>
      <spirit:enumeration spirit:text="Medium">20</spirit:enumeration>
      <spirit:enumeration spirit:text="Slow">21</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>debug.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_901da7cd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>debug.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/debug_v1_5_5.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_80a385c3</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>/home/igalanommatis/work/zdma/hw/debug/debug.srcs/sim_1/new/debug_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Drives Zedboard&apos;s LEDs according to system state</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">debug_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>blink_rate</spirit:name>
      <spirit:displayName>Blink Rate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.blink_rate" spirit:choiceRef="choice_pairs_4ba3560c">22</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ZDMA Debugging Facility</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>23</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2017-10-20T13:30:41Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:debug:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:user:debug:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:galanom:debug:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:galanom:zdma:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:galanom:Ioannis Galanommatis:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:galanom:galanom:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:galanom:zdma_debug:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:zdma_debug:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.0_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.1_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.2_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.2.1_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.2.2_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.2.3_ARCHIVE_LOCATION">/home/igalanommatis/work/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.3_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/boards/shared/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.4_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/boards/shared/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.5_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/boards/shared/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.5.1_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/boards/shared/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.5.2_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/boards/shared/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.5.3_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/boards/shared/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.5.4_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/hw/debug/debug.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="galanom.info:zdma:debug:1.5.5_ARCHIVE_LOCATION">/home/igalanommatis/work/zdma/hw/debug/debug.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2017.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="62abf9d5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="642df721"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9c90b790"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b0dc0209"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
