[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 8112388 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 02 min 02 sec)
Tendency balance: 0.225510.
Warmup finished CPU 0 instructions: 20000000 cycles: 16189265 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 53 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 16189265 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 16189267 heartbeat IPC: 1.238 cumulative IPC: 2 (Simulation time: 00 hr 03 min 53 sec)
Tendency balance: 0.228989.
Simulation finished CPU 0 instructions: 10000002 cycles: 6584922 cumulative IPC: 1.519 (Simulation time: 00 hr 05 min 34 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6584922 cumulative IPC: 1.519 (Simulation time: 00 hr 05 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/403.gcc-16B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.519 instructions: 10000002 cycles: 6584922
CPU 0 Branch Prediction Accuracy: 99.58% MPKI: 0.8308 Average ROB Occupancy at Mispredict: 26.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0065
BRANCH_INDIRECT: 0.0182
BRANCH_CONDITIONAL: 0.806
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      10953 HIT:      10846 MISS:        107 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      10953 HIT:      10846 MISS:        107 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 315.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     888453 HIT:     661638 MISS:     226815 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       6167 HIT:       1636 MISS:       4531 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     440330 HIT:     218353 MISS:     221977 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     441847 HIT:     441647 MISS:        200 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        109 HIT:          2 MISS:        107 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 14.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2011444 HIT:    2010914 MISS:        530 MSHR_MERGE:         62
cpu0->cpu0_L1I LOAD         ACCESS:    2011444 HIT:    2010914 MISS:        530 MSHR_MERGE:         62
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 35.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    4071459 HIT:     984848 MISS:    3086611 MSHR_MERGE:    2640472
cpu0->cpu0_L1D LOAD         ACCESS:      55216 HIT:      48062 MISS:       71