
---------- Begin Simulation Statistics ----------
simSeconds                                   3.834944                       # Number of seconds simulated (Second)
simTicks                                 3834944216000                       # Number of ticks simulated (Tick)
finalTick                                116726473626000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1691.09                       # Real time elapsed on the host (Second)
hostTickRate                               2267737109                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5947448                       # Number of bytes of host memory used (Byte)
simInsts                                    295381163                       # Number of instructions simulated (Count)
simOps                                     1054628205                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   174669                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     623639                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data      3004812                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3004812                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data      3005136                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3005136                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data        61833                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total          61833                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data        62167                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total         62167                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data   3413997000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   3413997000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data   3413997000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   3413997000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data      3066645                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3066645                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data      3067303                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3067303                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.020163                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.020163                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.020268                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.020268                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 55213.187133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 55213.187133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 54916.547364                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 54916.547364                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          132                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets           66                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        19423                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            19423                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data        22911                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total        22911                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data        22911                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total        22911                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data        38922                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        38922                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data        39256                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        39256                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data         1396                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total         1396                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data   2063626000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   2063626000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data   2092672000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   2092672000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data      7998000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total      7998000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.012692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.012692                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.012798                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.012798                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 53019.526232                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 53019.526232                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 53308.335032                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 53308.335032                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data  5729.226361                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total  5729.226361                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.replacements                 30595                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::switch_cpus0.data        22473                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total        22473                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::switch_cpus0.data         1651                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total         1651                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::switch_cpus0.data     52176000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total     52176000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::switch_cpus0.data        24124                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total        24124                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::switch_cpus0.data     0.068438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.068438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus0.data 31602.665051                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 31602.665051                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::switch_cpus0.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::switch_cpus0.data         1650                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total         1650                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus0.data    304940000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total    304940000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus0.data     0.068397                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.068397                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus0.data 184812.121212                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 184812.121212                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::switch_cpus0.data        24124                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total        24124                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::switch_cpus0.data        24124                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total        24124                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data      1712737                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        1712737                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data        44283                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total        44283                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data   2418762000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   2418762000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data      1757020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      1757020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.025203                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.025203                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 54620.554163                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 54620.554163                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data        22795                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        22795                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data        21488                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        21488                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data           36                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total           36                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data   1112111000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   1112111000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data      7998000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total      7998000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.012230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.012230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 51754.979523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 51754.979523                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 222166.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 222166.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data          324                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          324                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data          334                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total          334                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data          658                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          658                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.507599                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.507599                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data          334                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total          334                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data     29046000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total     29046000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.507599                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.507599                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 86964.071856                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 86964.071856                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data      1292075                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1292075                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data        17550                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        17550                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data    995235000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total    995235000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data      1309625                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1309625                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.013401                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.013401                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 56708.547009                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 56708.547009                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data          116                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total          116                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data        17434                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        17434                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data         1360                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total         1360                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data    951515000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total    951515000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.013312                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.013312                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 54578.123208                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 54578.123208                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          497.601377                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3204314                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             33937                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             94.419483                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   497.601377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.971878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.971878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          496                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          125                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4          338                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          24957833                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         24957833                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::switch_cpus0.mmu.dtb.walker        22586                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total        22586                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::switch_cpus0.mmu.dtb.walker        22586                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total        22586                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::switch_cpus0.mmu.dtb.walker         6495                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total         6495                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::switch_cpus0.mmu.dtb.walker         6495                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total         6495                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandMissLatency::switch_cpus0.mmu.dtb.walker    188588000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMissLatency::total    188588000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::switch_cpus0.mmu.dtb.walker    188588000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::total    188588000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandAccesses::switch_cpus0.mmu.dtb.walker        29081                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total        29081                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::switch_cpus0.mmu.dtb.walker        29081                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total        29081                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.223342                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.223342                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.223342                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.223342                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 29035.873749                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMissLatency::total 29035.873749                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 29035.873749                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::total 29035.873749                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks         1166                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total         1166                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker         6495                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::total         6495                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker         6495                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::total         6495                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker    175598000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::total    175598000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker    175598000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::total    175598000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.223342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMshrMissRate::total     0.223342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.223342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::total     0.223342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 27035.873749                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::total 27035.873749                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 27035.873749                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::total 27035.873749                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.replacements         6385                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker        22586                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total        22586                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker         6495                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total         6495                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker    188588000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::total    188588000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker        29081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total        29081                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.223342                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.223342                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 29035.873749                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::total 29035.873749                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker         6495                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::total         6495                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker    175598000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::total    175598000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.223342                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.223342                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 27035.873749                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 27035.873749                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    15.997837                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs        29253                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs         6511                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     4.492858                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::switch_cpus0.mmu.dtb.walker    15.997837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.999865                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.999865                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses        64657                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses        64657                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst      1077153                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1077153                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst      1077153                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1077153                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst        65268                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          65268                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst        65268                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         65268                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst   2486379000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total   2486379000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst   2486379000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total   2486379000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst      1142421                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1142421                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst      1142421                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1142421                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.057131                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.057131                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.057131                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.057131                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 38094.916345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 38094.916345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 38094.916345                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 38094.916345                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        58282                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            58282                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst         6988                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total         6988                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst         6988                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total         6988                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst        58280                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total        58280                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst        58280                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total        58280                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst   2126118000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   2126118000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst   2126118000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   2126118000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.051014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.051014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.051014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.051014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 36481.091283                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 36481.091283                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 36481.091283                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 36481.091283                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                 58282                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst      1077153                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1077153                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst        65268                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        65268                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst   2486379000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total   2486379000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst      1142421                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1142421                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.057131                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.057131                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 38094.916345                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 38094.916345                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst         6988                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total         6988                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst        58280                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total        58280                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst   2126118000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   2126118000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.051014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.051014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 36481.091283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 36481.091283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                 512                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1139155                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             58794                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             19.375361                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::switch_cpus0.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          208                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          165                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          139                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           9197650                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          9197650                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::switch_cpus0.mmu.itb.walker         1442                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total         1442                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::switch_cpus0.mmu.itb.walker         1442                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total         1442                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::switch_cpus0.mmu.itb.walker          488                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          488                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::switch_cpus0.mmu.itb.walker          488                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          488                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandMissLatency::switch_cpus0.mmu.itb.walker     16981000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMissLatency::total     16981000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::switch_cpus0.mmu.itb.walker     16981000                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::total     16981000                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.demandAccesses::switch_cpus0.mmu.itb.walker         1930                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total         1930                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::switch_cpus0.mmu.itb.walker         1930                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total         1930                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.252850                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.252850                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.252850                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.252850                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 34797.131148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMissLatency::total 34797.131148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 34797.131148                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::total 34797.131148                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.writebacks::writebacks           37                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.writebacks::total           37                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.demandMshrMisses::switch_cpus0.mmu.itb.walker          488                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMisses::total          488                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::switch_cpus0.mmu.itb.walker          488                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::total          488                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker     16005000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissLatency::total     16005000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker     16005000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::total     16005000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.252850                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMshrMissRate::total     0.252850                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.252850                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::total     0.252850                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 32797.131148                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::total 32797.131148                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 32797.131148                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::total 32797.131148                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.replacements          408                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::switch_cpus0.mmu.itb.walker         1442                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total         1442                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::switch_cpus0.mmu.itb.walker          488                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          488                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker     16981000                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.missLatency::total     16981000                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker         1930                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total         1930                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.252850                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.252850                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 34797.131148                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::total 34797.131148                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker          488                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::total          488                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker     16005000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::total     16005000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.252850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::total     0.252850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 32797.131148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 32797.131148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse    13.552742                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs         1970                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          504                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     3.908730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::switch_cpus0.mmu.itb.walker    13.552742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.847046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.847046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         4348                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         4348                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 99122020709000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data    242133665                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total        242133665                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data    242147175                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total       242147175                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data      9290075                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        9290075                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data      9293597                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       9293597                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data 540693282000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 540693282000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data 540693282000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 540693282000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data    251423740                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total    251423740                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data    251440772                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total    251440772                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.036950                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.036950                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.036961                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.036961                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 58201.175125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 58201.175125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 58179.118591                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 58179.118591                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         9468                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets          177                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    53.491525                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks      2762963                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total          2762963                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data      3300688                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      3300688                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data      3300688                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      3300688                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data      5989387                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      5989387                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data      5992900                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      5992900                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data        12755                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total        12755                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data 354806224000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 354806224000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data 355034086000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 355034086000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data   1050644000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total   1050644000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.023822                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.023822                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.023834                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.023834                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 59239.154858                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 59239.154858                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 59242.451234                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 59242.451234                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 82371.148569                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 82371.148569                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements               5938098                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::switch_cpus1.data       271916                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total       271916                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::switch_cpus1.data        25200                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total        25200                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::switch_cpus1.data   1134452000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total   1134452000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::switch_cpus1.data       297116                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total       297116                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::switch_cpus1.data     0.084815                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.084815                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus1.data 45017.936508                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 45017.936508                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::switch_cpus1.data        25200                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total        25200                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus1.data   4675020000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total   4675020000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus1.data     0.084815                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.084815                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus1.data 185516.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 185516.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::switch_cpus1.data       297116                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total       297116                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::switch_cpus1.data       297116                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total       297116                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data    136291763                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total      136291763                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data      7682914                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      7682914                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data 440535871000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 440535871000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data    143974677                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total    143974677                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.053363                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.053363                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 57339.685307                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 57339.685307                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data      3296213                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      3296213                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data      4386701                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      4386701                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data         5510                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total         5510                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data 258124423000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total 258124423000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   1050644000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total   1050644000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.030469                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.030469                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 58842.493026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 58842.493026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 190679.491833                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 190679.491833                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data        13510                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total        13510                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data         3522                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total         3522                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data        17032                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        17032                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.206787                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.206787                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data         3513                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total         3513                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data    227862000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total    227862000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.206259                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.206259                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 64862.510675                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 64862.510675                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data    105841902                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total     105841902                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data      1607161                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total      1607161                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data 100157411000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total 100157411000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data    107449063                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total    107449063                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.014957                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.014957                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 62319.463327                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 62319.463327                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data         4475                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total         4475                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data      1602686                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total      1602686                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data         7245                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total         7245                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data  96681801000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  96681801000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.014916                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.014916                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 60324.855274                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 60324.855274                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          505.304480                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs           248791284                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           6014360                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             41.366211                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   505.304480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.986923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.986923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          368                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           77                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses        2022293993                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses       2022293993                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::switch_cpus1.mmu.dtb.walker      8890007                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total      8890007                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::switch_cpus1.mmu.dtb.walker      8890007                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total      8890007                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::switch_cpus1.mmu.dtb.walker      2165049                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total      2165049                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::switch_cpus1.mmu.dtb.walker      2165049                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total      2165049                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandMissLatency::switch_cpus1.mmu.dtb.walker  59551387000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMissLatency::total  59551387000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::switch_cpus1.mmu.dtb.walker  59551387000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::total  59551387000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandAccesses::switch_cpus1.mmu.dtb.walker     11055056                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total     11055056                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::switch_cpus1.mmu.dtb.walker     11055056                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total     11055056                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.195842                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.195842                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.195842                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.195842                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 27505.791786                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMissLatency::total 27505.791786                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 27505.791786                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::total 27505.791786                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.writebacks::writebacks       213341                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.writebacks::total       213341                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker      2165049                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMisses::total      2165049                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker      2165049                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::total      2165049                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker  55221289000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::total  55221289000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker  55221289000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::total  55221289000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.195842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMshrMissRate::total     0.195842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.195842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::total     0.195842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 25505.791786                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::total 25505.791786                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 25505.791786                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::total 25505.791786                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.replacements      2163165                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker      8890007                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total      8890007                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker      2165049                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total      2165049                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker  59551387000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::total  59551387000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker     11055056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total     11055056                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.195842                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.195842                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 27505.791786                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::total 27505.791786                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker      2165049                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::total      2165049                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker  55221289000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::total  55221289000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.195842                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.195842                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 25505.791786                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 25505.791786                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse    15.998903                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs     11055150                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs      2165065                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     5.106152                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::switch_cpus1.mmu.dtb.walker    15.998903                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses     24275161                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses     24275161                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst     30492299                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         30492299                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst     30492299                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        30492299                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst      1533642                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total        1533642                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst      1533642                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total       1533642                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst  54584873000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total  54584873000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst  54584873000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total  54584873000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst     32025941                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     32025941                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst     32025941                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     32025941                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.047887                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.047887                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.047887                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.047887                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 35591.665460                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 35591.665460                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 35591.665460                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 35591.665460                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks      1386309                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total          1386309                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst       147331                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total       147331                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst       147331                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total       147331                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst      1386311                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total      1386311                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst      1386311                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total      1386311                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst  47379163000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total  47379163000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst  47379163000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total  47379163000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.043287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.043287                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.043287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.043287                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 34176.431551                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 34176.431551                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 34176.431551                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 34176.431551                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements               1386309                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst     30492299                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       30492299                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst      1533642                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total      1533642                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst  54584873000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total  54584873000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst     32025941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     32025941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.047887                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.047887                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 35591.665460                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 35591.665460                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst       147331                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total       147331                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst      1386311                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total      1386311                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst  47379163000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total  47379163000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.043287                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.043287                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 34176.431551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 34176.431551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                 512                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            31885229                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs           1386821                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             22.991597                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          372                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         257593837                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        257593837                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::switch_cpus1.mmu.itb.walker       195151                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total       195151                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::switch_cpus1.mmu.itb.walker       195151                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total       195151                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::switch_cpus1.mmu.itb.walker        50889                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total        50889                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::switch_cpus1.mmu.itb.walker        50889                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total        50889                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandMissLatency::switch_cpus1.mmu.itb.walker   1523952000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMissLatency::total   1523952000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::switch_cpus1.mmu.itb.walker   1523952000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::total   1523952000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.demandAccesses::switch_cpus1.mmu.itb.walker       246040                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total       246040                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::switch_cpus1.mmu.itb.walker       246040                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total       246040                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.206832                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.206832                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.206832                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.206832                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 29946.589636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMissLatency::total 29946.589636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 29946.589636                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::total 29946.589636                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.writebacks::writebacks         1400                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.writebacks::total         1400                       # number of writebacks (Count)
system.cpu1.itb_walker_cache.demandMshrMisses::switch_cpus1.mmu.itb.walker        50889                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMisses::total        50889                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::switch_cpus1.mmu.itb.walker        50889                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::total        50889                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker   1422174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissLatency::total   1422174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker   1422174000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::total   1422174000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.206832                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMshrMissRate::total     0.206832                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.206832                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::total     0.206832                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 27946.589636                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::total 27946.589636                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 27946.589636                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::total 27946.589636                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.replacements        50423                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::switch_cpus1.mmu.itb.walker       195151                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total       195151                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::switch_cpus1.mmu.itb.walker        50889                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total        50889                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker   1523952000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.missLatency::total   1523952000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker       246040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total       246040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.206832                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.206832                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker 29946.589636                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::total 29946.589636                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker        50889                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::total        50889                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker   1422174000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::total   1422174000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.206832                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::total     0.206832                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 27946.589636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 27946.589636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse    15.828784                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs       246216                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs        50905                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     4.836774                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::switch_cpus1.mmu.itb.walker    15.828784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.989299                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.989299                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses       542969                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses       542969                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 99122020709000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  7469                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 7469                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq               647570                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp              647570                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio        21892                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        21952                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      1287284                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total      1287284                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          842                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          842                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                  1310078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio        12209                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio           30                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        12239                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port     41082320                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total     41082320                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1684                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         1684                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                  41096243                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               842000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer10.occupancy               42000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy          3255505843                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy             16419000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            16467000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy           645620000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer2.occupancy              421000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pc.south_bridge.ide       643642                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total             643642                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide       643642                       # number of overall misses (Count)
system.iocache.overallMisses::total            643642                       # number of overall misses (Count)
system.iocache.demandMissLatency::pc.south_bridge.ide  86356707843                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total   86356707843                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pc.south_bridge.ide  86356707843                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total  86356707843                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pc.south_bridge.ide       643642                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total           643642                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide       643642                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total          643642                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pc.south_bridge.ide 134168.851385                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 134168.851385                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pc.south_bridge.ide 134168.851385                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 134168.851385                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks          641664                       # number of writebacks (Count)
system.iocache.writebacks::total               641664                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pc.south_bridge.ide       643642                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total         643642                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pc.south_bridge.ide       643642                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total        643642                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pc.south_bridge.ide  54174607843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total  54174607843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pc.south_bridge.ide  54174607843                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total  54174607843                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 84168.851385                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 84168.851385                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 84168.851385                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 84168.851385                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                    643642                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide         1978                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total             1978                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pc.south_bridge.ide    255448579                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total    255448579                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pc.south_bridge.ide         1978                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total           1978                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 129144.883215                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 129144.883215                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pc.south_bridge.ide         1978                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total         1978                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide    156548579                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total    156548579                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 79144.883215                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 79144.883215                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pc.south_bridge.ide       641664                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total       641664                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pc.south_bridge.ide  86101259264                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total  86101259264                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide       641664                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total       641664                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 134184.338320                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 134184.338320                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide       641664                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total       641664                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide  54018059264                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total  54018059264                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 84184.338320                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 84184.338320                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                  643658                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                643658                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses               5792778                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses              5792778                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::switch_cpus0.mmu.dtb.walker         6000                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.mmu.itb.walker          343                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.inst         49462                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.data         17337                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.mmu.dtb.walker      2085724                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.mmu.itb.walker        47786                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.inst       1220733                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.data       3373489                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   6800874                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus0.mmu.dtb.walker         6000                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.mmu.itb.walker          343                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.inst        49462                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.data        17337                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.mmu.dtb.walker      2085724                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.mmu.itb.walker        47786                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.inst      1220733                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.data      3373489                       # number of overall hits (Count)
system.l2.overallHits::total                  6800874                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus0.mmu.dtb.walker          186                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus0.mmu.itb.walker           61                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus0.inst         8803                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus0.data        14066                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.mmu.dtb.walker         9055                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.mmu.itb.walker         2142                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.inst       165546                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.data      2625077                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2824936                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus0.mmu.dtb.walker          186                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus0.mmu.itb.walker           61                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus0.inst         8803                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus0.data        14066                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.mmu.dtb.walker         9055                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.mmu.itb.walker         2142                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.inst       165546                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.data      2625077                       # number of overall misses (Count)
system.l2.overallMisses::total                2824936                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus0.mmu.dtb.walker     19724000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus0.mmu.itb.walker      6641000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus0.inst    889832000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus0.data   1408125000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.mmu.dtb.walker   1013416000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.mmu.itb.walker    237756000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.inst  17150941000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.data 256378263000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       277104698000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.mmu.dtb.walker     19724000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.mmu.itb.walker      6641000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.inst    889832000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.data   1408125000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.mmu.dtb.walker   1013416000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.mmu.itb.walker    237756000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.inst  17150941000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.data 256378263000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      277104698000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus0.mmu.dtb.walker         6186                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.mmu.itb.walker          404                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.inst        58265                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.data        31403                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.mmu.dtb.walker      2094779                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.mmu.itb.walker        49928                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.inst      1386279                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.data      5998566                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               9625810                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.dtb.walker         6186                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.itb.walker          404                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.inst        58265                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.data        31403                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.mmu.dtb.walker      2094779                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.mmu.itb.walker        49928                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.inst      1386279                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.data      5998566                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              9625810                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus0.mmu.dtb.walker     0.030068                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus0.mmu.itb.walker     0.150990                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus0.inst     0.151086                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus0.data     0.447919                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.mmu.dtb.walker     0.004323                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.mmu.itb.walker     0.042902                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.inst     0.119418                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.data     0.437617                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.293475                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.mmu.dtb.walker     0.030068                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.mmu.itb.walker     0.150990                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.inst     0.151086                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.data     0.447919                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.mmu.dtb.walker     0.004323                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.mmu.itb.walker     0.042902                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.inst     0.119418                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.data     0.437617                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.293475                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 106043.010753                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 108868.852459                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus0.inst 101082.812677                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus0.data 100108.417461                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 111917.835450                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 110997.198880                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.inst 103602.267648                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.data 97665.044873                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    98092.380854                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 106043.010753                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 108868.852459                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.inst 101082.812677                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.data 100108.417461                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 111917.835450                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 110997.198880                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.inst 103602.267648                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.data 97665.044873                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   98092.380854                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               877596                       # number of writebacks (Count)
system.l2.writebacks::total                    877596                       # number of writebacks (Count)
system.l2.demandMshrHits::switch_cpus1.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus1.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::switch_cpus0.mmu.dtb.walker          186                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus0.mmu.itb.walker           61                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus0.inst         8803                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus0.data        14066                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.mmu.dtb.walker         9055                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.mmu.itb.walker         2140                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.inst       165546                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.data      2625077                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2824934                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.mmu.dtb.walker          186                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.mmu.itb.walker           61                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.inst         8803                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.data        14066                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.mmu.dtb.walker         9055                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.mmu.itb.walker         2140                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.inst       165546                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.data      2625077                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2824934                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::switch_cpus0.data         1396                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus1.data        12755                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total         14151                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker     16004000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      5421000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus0.inst    713752000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus0.data   1126805000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    832316000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.mmu.itb.walker    194865000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.inst  13840041000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.data 203876721002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   220605925002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker     16004000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      5421000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.inst    713752000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.data   1126805000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    832316000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.mmu.itb.walker    194865000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.inst  13840041000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.data 203876721002                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  220605925002                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::switch_cpus0.data      7134000                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::switch_cpus1.data    918359000                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total    925493000                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.030068                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.150990                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus0.inst     0.151086                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus0.data     0.447919                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.004323                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.042862                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.inst     0.119418                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.data     0.437617                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.293475                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.030068                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.150990                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.inst     0.151086                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.data     0.447919                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.004323                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.042862                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.inst     0.119418                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.data     0.437617                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.293475                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 86043.010753                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 88868.852459                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus0.inst 81080.540725                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus0.data 80108.417461                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 91917.835450                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 91058.411215                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.inst 83602.388460                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.data 77665.044112                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 78092.417381                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 86043.010753                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 88868.852459                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.inst 81080.540725                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.data 80108.417461                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 91917.835450                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 91058.411215                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.inst 83602.388460                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.data 77665.044112                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 78092.417381                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::switch_cpus0.data  5110.315186                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::switch_cpus1.data 71999.921599                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 65401.243728                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                        2190615                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          643                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            643                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::switch_cpus0.inst        49462                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus1.inst      1220733                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            1270195                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus0.inst         8803                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus1.inst       165546                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           174349                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus0.inst    889832000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus1.inst  17150941000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  18040773000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus0.inst        58265                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus1.inst      1386279                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        1444544                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus0.inst     0.151086                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus1.inst     0.119418                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.120695                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus0.inst 101082.812677                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus1.inst 103602.267648                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 103475.058647                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus0.inst         8803                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus1.inst       165546                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total       174349                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus0.inst    713752000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus1.inst  13840041000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  14553793000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.151086                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.119418                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.120695                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 81080.540725                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 83602.388460                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 83475.058647                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus0.data         5071                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus1.data       798012                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                803083                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus0.data         6169                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus1.data       825171                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              831340                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus0.data    601492000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::switch_cpus1.data  76033027000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    76634519000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus0.data        11240                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus1.data      1623183                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1634423                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus0.data     0.548843                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus1.data     0.508366                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.508644                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus0.data 97502.350462                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::switch_cpus1.data 92142.146295                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 92181.921957                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus0.data         6169                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus1.data       825171                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          831340                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus0.data    478112000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::switch_cpus1.data  59529605002                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  60007717002                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus0.data     0.548843                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::switch_cpus1.data     0.508366                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.508644                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus0.data 77502.350462                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus1.data 72142.143873                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72181.919554                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.mshrUncacheable::switch_cpus0.data           36                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::switch_cpus1.data         5510                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         5546                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheableLatency::switch_cpus0.data      7134000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::switch_cpus1.data    918359000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total    925493000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 198166.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 166671.324864                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 166875.766318                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker         6000                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker          343                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus0.data        12266                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker      2085724                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker        47786                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.data      2575477                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           4727596                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker          186                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus0.mmu.itb.walker           61                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus0.data         7897                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus1.mmu.dtb.walker         9055                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus1.mmu.itb.walker         2142                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus1.data      1799906                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1819247                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker     19724000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus0.mmu.itb.walker      6641000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus0.data    806633000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb.walker   1013416000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus1.mmu.itb.walker    237756000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus1.data 180345236000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 182429406000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker         6186                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker          404                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus0.data        20163                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker      2094779                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker        49928                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.data      4375383                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       6546843                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.030068                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus0.mmu.itb.walker     0.150990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus0.data     0.391658                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus1.mmu.dtb.walker     0.004323                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus1.mmu.itb.walker     0.042902                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus1.data     0.411371                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.277882                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 106043.010753                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb.walker 108868.852459                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus0.data 102144.231987                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 111917.835450                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb.walker 110997.198880                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus1.data 100197.030289                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 100277.425770                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::switch_cpus1.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker          186                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb.walker           61                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus0.data         7897                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb.walker         9055                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb.walker         2140                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus1.data      1799906                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1819245                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker     16004000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      5421000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus0.data    648693000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    832316000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb.walker    194865000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus1.data 144347116000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 146044415000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.030068                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.150990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.391658                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.004323                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.042862                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.411371                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.277881                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 86043.010753                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 88868.852459                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 82144.231987                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 91917.835450                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 91058.411215                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 80197.030289                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80277.485990                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus0.data         4234                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus1.data         2970                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 7204                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::switch_cpus0.data         2678                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus1.data           35                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total               2713                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::switch_cpus0.data       549000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::switch_cpus1.data      1722000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total       2271000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::switch_cpus0.data         6912                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus1.data         3005                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             9917                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::switch_cpus0.data     0.387442                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus1.data     0.011647                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.273571                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::switch_cpus0.data   205.003734                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::switch_cpus1.data        49200                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total   837.080722                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::switch_cpus0.data         2678                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus1.data           35                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total           2713                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus0.data     80531000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus1.data      1073000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total     81604000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::switch_cpus0.data     0.387442                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus1.data     0.011647                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.273571                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 30071.321882                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 30657.142857                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 30078.879469                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::switch_cpus0.data         1360                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus1.data         7245                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total         8605                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks      1297510                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          1297510                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      1297510                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      1297510                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2998326                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2998326                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2998326                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2998326                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16334.853325                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     18978090                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2848663                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.662104                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     433.305197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.mmu.dtb.walker    29.373367                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.mmu.itb.walker     6.462704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.inst   665.167282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.data  2371.321736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.mmu.dtb.walker   149.551238                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.mmu.itb.walker    25.657181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.inst  4194.366981                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.data  8459.647639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.026447                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.001793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.inst     0.040599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.data     0.144734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.009128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.001566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.inst     0.256004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.data     0.516336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   32                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  476                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   69                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1097                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                14710                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  301503959                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 301503959                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples    321797.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_switch_cpus0.mmu.dtb.walker::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_switch_cpus0.inst::samples      3131.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_switch_cpus0.data::samples       410.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_switch_cpus1.mmu.dtb.walker::samples       280.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_switch_cpus1.inst::samples     48571.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_switch_cpus1.data::samples    622224.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     6.111329683652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        14741                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        14741                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            2594202                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            310032                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     696314                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    321807                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                   696314                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  321807                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                 21687                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     55.75                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6               696314                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6              321807                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 671227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   3242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                 13738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                 15493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                 16500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                 16093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                 18582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                 17552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                 20400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                 20700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                 18410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                 21548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                 20728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                 18754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                 18003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                 16012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                 16019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                 15477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                 15233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                 15079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                   927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                   913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                   754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                   705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                   641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                   591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                   495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                   449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                   405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                   371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                   320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                   291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                   254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                   228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        14741                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     45.826267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   274.342898                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-63         14298     96.99%     96.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::64-127            5      0.03%     97.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::128-191            2      0.01%     97.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::192-255            7      0.05%     97.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-319            4      0.03%     97.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::320-383            3      0.02%     97.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::384-447            3      0.02%     97.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::448-511            3      0.02%     97.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-575            1      0.01%     97.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::576-639            2      0.01%     97.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::640-703            7      0.05%     97.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::704-767            6      0.04%     97.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::768-831            1      0.01%     97.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::832-895            4      0.03%     97.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::896-959            5      0.03%     97.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::960-1023           18      0.12%     97.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1087           31      0.21%     97.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1088-1151           21      0.14%     97.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1152-1215           20      0.14%     97.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1216-1279           14      0.09%     98.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1280-1343           13      0.09%     98.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1344-1407           20      0.14%     98.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1408-1471           10      0.07%     98.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1472-1535           16      0.11%     98.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1536-1599           11      0.07%     98.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1600-1663           13      0.09%     98.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1664-1727           12      0.08%     98.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1728-1791           13      0.09%     98.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1792-1855           14      0.09%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1856-1919           14      0.09%     98.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1920-1983           20      0.14%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1984-2047           68      0.46%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2048-2111           34      0.23%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2112-2175            9      0.06%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2176-2239            5      0.03%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2240-2303            3      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2304-2367            3      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2368-2431            6      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2560-2623            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::2624-2687            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        14741                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        14741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     21.830337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    21.561146                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     3.879762                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16             641      4.35%      4.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17              78      0.53%      4.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18             203      1.38%      6.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             195      1.32%      7.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            6265     42.50%     50.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21            1245      8.45%     58.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            1304      8.85%     67.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23            1148      7.79%     75.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24            2584     17.53%     92.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             190      1.29%     93.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26              84      0.57%     94.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              93      0.63%     95.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             111      0.75%     95.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29              33      0.22%     96.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30              35      0.24%     96.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31              20      0.14%     96.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32             209      1.42%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33              35      0.24%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34              16      0.11%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35              17      0.12%     98.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36              12      0.08%     98.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               7      0.05%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38               5      0.03%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39               4      0.03%     98.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40              47      0.32%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::41              10      0.07%     98.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               8      0.05%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::43              18      0.12%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44              78      0.53%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::45               7      0.05%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               4      0.03%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::47               3      0.02%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48               4      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::49               7      0.05%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::50               5      0.03%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::51               1      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::52               7      0.05%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::53               4      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::54               1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::56               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::58               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        14741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                1387968                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               44564096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            20595648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             11620533.04819180                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             5370520.88373846                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                 3834944774000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                   3766688.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::switch_cpus0.mmu.dtb.walker          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::switch_cpus0.inst       200384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::switch_cpus0.data        26240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::switch_cpus1.mmu.dtb.walker        17920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::switch_cpus1.inst      3108544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::switch_cpus1.data     39822336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     20595264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::switch_cpus0.mmu.dtb.walker 183.575030130243                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::switch_cpus0.inst 52252.129030708180                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::switch_cpus0.data 6842.342032127229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::switch_cpus1.mmu.dtb.walker 4672.818948769815                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::switch_cpus1.inst 810583.889859638060                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::switch_cpus1.data 10384071.777069104835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 5370420.751903839409                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::switch_cpus0.mmu.dtb.walker           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::switch_cpus0.inst         3131                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::switch_cpus0.data          435                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::switch_cpus1.mmu.dtb.walker          280                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::switch_cpus1.inst        48571                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::switch_cpus1.data       643886                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       321807                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker       334012                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::switch_cpus0.inst     94787348                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::switch_cpus0.data     12339004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker      9362036                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::switch_cpus1.inst   1535948996                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::switch_cpus1.data  13084249423                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 202722334107440                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     30364.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::switch_cpus0.inst     30273.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::switch_cpus0.data     28365.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     33435.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::switch_cpus1.inst     31622.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::switch_cpus1.data     20320.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks 629950044.93                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::switch_cpus0.mmu.dtb.walker          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::switch_cpus0.inst       200384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::switch_cpus0.data        27840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::switch_cpus1.mmu.dtb.walker        17920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::switch_cpus1.inst      3108544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::switch_cpus1.data     41208704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      44564096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::switch_cpus0.inst       200384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::switch_cpus1.inst      3108544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total      3308928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     20595648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     20595648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::switch_cpus0.mmu.dtb.walker           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::switch_cpus0.inst         3131                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::switch_cpus0.data          435                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::switch_cpus1.mmu.dtb.walker          280                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::switch_cpus1.inst        48571                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::switch_cpus1.data       643886                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         696314                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       321807                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        321807                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::switch_cpus0.mmu.dtb.walker          184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::switch_cpus0.inst        52252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::switch_cpus0.data         7260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::switch_cpus1.mmu.dtb.walker         4673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::switch_cpus1.inst       810584                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::switch_cpus1.data     10745581                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total         11620533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::switch_cpus0.inst        52252                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::switch_cpus1.inst       810584                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       862836                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks      5370521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total         5370521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks      5370521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::switch_cpus0.mmu.dtb.walker          184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::switch_cpus0.inst        52252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::switch_cpus0.data         7260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::switch_cpus1.mmu.dtb.walker         4673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::switch_cpus1.inst       810584                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::switch_cpus1.data     10745581                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total        16991054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts              674627                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             321801                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        24132                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        22856                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        22240                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        17992                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        22424                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        21746                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        22285                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        18022                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        21980                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        21746                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        21087                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        20562                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        22871                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        22494                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        21200                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        18752                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::16        22168                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::17        21501                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::18        21755                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::19        16816                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::20        21522                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::21        20997                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::22        21929                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::23        17539                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::24        21022                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::25        21285                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::26        21235                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::27        17443                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::28        22526                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::29        25654                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::30        21598                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::31        17248                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        10850                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        10806                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        10470                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3         8832                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        10757                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        10560                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        10024                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7         8683                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        10752                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        10752                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        10562                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11         8928                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        10756                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        11131                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        10121                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15         8833                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::16        10645                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::17        10304                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::18         9888                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::19         8322                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::20        10624                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::21        10624                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::22        10529                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::23         8832                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::24        10624                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::25        10592                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::26        10119                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::27         8480                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::28        10697                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::29        10688                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::30         9792                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::31         8224                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat             2936445335                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           2247857164                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       14737020819                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                4352.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          21844.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             595203                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            299121                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           88.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          92.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       102104                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   624.572906                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   428.990784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   365.441476                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127        19136     18.74%     18.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255         8353      8.18%     26.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383         4389      4.30%     31.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511         3077      3.01%     34.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639         2542      2.49%     36.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767         2696      2.64%     39.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895        33436     32.75%     72.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023        10352     10.14%     82.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151        18123     17.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       102104                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead         43176128                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten      20595264                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW              11.258607                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW               5.370421                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              89.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   165427962.336038                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   219934355.054317                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  1440196602.835387                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy 611947043.232000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 313286857858.290588                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 2262733998479.984863                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 3260831654113.287109                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   850.294416                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE 3459128039484                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT 203425492796                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy   153009091.872032                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy   203423625.988734                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy  1397498280.998534                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy 597540728.064000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy 308280683652.743652                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy 2266580550411.622559                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy 3259585997603.272461                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   849.969599                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE 3465031931315                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT 197521600965                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    321695.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_switch_cpus0.mmu.dtb.walker::samples        39.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_switch_cpus0.inst::samples      3195.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_switch_cpus0.data::samples       385.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_switch_cpus1.mmu.dtb.walker::samples       234.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_switch_cpus1.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_switch_cpus1.inst::samples     47351.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_switch_cpus1.data::samples    622114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     6.082132461492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        14714                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        14714                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            2590640                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            310577                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     694764                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    321710                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                   694764                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  321710                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                 21445                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                   15                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     54.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6               694764                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6              321710                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 670047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   3176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                     93                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                 13775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                 15519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                 16205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                 16280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                 19387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                 16651                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                 20012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                 20647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                 18246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                 21125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                 20788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                 18542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                 18158                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                 16068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                 16520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                 15931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                 15214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                 15013                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                   919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                   890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                   754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                   683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                   641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                   593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                   498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                   467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                   429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                   383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                   337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                   309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                   276                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                   235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                    70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        14714                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     45.711295                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   276.987087                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-127        14288     97.10%     97.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::128-255            7      0.05%     97.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-383            3      0.02%     97.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::384-511            7      0.05%     97.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-639            2      0.01%     97.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::640-767           12      0.08%     97.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::768-895            6      0.04%     97.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::896-1023           26      0.18%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1151           45      0.31%     97.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1152-1279           32      0.22%     98.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1280-1407           30      0.20%     98.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1408-1535           24      0.16%     98.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1536-1663           23      0.16%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1664-1791           26      0.18%     98.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1792-1919           31      0.21%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1920-2047           88      0.60%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2048-2175           43      0.29%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2176-2303            9      0.06%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2304-2431            6      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2432-2559            3      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::2560-2687            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::4352-4479            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        14714                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        14714                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     21.862240                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    21.582855                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     3.985836                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16             615      4.18%      4.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17              68      0.46%      4.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18             192      1.30%      5.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             249      1.69%      7.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            6508     44.23%     51.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21            1017      6.91%     58.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            1199      8.15%     66.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             862      5.86%     72.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24            2929     19.91%     92.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             157      1.07%     93.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             118      0.80%     94.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              89      0.60%     95.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             122      0.83%     96.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              32      0.22%     96.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              28      0.19%     96.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31              19      0.13%     96.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32             217      1.47%     98.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33              27      0.18%     98.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34              12      0.08%     98.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35               7      0.05%     98.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36              14      0.10%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37               3      0.02%     98.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38               8      0.05%     98.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39               4      0.03%     98.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40              34      0.23%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::41              14      0.10%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42              10      0.07%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::43              12      0.08%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44              84      0.57%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::45              10      0.07%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46               5      0.03%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::47               2      0.01%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48               5      0.03%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::49              10      0.07%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::50               5      0.03%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::51               5      0.03%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::52               7      0.05%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::53               9      0.06%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::54               1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::55               3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::56               1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::58               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        14714                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                1372480                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               44464896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            20589440                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             11594665.65758254                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             5368902.08574549                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                 3834945137000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                   3772792.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::switch_cpus0.mmu.dtb.walker         2496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::switch_cpus0.inst       204480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::switch_cpus0.data        24640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::switch_cpus1.mmu.dtb.walker        14976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::switch_cpus1.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::switch_cpus1.inst      3030464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::switch_cpus1.data     39815296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     20587584                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::switch_cpus0.mmu.dtb.walker 650.856925007224                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::switch_cpus0.inst 53320.201933284137                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::switch_cpus0.data 6425.126054558496                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::switch_cpus1.mmu.dtb.walker 3905.141550043345                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::switch_cpus1.mmu.itb.walker 16.688639102749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::switch_cpus1.inst 790223.750154283945                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::switch_cpus1.data 10382236.026767801493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 5368418.115211510099                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::switch_cpus0.mmu.dtb.walker           39                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::switch_cpus0.inst         3195                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::switch_cpus0.data          416                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::switch_cpus1.mmu.dtb.walker          234                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::switch_cpus1.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::switch_cpus1.inst        47351                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::switch_cpus1.data       643528                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       321710                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker      1352764                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::switch_cpus0.inst     95142444                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::switch_cpus0.data     11930776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker     10239224                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::switch_cpus1.mmu.itb.walker        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::switch_cpus1.inst   1492198858                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::switch_cpus1.data  13091271105                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 165860130136423                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     34686.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::switch_cpus0.inst     29778.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::switch_cpus0.data     28679.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     43757.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::switch_cpus1.inst     31513.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::switch_cpus1.data     20342.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks 515557894.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::switch_cpus0.mmu.dtb.walker         2496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::switch_cpus0.inst       204480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::switch_cpus0.data        26624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::switch_cpus1.mmu.dtb.walker        14976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::switch_cpus1.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::switch_cpus1.inst      3030464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::switch_cpus1.data     41185792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      44464896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::switch_cpus0.inst       204480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::switch_cpus1.inst      3030464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total      3234944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     20589440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     20589440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::switch_cpus0.mmu.dtb.walker           39                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::switch_cpus0.inst         3195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::switch_cpus0.data          416                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::switch_cpus1.mmu.dtb.walker          234                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::switch_cpus1.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::switch_cpus1.inst        47351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::switch_cpus1.data       643528                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         694764                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       321710                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        321710                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::switch_cpus0.mmu.dtb.walker          651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::switch_cpus0.inst        53320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::switch_cpus0.data         6942                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::switch_cpus1.mmu.dtb.walker         3905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::switch_cpus1.mmu.itb.walker           17                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::switch_cpus1.inst       790224                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::switch_cpus1.data     10739607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total         11594666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::switch_cpus0.inst        53320                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::switch_cpus1.inst       790224                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       843544                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks      5368902                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total         5368902                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks      5368902                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::switch_cpus0.mmu.dtb.walker          651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::switch_cpus0.inst        53320                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::switch_cpus0.data         6942                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::switch_cpus1.mmu.dtb.walker         3905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::switch_cpus1.mmu.itb.walker           17                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::switch_cpus1.inst       790224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::switch_cpus1.data     10739607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total        16963568                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts              673319                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             321681                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        23899                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        23026                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        22263                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        18080                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        22312                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        21804                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        22275                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        17879                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        22273                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        21732                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        20998                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        20527                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        22510                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        22206                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        21061                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        18879                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::16        22274                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::17        21432                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::18        21751                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::19        16933                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::20        21638                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::21        20922                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::22        21995                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::23        17597                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::24        21021                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::25        21333                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::26        21178                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::27        17213                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::28        22515                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::29        25245                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::30        21315                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::31        17233                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        10776                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        10810                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        10473                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3         8832                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        10757                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        10560                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        10039                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7         8685                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        10752                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        10753                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        10566                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11         8928                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        10766                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        10954                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        10149                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15         8827                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::16        10647                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::17        10304                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::18         9888                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::19         8320                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::20        10624                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::21        10624                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::22        10576                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::23         8832                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::24        10624                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::25        10592                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::26        10144                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::27         8480                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::28        10695                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::29        10688                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::30         9792                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::31         8224                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat             2924470875                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           2243498908                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       14702166823                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                4343.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          21835.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             594683                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            299001                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           88.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          92.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       101316                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   628.528564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   433.646176                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   364.201874                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127        18802     18.56%     18.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255         7984      7.88%     26.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383         4283      4.23%     30.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511         3141      3.10%     33.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639         2504      2.47%     36.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767         2646      2.61%     38.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895        33390     32.96%     71.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023        10470     10.33%     82.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151        18096     17.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       101316                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead         43092416                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten      20587584                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW              11.236778                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW               5.368418                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              89.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   164155511.520038                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   218242648.007917                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  1437399402.163388                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy 611232928.992000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 313201048611.714844                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 2262799931008.423340                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 3260805301922.379395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   850.287545                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE 3459229673099                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT 203323859181                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy   151823966.112031                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy   201848016.484735                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy  1394793619.296127                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy 597803822.783999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy 307717743063.029297                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy 2267013092333.631836                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy 3259450396633.364746                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   849.934240                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE 3465695032397                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT 196858499883                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    438579.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus0.mmu.dtb.walker::samples        70.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus0.mmu.itb.walker::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus0.inst::samples      1239.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus0.data::samples      6561.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus1.mmu.dtb.walker::samples      4508.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus1.mmu.itb.walker::samples      1154.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus1.inst::samples     35085.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_switch_cpus1.data::samples    665124.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     4.463012033652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        24479                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        24479                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            2847984                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            414189                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     715523                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    438630                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                   715523                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  438630                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                  1754                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                   51                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     57.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6               715523                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6              438630                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 693585                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                  18229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                   1471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                    324                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     96                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                     37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                 23161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                 23425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                 24462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                 24513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                 24511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                 24508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                 24510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                 24506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                 24506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                 24500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                 24513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                 24512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                 24547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                 24479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                 24479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                 24479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                 24479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::64                 24479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::65                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::66                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        24479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     29.158258                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    62.435909                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-255        24449     99.88%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-511           23      0.09%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::512-767            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::768-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::8448-8703            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        24479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        24479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.916500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.910861                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     0.436382                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16            1052      4.30%      4.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             256      1.05%      5.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           22875     93.45%     98.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             281      1.15%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20              11      0.04%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        24479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                 112256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               45793472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            28072320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             11941105.11671652                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             7320137.76963894                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                 3834944026000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                   3322734.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::switch_cpus0.mmu.dtb.walker         4480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::switch_cpus0.mmu.itb.walker         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::switch_cpus0.inst        79296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::switch_cpus0.data       419904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::switch_cpus1.mmu.dtb.walker       288512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::switch_cpus1.mmu.itb.walker        73856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::switch_cpus1.inst      2245440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::switch_cpus1.data     42567936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     28068992                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::switch_cpus0.mmu.dtb.walker 1168.204737192454                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::switch_cpus0.mmu.itb.walker 467.281894876981                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::switch_cpus0.inst 20677.223848306428                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::switch_cpus0.data 109494.161153138411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::switch_cpus1.mmu.dtb.walker 75232.385075194019                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::switch_cpus1.mmu.itb.walker 19258.689524572736                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::switch_cpus1.inst 585520.902919960557                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::switch_cpus1.data 11100014.394577050582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 7319269.960405599326                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::switch_cpus0.mmu.dtb.walker           71                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::switch_cpus0.mmu.itb.walker           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::switch_cpus0.inst         1239                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::switch_cpus0.data         6638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::switch_cpus1.mmu.dtb.walker         4516                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::switch_cpus1.mmu.itb.walker         1156                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::switch_cpus1.inst        35110                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::switch_cpus1.data       666765                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       438630                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker      2596558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus0.mmu.itb.walker      1059056                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus0.inst     33957754                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus0.data    190136176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker    185356537                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus1.mmu.itb.walker     46115808                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus1.inst   1135816164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::switch_cpus1.data  21704439882                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 219983501216150                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     36571.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     37823.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::switch_cpus0.inst     27407.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::switch_cpus0.data     28643.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     41044.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     39892.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::switch_cpus1.inst     32350.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::switch_cpus1.data     32551.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks 501524066.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::switch_cpus0.mmu.dtb.walker         4544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::switch_cpus0.mmu.itb.walker         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::switch_cpus0.inst        79360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::switch_cpus0.data       424832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::switch_cpus1.mmu.dtb.walker       289024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::switch_cpus1.mmu.itb.walker        73984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::switch_cpus1.inst      2247040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::switch_cpus1.data     42672960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      45793536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::switch_cpus0.inst        79360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::switch_cpus1.inst      2247040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total      2326400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     28072320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     28072320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::switch_cpus0.mmu.dtb.walker           71                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::switch_cpus0.mmu.itb.walker           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::switch_cpus0.inst         1240                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::switch_cpus0.data         6638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::switch_cpus1.mmu.dtb.walker         4516                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::switch_cpus1.mmu.itb.walker         1156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::switch_cpus1.inst        35110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::switch_cpus1.data       666765                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         715524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       438630                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        438630                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::switch_cpus0.mmu.dtb.walker         1185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::switch_cpus0.mmu.itb.walker          467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::switch_cpus0.inst        20694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::switch_cpus0.data       110779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::switch_cpus1.mmu.dtb.walker        75366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::switch_cpus1.mmu.itb.walker        19292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::switch_cpus1.inst       585938                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::switch_cpus1.data     11127400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total         11941122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::switch_cpus0.inst        20694                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::switch_cpus1.inst       585938                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       606632                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks      7320138                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total         7320138                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks      7320138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus0.mmu.dtb.walker         1185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus0.mmu.itb.walker          467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus0.inst        20694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus0.data       110779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus1.mmu.dtb.walker        75366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus1.mmu.itb.walker        19292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus1.inst       585938                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::switch_cpus1.data     11127400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total        19261260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts              713769                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             438578                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        20936                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        20447                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        19132                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        18712                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        24338                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        21961                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        23784                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        21604                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        24656                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        26318                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        24338                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        23913                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        23411                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        25789                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        22576                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        21686                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::16        21702                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::17        23062                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::18        22419                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::19        24604                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::20        22823                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::21        21493                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::22        22424                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::23        22180                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::24        21418                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::25        20893                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::26        21952                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::27        22060                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::28        20100                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::29        21074                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::30        21049                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::31        20915                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        12535                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        12787                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        12688                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        13254                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        13393                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        13087                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        13844                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        14024                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        14624                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        15454                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        14913                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        14132                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        14245                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        14578                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        14325                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        13528                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::16        12863                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::17        13550                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::18        13764                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::19        13847                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::20        13311                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::21        13527                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::22        12850                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::23        14059                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::24        14017                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::25        13825                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::26        13604                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::27        14297                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::28        13771                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::29        13159                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::30        13610                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::31        13113                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            10814230587                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           2378278308                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       23299477935                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               15150.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          32642.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             480886                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            305646                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           67.37                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          69.69                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       365817                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   201.604977                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   124.641081                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   236.435408                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127       207662     56.77%     56.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255        65913     18.02%     74.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383        26084      7.13%     81.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511        16813      4.60%     86.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639        18037      4.93%     91.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767         3796      1.04%     92.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895        21798      5.96%     98.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023          991      0.27%     98.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151         4723      1.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       365817                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead         45681216                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten      28068992                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW              11.911833                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW               7.319270                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              68.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy   593464199.327798                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy   788998898.150444                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy  1529450439.015046                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy 832172357.855936                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy 371928595339.005859                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy 2217677136083.657227                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy 3275723109123.864746                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   854.177512                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE 3389834119041                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT 272718028959                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy   547431419.807808                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy   727803054.283189                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy  1472921747.539650                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy 816221300.831935                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy 366345728898.629211                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy 2221967699939.466797                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy 3274251098167.836914                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   853.793670                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE 3396432504222                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT 266121028058                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    437028.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus0.mmu.dtb.walker::samples        65.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus0.mmu.itb.walker::samples        33.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus0.inst::samples      1238.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus0.data::samples      6498.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus1.mmu.dtb.walker::samples      4015.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus1.mmu.itb.walker::samples       982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus1.inst::samples     34497.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_switch_cpus1.data::samples    662146.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     4.463014873652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        24390                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        24390                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            2838029                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            412750                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     711182                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    437113                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                   711182                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  437113                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                  1708                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   85                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     54.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6               711182                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6              437113                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 690757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                  16938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                   1309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                    319                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     88                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                     34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                 23081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                 23387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                 24355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                 24411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                 24427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                 24421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                 24410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                 24421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                 24424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                 24412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                 24426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                 24440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                 24461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                 24389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                 24389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                 24390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                 24390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::64                 24390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::65                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        24390                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     29.088930                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    62.951472                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-255        24359     99.87%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-511           23      0.09%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::512-767            4      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::768-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::1792-2047            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::8704-8959            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        24390                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        24390                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     17.918860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    17.913339                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     0.431851                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16            1014      4.16%      4.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             281      1.15%      5.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           22783     93.41%     98.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             297      1.22%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20              12      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        24390                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                 109312                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               45515648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            27975232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             11868659.73437148                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             7294821.10412007                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                 3834944200000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                   3339685.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::switch_cpus0.mmu.dtb.walker         4160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::switch_cpus0.mmu.itb.walker         2112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::switch_cpus0.inst        79232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::switch_cpus0.data       415872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::switch_cpus1.mmu.dtb.walker       256960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::switch_cpus1.mmu.itb.walker        62848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::switch_cpus1.inst      2207808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::switch_cpus1.data     42377344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     27970624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::switch_cpus0.mmu.dtb.walker 1084.761541678707                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::switch_cpus0.mmu.itb.walker 550.725090390728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::switch_cpus0.inst 20660.535209203681                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::switch_cpus0.data 108442.776889665198                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::switch_cpus1.mmu.dtb.walker 67004.885997538586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::switch_cpus1.mmu.itb.walker 16388.243598899851                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::switch_cpus1.inst 575707.983127543936                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::switch_cpus1.data 11050315.627329062670                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 7293619.522104673088                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::switch_cpus0.mmu.dtb.walker           65                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::switch_cpus0.mmu.itb.walker           33                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::switch_cpus0.inst         1238                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::switch_cpus0.data         6572                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::switch_cpus1.mmu.dtb.walker         4025                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::switch_cpus1.mmu.itb.walker          983                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::switch_cpus1.inst        34513                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::switch_cpus1.data       663753                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       437113                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker      2091514                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus0.mmu.itb.walker      1223754                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus0.inst     36065480                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus0.data    189086354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker    160455006                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus1.mmu.itb.walker     38566804                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus1.inst   1112373264                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::switch_cpus1.data  21070730616                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 208229075642823                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     32177.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     37083.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::switch_cpus0.inst     29132.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::switch_cpus0.data     28771.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     39864.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     39233.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::switch_cpus1.inst     32230.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::switch_cpus1.data     31744.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks 476373559.34                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::switch_cpus0.mmu.dtb.walker         4160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::switch_cpus0.mmu.itb.walker         2112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::switch_cpus0.inst        79232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::switch_cpus0.data       420608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::switch_cpus1.mmu.dtb.walker       257600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::switch_cpus1.mmu.itb.walker        62912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::switch_cpus1.inst      2208832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::switch_cpus1.data     42480192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      45515648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::switch_cpus0.inst        79232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::switch_cpus1.inst      2208832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total      2288064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     27975232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     27975232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::switch_cpus0.mmu.dtb.walker           65                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::switch_cpus0.mmu.itb.walker           33                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::switch_cpus0.inst         1238                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::switch_cpus0.data         6572                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::switch_cpus1.mmu.dtb.walker         4025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::switch_cpus1.mmu.itb.walker          983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::switch_cpus1.inst        34513                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::switch_cpus1.data       663753                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         711182                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       437113                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        437113                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::switch_cpus0.mmu.dtb.walker         1085                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::switch_cpus0.mmu.itb.walker          551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::switch_cpus0.inst        20661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::switch_cpus0.data       109678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::switch_cpus1.mmu.dtb.walker        67172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::switch_cpus1.mmu.itb.walker        16405                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::switch_cpus1.inst       575975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::switch_cpus1.data     11077134                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total         11868660                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::switch_cpus0.inst        20661                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::switch_cpus1.inst       575975                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       596636                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks      7294821                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total         7294821                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks      7294821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus0.mmu.dtb.walker         1085                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus0.mmu.itb.walker          551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus0.inst        20661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus0.data       109678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus1.mmu.dtb.walker        67172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus1.mmu.itb.walker        16405                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus1.inst       575975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::switch_cpus1.data     11077134                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total        19163481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts              709474                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             437041                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        20674                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        20330                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        19053                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        18818                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        24208                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        21998                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        23656                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        21583                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        24270                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        26203                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        24117                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        23730                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        23152                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        25406                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        22436                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        21703                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::16        21787                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::17        22707                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::18        22205                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::19        24348                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::20        22715                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::21        21429                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::22        22144                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::23        22198                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::24        21553                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::25        20752                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::26        21724                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::27        22017                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::28        19934                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::29        20950                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::30        20917                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::31        20757                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        12505                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        12712                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        12657                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        13251                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        13389                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        13084                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        13873                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        13978                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        14560                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        15285                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        14837                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        14095                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        14264                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        14507                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        14173                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        13570                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::16        12852                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::17        13476                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::18        13591                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::19        13758                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::20        13297                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::21        13477                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::22        12810                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::23        14085                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::24        13967                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::25        13748                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::26        13540                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::27        14299                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::28        13730                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::29        13097                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::30        13555                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::31        13019                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            10200473584                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           2363967368                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       22610592792                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               14377.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          31869.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             479274                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            306678                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           67.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          70.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       360563                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   203.507337                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   125.550141                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   237.968517                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127       203567     56.46%     56.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255        64890     18.00%     74.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383        25796      7.15%     81.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511        16733      4.64%     86.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639        18299      5.08%     91.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767         3747      1.04%     92.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895        21790      6.04%     98.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023          995      0.28%     98.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151         4746      1.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       360563                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead         45406336                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten      27970624                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW              11.840156                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW               7.293620                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              68.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy   584585112.383793                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy   777190119.552044                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy  1519931544.096635                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy 829650407.039935                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy 371052746966.446899                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy 2218350029826.468750                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy 3275487425782.916016                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   854.116055                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE 3390867922862                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT 271684111138                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy   539927702.495815                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy   717826958.318389                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy  1464374511.802012                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy 812966443.295934                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 682373291786.598633                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy 365364049971.235046                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy 2222719884769.157715                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy 3273992322163.674805                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   853.726192                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE 3397589002252                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF 172393900000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT 264964544188                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 5546                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2001118                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                9081                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               9081                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1519260                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1289396                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              4834                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             831039                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            830926                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1995571                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         641664                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp        641664                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          842                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total          842                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls0.port       644762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls1.port       642522                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total      1287284                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port        21952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio         2660                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio         3690                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      1768114                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      1763056                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls2.port      2147389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls3.port      2133705                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      7840566                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder          102                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total          102                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 9128802                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder         1684                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         1684                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls0.port     20533248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls1.port     20533248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total     41066496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port        12239                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio         5320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio         7380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port     44626496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port     44521088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls2.port     73865856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls3.port     73490880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    236529259                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                277597659                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                           652198                       # Total snoops (Count)
system.membus.snoopTraffic                     557696                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3487735                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.186476                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.389490                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2837357     81.35%     81.35% # Request fanout histogram (Count)
system.membus.snoopFanout::1                   650378     18.65%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3487735                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            16461000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             2656000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy              102000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy             3643995                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy              850000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy          3072978916                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy          3076632512                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer7.occupancy          3185966443                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer8.occupancy          3170981349                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy             421000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          684711290                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        15430582224                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer4.occupancy               4000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy              51000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6281764                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3473081                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         8714                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages        10026                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     41066496                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs        10026                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                10630711                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                      1.989297                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.502690                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded               15289034                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          181207                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued              15167822                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued         13010                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined      1245112                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined      1506678                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        33373                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples      9987462                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      1.518686                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.705056                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0          4416502     44.22%     44.22% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1          1268311     12.70%     56.92% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2          1436936     14.39%     71.31% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3          1342938     13.45%     84.75% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4           843273      8.44%     93.20% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5           453279      4.54%     97.73% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6           226223      2.27%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            6                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total      9987462                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            1      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             2      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           180      0.22%      0.22% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             2      0.00%      0.22% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt            36      0.04%      0.26% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc           99      0.12%      0.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%      0.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%      0.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMatMultAcc            0      0.00%      0.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            5      0.01%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::Matrix              0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MatrixMov            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MatrixOP            0      0.00%      0.39% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead         45604     54.50%     54.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite        37418     44.72%     99.61% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead          211      0.25%     99.86% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite          118      0.14%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdExt             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        56667      0.37%      0.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu     11609729     76.54%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult        21098      0.14%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        18324      0.12%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd         1425      0.01%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt          218      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     77.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         1826      0.01%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu        11192      0.07%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp          116      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt         7190      0.05%     77.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc         6235      0.04%     77.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1055      0.01%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::Matrix            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MatrixMov            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MatrixOP            0      0.00%     77.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead      2023765     13.34%     90.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite      1396196      9.20%     99.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead        10069      0.07%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite         2717      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total     15167822                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.426793                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                      83676                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.005517                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads        40325323                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites       16658619                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses     14968476                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads            94469                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites           67960                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses        40905                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses           15151152                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses               43679                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numSquashedInsts           114060                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.timesIdled                  35071                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                 643249                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles          3823833143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.MemDepUnit__0.insertedLoads      2068220                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores      1441182                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads       352761                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores       282575                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups_0::NoBranch        34082      1.54%      1.54% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::Return       272383     12.33%     13.87% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::CallDirect       285745     12.93%     26.80% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::CallIndirect          271      0.01%     26.82% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::DirectCond      1358884     61.51%     88.32% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::DirectUncond       249214     11.28%     99.60% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::IndirectCond            0      0.00%     99.60% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::IndirectUncond         8763      0.40%    100.00% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::total      2209342                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.squashes_0::NoBranch        29238      7.24%      7.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::Return        36429      9.02%     16.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::CallDirect        46156     11.42%     27.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::CallIndirect          116      0.03%     27.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::DirectCond       168030     41.58%     69.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::DirectUncond       118945     29.44%     98.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::IndirectCond            0      0.00%     98.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::IndirectUncond         5160      1.28%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::total       404074                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.corrected_0::NoBranch         6253      4.87%      4.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::Return        11042      8.59%     13.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::CallDirect        25504     19.85%     33.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::CallIndirect          139      0.11%     33.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::DirectCond        74364     57.88%     91.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::DirectUncond        10084      7.85%     99.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::IndirectCond            0      0.00%     99.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::IndirectUncond         1096      0.85%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::total       128482                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.committed_0::NoBranch         4844      0.27%      0.27% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::Return       235956     13.07%     13.34% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::CallDirect       239590     13.27%     26.61% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::CallIndirect          155      0.01%     26.62% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::DirectCond      1190856     65.97%     92.58% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::DirectUncond       130269      7.22%     99.80% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::IndirectCond            0      0.00%     99.80% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::IndirectUncond         3603      0.20%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::total      1805273                       # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.mispredicted_0::NoBranch         4844      4.51%      4.51% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::Return        10990     10.23%     14.74% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::CallDirect        15461     14.39%     29.12% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::CallIndirect          131      0.12%     29.25% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::DirectCond        67887     63.18%     92.42% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::DirectUncond         7167      6.67%     99.09% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.09% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::IndirectUncond          976      0.91%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::total       107456                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.targetProvider_0::NoTarget       483344     21.88%     21.88% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::BTB      1450468     65.65%     87.53% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::RAS       272383     12.33%     99.86% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::Indirect         3147      0.14%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::total      2209342                       # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetWrong_0::NoBranch        55390     58.76%     58.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::Return        27718     29.40%     88.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::CallDirect        11042     11.71%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::CallIndirect          116      0.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::total        94266                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.condPredicted      1375952                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condPredictedTaken       974804                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus0.branchPred.condIncorrect       128482                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.predTakenBTBMiss        43054                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus0.branchPred.NotTakenMispredicted       110564                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus0.branchPred.TakenMispredicted        17918                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus0.branchPred.BTBLookups      2209342                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates        92034                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits        1600321                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.724343                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.BTBMispredicted        46904                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus0.branchPred.indirectLookups         9034                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits         3147                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses         5887                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.branchPred.btb.lookups::NoBranch        34082      1.54%      1.54% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::Return       272383     12.33%     13.87% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::CallDirect       285745     12.93%     26.80% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::CallIndirect          271      0.01%     26.82% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::DirectCond      1358884     61.51%     88.32% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::DirectUncond       249214     11.28%     99.60% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.60% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::IndirectUncond         8763      0.40%    100.00% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::total      2209342                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.misses::NoBranch         3609      0.59%      0.59% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::Return       262832     43.16%     43.75% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::CallDirect        18308      3.01%     46.76% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::CallIndirect          271      0.04%     46.80% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::DirectCond       304026     49.92%     96.72% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::DirectUncond        11212      1.84%     98.56% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::IndirectCond            0      0.00%     98.56% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::IndirectUncond         8763      1.44%    100.00% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::total       609021                       # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::CallDirect        25504     27.71%     27.71% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::CallIndirect            0      0.00%     27.71% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::DirectCond        56446     61.33%     89.04% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::DirectUncond        10084     10.96%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::total        92034                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::CallDirect        25504     27.71%     27.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::DirectCond        56446     61.33%     89.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::DirectUncond        10084     10.96%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::total        92034                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.branchPred.indirectBranchPred.lookups         9034                       # Number of lookups (Count)
system.switch_cpus0.branchPred.indirectBranchPred.hits         3147                       # Number of hits of a tag (Count)
system.switch_cpus0.branchPred.indirectBranchPred.misses         5887                       # Number of misses (Count)
system.switch_cpus0.branchPred.indirectBranchPred.targetRecords         1235                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus0.branchPred.indirectBranchPred.indirectRecords        10269                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus0.branchPred.ras.pushes       322445                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus0.branchPred.ras.pops        318655                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus0.branchPred.ras.squashes        82701                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus0.branchPred.ras.used        235956                       # Number of times the RAS is the provider (Count)
system.switch_cpus0.branchPred.ras.correct       224966                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus0.branchPred.ras.incorrect        10990                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus0.commit.commitSquashedInsts      1215734                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       147834                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts        75333                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples      9729244                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.462105                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     1.676256                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0      4627719     47.57%     47.57% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1      1433706     14.74%     62.30% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2       588056      6.04%     68.35% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3       703698      7.23%     75.58% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      2376065     24.42%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total      9729244                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              80317                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.functionCalls       239745                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        34996      0.25%      0.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu     10876838     76.46%     76.71% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult        20447      0.14%     76.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        17700      0.12%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd          897      0.01%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt          176      0.00%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         1596      0.01%     76.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu         9850      0.07%     77.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp           94      0.00%     77.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt         6182      0.04%     77.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc         5946      0.04%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift          543      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::Matrix            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MatrixMov            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MatrixOP            0      0.00%     77.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead      1907775     13.41%     90.57% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite      1332737      9.37%     99.93% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead         7070      0.05%     99.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite         2325      0.02%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total     14225172                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      2376065                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.commitStats0.numInsts      5343955                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps      14225172                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP      5343955                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP     14225172                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi         1.989297                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.502690                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs      3249907                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts        35582                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts     13463615                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts      1914845                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts      1335062                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass        34996      0.25%      0.25% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu     10876838     76.46%     76.71% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult        20447      0.14%     76.85% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv        17700      0.12%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd          897      0.01%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt          176      0.00%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd         1596      0.01%     76.99% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu         9850      0.07%     77.06% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp           94      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt         6182      0.04%     77.11% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc         5946      0.04%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift          543      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     77.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead      1907775     13.41%     90.57% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite      1332737      9.37%     99.93% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead         7070      0.05%     99.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite         2325      0.02%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total     14225172                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl      1805273                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl      1560715                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl       239714                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl      1190856                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl       613012                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall       239745                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn       235956                       # Class of control type instructions committed (Count)
system.switch_cpus0.decode.idleCycles         2454452                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles      3281434                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles          3753239                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles       406577                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles         91760                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved      1328394                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred        54083                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts      15955039                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       163874                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.executeStats0.numInsts     15042749                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches      1885045                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts      2012999                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts      1387248                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate     1.415028                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numCCRegReads      7965624                       # Number of times the CC registers were read (Count)
system.switch_cpus0.executeStats0.numCCRegWrites      3775299                       # Number of times the CC registers were written (Count)
system.switch_cpus0.executeStats0.numFpRegReads        63500                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites        33620                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntRegReads     17218254                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites     10748773                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs      3400247                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads      6340757                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites        51860                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetch.predictedBranches      1725998                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles              7421849                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles         290518                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles              9494                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        19032                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles         8868                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles        35484                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.cacheLines          1142421                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes        30252                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes              94                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples      9987462                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     1.713207                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     1.860718                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0         4968432     49.75%     49.75% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1          594274      5.95%     55.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2          390945      3.91%     59.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3          400822      4.01%     63.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4         3632989     36.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total      9987462                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetchStats0.numInsts      6516939                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.613029                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches      2209342                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.207826                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.icacheStallCycles      2347476                       # ICache total stall cycles (Cycle)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles            91760                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles            188032                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles            9936                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts      15470241                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        27044                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts         2068220                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts        1441182                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        78218                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents              340                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents            9485                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents        11282                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect        37143                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect        42599                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts        79742                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit        15023853                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount       15009381                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst          9347048                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst         14152770                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.411889                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.660439                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads             229718                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads         153386                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses          301                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation        11282                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores        106121                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads         1626                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples      1914187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     4.258980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev    11.432219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9       1873961     97.90%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19         4722      0.25%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29        15435      0.81%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39         1248      0.07%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49          301      0.02%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59          415      0.02%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1342      0.07%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79          731      0.04%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         2572      0.13%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         7015      0.37%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         2928      0.15%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         1268      0.07%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129          678      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139          234      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149          232      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159          116      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169           98      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179           72      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189           48      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199           91      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209           21      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219           29      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229           38      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239           39      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249           29      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259           37      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269           52      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279           21      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289           19      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299           21      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows          374      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value          719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total      1914187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses        2021145                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses        1390681                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses             7634                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses             3417                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses        1143567                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses              488                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions         2627                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples         1314                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 2910437456.621005                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 531347218.101858                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10         1314    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      8757000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value   3025386000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total         1314                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  12108963000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 3824314818000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles         91760                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles         2678679                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles         678151                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      1664622                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles          3903058                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles       971192                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts      15727464                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        97196                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents          4589                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.SQFullEvents        685273                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands     23519931                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups           50198990                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups        18064396                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups            78878                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps     21425239                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps         2094750                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing         101035                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        63635                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts          1378057                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads                22769143                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes               31137484                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts         5343955                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps          14225172                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               783385952                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                      2.700984                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.370235                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1098175805                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded         8233692                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1092357861                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued        946617                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined     66006424                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined     93847752                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved       337081                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    770163289                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      1.418346                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.757768                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        372819319     48.41%     48.41% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        110720897     14.38%     62.78% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         86325556     11.21%     73.99% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         82720831     10.74%     84.73% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         43342295      5.63%     90.36% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         57952167      7.52%     97.89% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         16282224      2.11%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            6                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    770163289                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt          368      0.02%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd           202      0.01%      0.03% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          3675      0.18%      0.21% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp           200      0.01%      0.22% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt          6963      0.35%      0.57% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc         1653      0.08%      0.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult         3621      0.18%      0.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%      0.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMatMultAcc            0      0.00%      0.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift         3242      0.16%      1.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%      1.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%      1.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%      1.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd         6860      0.34%      1.35% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%      1.35% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            3      0.00%      1.35% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt           21      0.00%      1.35% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv          215      0.01%      1.36% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%      1.36% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        19357      0.97%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::Matrix              0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MatrixMov            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MatrixOP            0      0.00%      2.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead       1118401     56.17%     58.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite       741574     37.24%     95.74% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead        50832      2.55%     98.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        33983      1.71%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdExt             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass      2674445      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    815128547     74.62%     74.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       502007      0.05%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv      1699630      0.16%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd       944217      0.09%     75.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     75.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt        37701      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     75.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd       411023      0.04%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu       943200      0.09%     75.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp         5400      0.00%     75.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt       888836      0.08%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc       748935      0.07%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult        31312      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift       389995      0.04%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd      1572284      0.14%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp         7482      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt        29597      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv        20272      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      2223281      0.20%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt         1947      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::Matrix            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MatrixMov            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MatrixOP            0      0.00%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    149725206     13.71%     89.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite    108608724      9.94%     99.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead      3816576      0.35%     99.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite      1947244      0.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1092357861                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                1.394406                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                    1991170                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.001823                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      2926171670                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1153080013                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1070254509                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads         31645128                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites        19442159                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses     15354912                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1075836206                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses            15838380                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numSquashedInsts          2292802                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.timesIdled                 795921                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles               13222663                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles          3052720463                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.MemDepUnit__0.insertedLoads    152785700                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    111234521                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads      8220192                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores      3507913                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups_0::NoBranch       395093      0.25%      0.25% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::Return      4637834      2.96%      3.21% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::CallDirect      4704111      3.00%      6.22% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::CallIndirect       173884      0.11%      6.33% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::DirectCond    135113786     86.25%     92.58% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::DirectUncond     10211459      6.52%     99.10% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::IndirectCond            0      0.00%     99.10% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::IndirectUncond      1409136      0.90%    100.00% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::total    156645303                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.squashes_0::NoBranch       352197      3.17%      3.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::Return       569006      5.12%      8.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::CallDirect       761617      6.85%     15.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::CallIndirect        30390      0.27%     15.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::DirectCond      7613650     68.45%     83.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::DirectUncond      1188635     10.69%     94.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::IndirectCond            0      0.00%     94.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::IndirectUncond       606641      5.45%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::total     11122136                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.corrected_0::NoBranch        75447      3.55%      3.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::Return        73519      3.46%      7.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::CallDirect       322986     15.22%     22.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::CallIndirect        11509      0.54%     22.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::DirectCond      1350541     63.63%     86.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::DirectUncond       160037      7.54%     93.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::IndirectCond            0      0.00%     93.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::IndirectUncond       128353      6.05%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::total      2122392                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.committed_0::NoBranch        42896      0.03%      0.03% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::Return      4068826      2.80%      2.83% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::CallDirect      3942493      2.71%      5.53% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::CallIndirect       143494      0.10%      5.63% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::DirectCond    127500134     87.62%     93.25% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::DirectUncond      9022824      6.20%     99.45% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::IndirectCond            0      0.00%     99.45% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::IndirectUncond       802495      0.55%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::total    145523162                       # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.mispredicted_0::NoBranch        42896      2.46%      2.46% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::Return        71477      4.10%      6.55% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::CallDirect       214682     12.30%     18.85% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::CallIndirect        10754      0.62%     19.47% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::DirectCond      1191505     68.27%     87.74% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::DirectUncond        94978      5.44%     93.19% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.19% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::IndirectUncond       118903      6.81%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::total      1745195                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.targetProvider_0::NoTarget     35220166     22.48%     22.48% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::BTB    115813083     73.93%     96.42% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::RAS      4637834      2.96%     99.38% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::Indirect       974220      0.62%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::total    156645303                       # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetWrong_0::NoBranch      1302227     69.51%     69.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::Return       448950     23.97%     93.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::CallDirect        73519      3.92%     97.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::CallIndirect        48608      2.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::total      1873304                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.condPredicted    135387479                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condPredictedTaken    102162860                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus1.branchPred.condIncorrect      2122392                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.predTakenBTBMiss       737741                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus1.branchPred.NotTakenMispredicted      1656919                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus1.branchPred.TakenMispredicted       465473                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus1.branchPred.BTBLookups    156645303                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1368091                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits      129002262                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.823531                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.BTBMispredicted       813332                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus1.branchPred.indirectLookups      1583020                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits       974220                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses       608800                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.branchPred.btb.lookups::NoBranch       395093      0.25%      0.25% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::Return      4637834      2.96%      3.21% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::CallDirect      4704111      3.00%      6.22% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::CallIndirect       173884      0.11%      6.33% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::DirectCond    135113786     86.25%     92.58% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::DirectUncond     10211459      6.52%     99.10% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.10% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::IndirectUncond      1409136      0.90%    100.00% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::total    156645303                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.misses::NoBranch        75134      0.27%      0.27% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::Return      4609571     16.68%     16.95% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::CallDirect       344554      1.25%     18.19% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::CallIndirect       173807      0.63%     18.82% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::DirectCond     20842444     75.40%     94.22% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::DirectUncond       188395      0.68%     94.90% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::IndirectCond            0      0.00%     94.90% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::IndirectUncond      1409136      5.10%    100.00% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::total     27643041                       # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::CallDirect       322986     23.61%     23.61% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::CallIndirect            0      0.00%     23.61% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::DirectCond       885068     64.69%     88.30% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::DirectUncond       160037     11.70%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::total      1368091                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::CallDirect       322986     23.61%     23.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::DirectCond       885068     64.69%     88.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::DirectUncond       160037     11.70%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::total      1368091                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.branchPred.indirectBranchPred.lookups      1583020                       # Number of lookups (Count)
system.switch_cpus1.branchPred.indirectBranchPred.hits       974220                       # Number of hits of a tag (Count)
system.switch_cpus1.branchPred.indirectBranchPred.misses       608800                       # Number of misses (Count)
system.switch_cpus1.branchPred.indirectBranchPred.targetRecords       139862                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus1.branchPred.indirectBranchPred.indirectRecords      1722882                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus1.branchPred.ras.pushes      5447001                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus1.branchPred.ras.pops       5429841                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus1.branchPred.ras.squashes      1361013                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus1.branchPred.ras.used       4068826                       # Number of times the RAS is the provider (Count)
system.switch_cpus1.branchPred.ras.correct      3997349                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus1.branchPred.ras.incorrect        71477                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus1.commit.commitSquashedInsts     65945912                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls      7896611                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      1582920                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    757470331                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.373523                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.624174                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    332416421     43.89%     43.89% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    203048308     26.81%     70.69% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     13358259      1.76%     72.45% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     23951165      3.16%     75.62% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4    184696178     24.38%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    757470331                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars            7308324                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.functionCalls      4085987                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass      1539848      0.15%      0.15% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    778933744     74.87%     75.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       481579      0.05%     75.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv      1419936      0.14%     75.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd       795555      0.08%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt        31968      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     75.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd       352172      0.03%     75.31% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.31% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu       680217      0.07%     75.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp         3998      0.00%     75.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt       696798      0.07%     75.45% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc       693846      0.07%     75.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult        31056      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift       207458      0.02%     75.53% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     75.53% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd      1569805      0.15%     75.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp         7323      0.00%     75.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt        28947      0.00%     75.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv        19757      0.00%     75.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      2220224      0.21%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt         1945      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::Matrix            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MatrixMov            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MatrixOP            0      0.00%     75.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    139662857     13.42%     89.33% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite    105880336     10.18%     99.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      3272109      0.31%     99.82% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      1871555      0.18%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1040403033                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples    184696178                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.commitStats0.numInsts    290037208                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps    1040403033                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP    290037208                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP   1040403033                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi         2.700984                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.370235                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs    250686857                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts     14146457                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts    923699023                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts    142934966                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts    107751891                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass      1539848      0.15%      0.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu    778933744     74.87%     75.02% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult       481579      0.05%     75.06% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv      1419936      0.14%     75.20% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd       795555      0.08%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt        31968      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.28% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd       352172      0.03%     75.31% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.31% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu       680217      0.07%     75.38% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp         3998      0.00%     75.38% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt       696798      0.07%     75.45% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc       693846      0.07%     75.51% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult        31056      0.00%     75.52% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.52% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift       207458      0.02%     75.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     75.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd      1569805      0.15%     75.69% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp         7323      0.00%     75.69% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt        28947      0.00%     75.69% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv        19757      0.00%     75.69% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult      2220224      0.21%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt         1945      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead    139662857     13.42%     89.33% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite    105880336     10.18%     99.51% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead      3272109      0.31%     99.82% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite      1871555      0.18%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total   1040403033                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl    145523162                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl    140465451                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl      5014815                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl    127500134                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl     17998027                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall      4085987                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn      4068826                       # Class of control type instructions committed (Count)
system.switch_cpus1.decode.idleCycles        83358690                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    459181191                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        127711190                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     98196058                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       1716160                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved    114869516                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       562918                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1117846388                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts      1769390                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.executeStats0.numInsts   1086955885                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches    149669179                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts    150099145                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts    110236963                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate     1.387510                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numCCRegReads    699858439                       # Number of times the CC registers were read (Count)
system.switch_cpus1.executeStats0.numCCRegWrites    297447131                       # Number of times the CC registers were written (Count)
system.switch_cpus1.executeStats0.numFpRegReads     24476429                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites     13007736                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntRegReads   1379204090                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites    748657788                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs    260336108                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads    411853266                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites       316604                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetch.predictedBranches    121425137                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            707232961                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        4539786                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles           1278300                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        53722                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       216565                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles        32577                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.cacheLines         32025941                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes       622160                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            7884                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    770163289                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     1.476347                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     1.820939                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       443371467     57.57%     57.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1        12776403      1.66%     59.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        59008610      7.66%     66.89% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        13792812      1.79%     68.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4       241213997     31.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    770163289                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetchStats0.numInsts    340711284                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.434921                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches    156645303                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.199959                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.icacheStallCycles     59079271                       # ICache total stall cycles (Cycle)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          1716160                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          15773407                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles          350072                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1106409497                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts       235388                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       152785700                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      111234521                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       736282                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents            13627                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents          306984                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       106663                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect       681382                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1113156                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      1794538                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1086015784                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1085609421                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst        623597483                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst        915197226                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               1.385791                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.681380                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads            5785941                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads        9850724                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses        17658                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       106663                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores       3482629                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads        23912                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          1072                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    142918175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     8.095614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev    33.970918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     134968779     94.44%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       323450      0.23%     94.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29      1974642      1.38%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39       547902      0.38%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       451784      0.32%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59       185443      0.13%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69       316759      0.22%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79       127994      0.09%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89       269195      0.19%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99      1617287      1.13%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109       378839      0.27%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119       178631      0.12%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129       134687      0.09%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139       176187      0.12%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149       184446      0.13%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        90995      0.06%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        96806      0.07%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179        67628      0.05%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        86843      0.06%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        85958      0.06%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209        51909      0.04%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219        44414      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229        51799      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239        32827      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249        42001      0.03%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259        26711      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269        13394      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279        17300      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289        18026      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299        10808      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows       344731      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         4579                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    142918175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      153209986                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      110366559                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          2972008                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses           140341                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses       32113043                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses            64457                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions         2397                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples         1199                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 2546056432.026689                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 1094088876.290781                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10         1199    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value       201000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value   3026174000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total         1199                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 783384753000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 3052721662000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       1716160                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       107857022                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      234953143                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles     66801044                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        193563128                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    165272792                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1113196351                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents     57260161                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        684324                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents          4923                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      71342012                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents       130750                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   1822089856                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         3932803410                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      1413798083                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups         27604324                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   1697082935                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       125006866                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing        7169399                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing       407182                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        314613340                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              1679027413                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             2225417712                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       290037208                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1040403033                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                5546                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp            8086864                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq               8605                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp              8605                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3875922                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      1444591                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6503763                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            11624                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           11624                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1635442                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1635442                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        1444591                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       6636843                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        641664                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        69769                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       174829                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       112979                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1300                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        19066                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port      4158897                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     18054539                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       151240                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      6422993                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               29095843                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port      7459136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      3258640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        28224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       470528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port    177445504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    560875931                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port      3284992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port    147719680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               900542635                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2996683                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  61986944                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          12574930                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.060694                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.249610                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11842317     94.17%     94.17% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  704660      5.60%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   25308      0.20%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                    2629      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      16      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            12574930                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 116726473626000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        28268776996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         175029816                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         109338851                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1464000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          19505979                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy        4164454465                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy       18081546726                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer6.occupancy         152890775                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer7.occupancy        6497586553                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoopLayer0.occupancy         78423780                       # Layer occupancy (ticks) (Tick)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      19360183                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      9611550                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       657525                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           99054                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        97940                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         1114                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
