{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 5 -x 1400 -y 750 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 760 -y 810 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 80} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 240R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 20L
preplace inst source_50mhz -pg 1 -lvl 1 -x 190 -y 690 -swap {0 3 2 1 4} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_50mhz right -pinY clk_50mhz 60R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 750 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 60R -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 20L -pinDir aclk left -pinY aclk 0L
preplace inst sensor_emulator -pg 1 -lvl 3 -x 760 -y 60 -swap {0 1 2 3 4 7 5 6 25 26 27 28 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24} -defaultsOSRD -pinDir resetn left -pinY resetn 610L -pinDir clk left -pinY clk 640L -pinDir rs256 right -pinY rs256 0R -pinDir pa_sync right -pinY pa_sync 20R -pinBusDir lvds right -pinBusY lvds 40R -pinDir rs0 right -pinY rs0 100R -pinDir sof right -pinY sof 60R -pinDir eof right -pinY eof 80R -pinBusDir cycles_per_frame right -pinBusY cycles_per_frame 580R -pinBusDir idle_0 right -pinBusY idle_0 600R -pinBusDir idle_1 right -pinBusY idle_1 620R -pinBusDir frame_header right -pinBusY frame_header 640R -pinDir i_FIFO_CTL_f0_reset right -pinY i_FIFO_CTL_f0_reset 240R -pinDir i_FIFO_CTL_f1_reset right -pinY i_FIFO_CTL_f1_reset 260R -pinDir i_FIFO_CTL_wstrobe right -pinY i_FIFO_CTL_wstrobe 280R -pinBusDir i_UPPER32 right -pinBusY i_UPPER32 300R -pinBusDir i_LOAD_F0 right -pinBusY i_LOAD_F0 320R -pinDir i_LOAD_F0_wstrobe right -pinY i_LOAD_F0_wstrobe 340R -pinBusDir i_LOAD_F1 right -pinBusY i_LOAD_F1 360R -pinDir i_LOAD_F1_wstrobe right -pinY i_LOAD_F1_wstrobe 380R -pinBusDir i_START right -pinBusY i_START 400R -pinDir i_START_wstrobe right -pinY i_START_wstrobe 420R -pinDir i_HARD_STOP_wstrobe right -pinY i_HARD_STOP_wstrobe 440R -pinBusDir o_MODULE_REV right -pinBusY o_MODULE_REV 460R -pinDir o_FIFO_STAT_f0_reset right -pinY o_FIFO_STAT_f0_reset 480R -pinDir o_FIFO_STAT_f1_reset right -pinY o_FIFO_STAT_f1_reset 500R -pinBusDir o_F0_COUNT right -pinBusY o_F0_COUNT 520R -pinBusDir o_F1_COUNT right -pinBusY o_F1_COUNT 540R -pinBusDir o_ACTIVE_FIFO right -pinBusY o_ACTIVE_FIFO 560R
preplace inst fpga -pg 1 -lvl 4 -x 1240 -y 1050 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 25 21 22 23 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 120L -pinDir PA_SYNC left -pinY PA_SYNC 40L -pinBusDir LVDS left -pinBusY LVDS 60L -pinDir RS0 left -pinY RS0 80L -pinDir RS256 left -pinY RS256 20L
preplace inst system_ila -pg 1 -lvl 4 -x 1240 -y 60 -swap {6 5 0 1 2 3 4} -defaultsOSRD -pinDir clk left -pinY clk 120L -pinBusDir probe0 left -pinBusY probe0 100L -pinBusDir probe1 left -pinBusY probe1 0L -pinBusDir probe2 left -pinBusY probe2 20L -pinBusDir probe3 left -pinBusY probe3 40L -pinBusDir probe4 left -pinBusY probe4 60L -pinBusDir probe5 left -pinBusY probe5 80L
preplace inst configure -pg 1 -lvl 4 -x 1240 -y 830 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 25 20 21 22 23} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 120L -pinBusDir cycles_per_frame left -pinBusY cycles_per_frame 20L -pinBusDir idle_0 left -pinBusY idle_0 40L -pinBusDir idle_1 left -pinBusY idle_1 60L -pinBusDir frame_header left -pinBusY frame_header 80L
preplace inst sensor_emu_ctl_axi -pg 1 -lvl 4 -x 1240 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 37 38 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 360L -pinDir resetn left -pinY resetn 410L -pinDir o_FIFO_CTL_f0_reset left -pinY o_FIFO_CTL_f0_reset 20L -pinDir o_FIFO_CTL_f1_reset left -pinY o_FIFO_CTL_f1_reset 40L -pinDir o_FIFO_CTL_wstrobe left -pinY o_FIFO_CTL_wstrobe 60L -pinBusDir o_UPPER32 left -pinBusY o_UPPER32 80L -pinBusDir o_LOAD_F0 left -pinBusY o_LOAD_F0 100L -pinDir o_LOAD_F0_wstrobe left -pinY o_LOAD_F0_wstrobe 120L -pinBusDir o_LOAD_F1 left -pinBusY o_LOAD_F1 140L -pinDir o_LOAD_F1_wstrobe left -pinY o_LOAD_F1_wstrobe 160L -pinBusDir o_START left -pinBusY o_START 180L -pinDir o_START_wstrobe left -pinY o_START_wstrobe 200L -pinDir o_HARD_STOP_wstrobe left -pinY o_HARD_STOP_wstrobe 220L -pinBusDir i_MODULE_REV left -pinBusY i_MODULE_REV 240L -pinDir i_FIFO_STAT_f0_reset left -pinY i_FIFO_STAT_f0_reset 260L -pinDir i_FIFO_STAT_f1_reset left -pinY i_FIFO_STAT_f1_reset 280L -pinBusDir i_F0_COUNT left -pinBusY i_F0_COUNT 300L -pinBusDir i_F1_COUNT left -pinBusY i_F1_COUNT 320L -pinBusDir i_ACTIVE_FIFO left -pinBusY i_ACTIVE_FIFO 340L
preplace netloc CLK100MHZ_1 1 0 1 NJ 690
preplace netloc CPU_RESETN_1 1 0 1 NJ 710
preplace netloc EOF 1 3 1 N 140
preplace netloc LVDS 1 3 1 1020 100n
preplace netloc PA_SYNC 1 3 1 1080 80n
preplace netloc RS0 1 3 1 980 160n
preplace netloc RS256 1 3 1 1100 60n
preplace netloc SOF 1 3 1 N 120
preplace netloc configure_0_cycles_per_frame 1 3 1 960 640n
preplace netloc configure_0_frame_header 1 3 1 900 700n
preplace netloc configure_0_idle_0 1 3 1 1060 660n
preplace netloc configure_0_idle_1 1 3 1 920 680n
preplace netloc source_100mhz_interconnect_aresetn 1 1 2 NJ 690 600
preplace netloc source_100mhz_peripheral_aresetn 1 1 3 380 670 580 1130 940
preplace netloc system_clock_clk_100mhz 1 1 3 360 860 620 1110 1000
preplace netloc sensor_emu_ctl_axi_o_FIFO_CTL_f0_reset 1 3 1 N 300
preplace netloc sensor_emu_ctl_axi_o_FIFO_CTL_f1_reset 1 3 1 N 320
preplace netloc sensor_emu_ctl_axi_o_FIFO_CTL_wstrobe 1 3 1 N 340
preplace netloc sensor_emu_ctl_axi_o_UPPER32 1 3 1 N 360
preplace netloc sensor_emu_ctl_axi_o_LOAD_F0 1 3 1 N 380
preplace netloc sensor_emu_ctl_axi_o_LOAD_F0_wstrobe 1 3 1 N 400
preplace netloc sensor_emu_ctl_axi_o_LOAD_F1 1 3 1 N 420
preplace netloc sensor_emu_ctl_axi_o_LOAD_F1_wstrobe 1 3 1 N 440
preplace netloc sensor_emu_ctl_axi_o_START 1 3 1 N 460
preplace netloc sensor_emu_ctl_axi_o_START_wstrobe 1 3 1 N 480
preplace netloc sensor_emu_ctl_axi_o_HARD_STOP_wstrobe 1 3 1 N 500
preplace netloc sensor_emulator_o_MODULE_REV 1 3 1 N 520
preplace netloc sensor_emulator_o_FIFO_STAT_f0_reset 1 3 1 N 540
preplace netloc sensor_emulator_o_FIFO_STAT_f1_reset 1 3 1 N 560
preplace netloc sensor_emulator_o_F0_COUNT 1 3 1 N 580
preplace netloc sensor_emulator_o_F1_COUNT 1 3 1 N 600
preplace netloc sensor_emulator_o_ACTIVE_FIFO 1 3 1 N 620
preplace netloc hier_0_M_AXI 1 2 1 N 810
preplace netloc hier_0_UART 1 2 3 NJ 750 NJ 750 NJ
preplace netloc system_interconnect_M01_AXI 1 3 1 N 1050
preplace netloc system_interconnect_M02_AXI 1 3 1 N 830
preplace netloc system_interconnect_M00_AXI 1 3 1 1040 280n
levelinfo -pg 1 0 190 480 760 1240 1400
pagesize -pg 1 -db -bbox -sgen -150 0 1490 1230
",
   "No Loops_ScaleFactor":"0.706504",
   "No Loops_TopLeft":"-573,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_clk_50mhz -pg 1 -lvl 3 -x 610 -y 40 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -lvl 3 -x 610 -y 160 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 3 -x 610 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 140 -defaultsOSRD
preplace netloc CLK100MHZ_1 1 0 1 NJ 60
preplace netloc CPU_RESETN_1 1 0 2 NJ 120 NJ
preplace netloc system_clock_clk_100mhz 1 1 2 220 40 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 NJ 160
preplace netloc system_reset_peripheral_aresetn 1 2 1 NJ 180
levelinfo -pg 1 0 120 410 610
pagesize -pg 1 -db -bbox -sgen -150 0 850 240
"
}
{
   "da_axi4_cnt":"2"
}
