Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 17:29:40 2023
| Host         : DESKTOP-5CIH7MF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MemoryStage_timing_summary_routed.rpt -pb MemoryStage_timing_summary_routed.pb -rpx MemoryStage_timing_summary_routed.rpx -warn_on_violation
| Design       : MemoryStage
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.431        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.431        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.716 r  seven_seg_controller_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.716    seven_seg_controller_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_controller_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.695 r  seven_seg_controller_inst/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.695    seven_seg_controller_inst/refresh_counter_reg[16]_i_1_n_4
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[19]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_controller_inst/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.621 r  seven_seg_controller_inst/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.621    seven_seg_controller_inst/refresh_counter_reg[16]_i_1_n_5
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_controller_inst/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.382    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.605 r  seven_seg_controller_inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.605    seven_seg_controller_inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[16]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_controller_inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.602 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.602    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_6
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.848    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    seven_seg_controller_inst/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.581 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.581    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.848    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    seven_seg_controller_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.507    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.848    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    seven_seg_controller_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.491 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.491    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.848    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    seven_seg_controller_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.488    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_6
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.508    14.849    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    seven_seg_controller_inst/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.148    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  seven_seg_controller_inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.366    seven_seg_controller_inst/refresh_counter_reg_n_0_[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.040 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.467 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.467    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.508    14.849    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)        0.062    15.150    seven_seg_controller_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  7.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  seven_seg_controller_inst/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.785    seven_seg_controller_inst/refresh_counter_reg_n_0_[0]
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  seven_seg_controller_inst/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.830    seven_seg_controller_inst/refresh_counter[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_7
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    seven_seg_controller_inst/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_controller_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.786    seven_seg_controller_inst/refresh_counter_reg_n_0_[12]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.854     1.981    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_controller_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_controller_inst/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.786    seven_seg_controller_inst/refresh_counter_reg_n_0_[16]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  seven_seg_controller_inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    seven_seg_controller_inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.853     1.980    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_controller_inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.470    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seven_seg_controller_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.788    seven_seg_controller_inst/refresh_counter_reg_n_0_[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    seven_seg_controller_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.469    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seven_seg_controller_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.787    seven_seg_controller_inst/refresh_counter_reg_n_0_[8]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.855     1.982    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    seven_seg_controller_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  seven_seg_controller_inst/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.785    seven_seg_controller_inst/refresh_counter_reg_n_0_[0]
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  seven_seg_controller_inst/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.830    seven_seg_controller_inst/refresh_counter[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.936 r  seven_seg_controller_inst/refresh_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.936    seven_seg_controller_inst/refresh_counter_reg[0]_i_1_n_6
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    seven_seg_controller_inst/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_controller_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.786    seven_seg_controller_inst/refresh_counter_reg_n_0_[12]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  seven_seg_controller_inst/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    seven_seg_controller_inst/refresh_counter_reg[12]_i_1_n_6
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.854     1.981    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[13]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_controller_inst/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_controller_inst/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.786    seven_seg_controller_inst/refresh_counter_reg_n_0_[16]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.937 r  seven_seg_controller_inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    seven_seg_controller_inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.853     1.980    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[17]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_controller_inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.470    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seven_seg_controller_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.788    seven_seg_controller_inst/refresh_counter_reg_n_0_[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.939 r  seven_seg_controller_inst/refresh_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.939    seven_seg_controller_inst/refresh_counter_reg[4]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     1.983    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    seven_seg_controller_inst/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 seven_seg_controller_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_controller_inst/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.469    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seven_seg_controller_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.787    seven_seg_controller_inst/refresh_counter_reg_n_0_[8]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.938 r  seven_seg_controller_inst/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    seven_seg_controller_inst/refresh_counter_reg[8]_i_1_n_6
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.855     1.982    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    seven_seg_controller_inst/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y16   data_mem_fart/SEVEN_SEG_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y34   data_mem_fart/SEVEN_SEG_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y34   data_mem_fart/SEVEN_SEG_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y34   data_mem_fart/SEVEN_SEG_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y34   data_mem_fart/SEVEN_SEG_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   data_mem_fart/SEVEN_SEG_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   data_mem_fart/SEVEN_SEG_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   data_mem_fart/SEVEN_SEG_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   data_mem_fart/SEVEN_SEG_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   data_mem_fart/SEVEN_SEG_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   data_mem_fart/SEVEN_SEG_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   data_mem_fart/SEVEN_SEG_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   data_mem_fart/SEVEN_SEG_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   data_mem_fart/SEVEN_SEG_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   data_mem_fart/SEVEN_SEG_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   data_mem_fart/SEVEN_SEG_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   data_mem_fart/SEVEN_SEG_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   data_mem_fart/SEVEN_SEG_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   data_mem_fart/SEVEN_SEG_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   data_mem_fart/SEVEN_SEG_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.817ns  (logic 4.440ns (45.233%)  route 5.376ns (54.767%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.766     8.364    data_mem_fart/led_active_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.488 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.753     9.241    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.153     9.394 r  data_mem_fart/Seven_Seg_Digit_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.857    11.252    Seven_Seg_Digit_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.959 r  Seven_Seg_Digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.959    Seven_Seg_Digit[5]
    V5                                                                r  Seven_Seg_Digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.715ns  (logic 4.476ns (46.070%)  route 5.239ns (53.930%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.766     8.364    data_mem_fart/led_active_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.488 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.666     9.154    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.152     9.306 r  data_mem_fart/Seven_Seg_Digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807    11.113    Seven_Seg_Digit_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.857 r  Seven_Seg_Digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.857    Seven_Seg_Digit[3]
    V8                                                                r  Seven_Seg_Digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 4.445ns (45.895%)  route 5.240ns (54.105%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.766     8.364    data_mem_fart/led_active_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.488 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667     9.155    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.152     9.307 r  data_mem_fart/Seven_Seg_Digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807    11.114    Seven_Seg_Digit_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.827 r  Seven_Seg_Digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.827    Seven_Seg_Digit[0]
    W7                                                                r  Seven_Seg_Digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 4.235ns (43.792%)  route 5.436ns (56.208%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.766     8.364    data_mem_fart/led_active_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.488 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.748     9.236    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.360 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922    11.283    Seven_Seg_Digit_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.814 r  Seven_Seg_Digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.814    Seven_Seg_Digit[6]
    U7                                                                r  Seven_Seg_Digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 4.224ns (44.662%)  route 5.234ns (55.338%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.766     8.364    data_mem_fart/led_active_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.488 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.753     9.241    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     9.365 r  data_mem_fart/Seven_Seg_Digit_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714    11.080    Seven_Seg_Digit_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.600 r  Seven_Seg_Digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.600    Seven_Seg_Digit[4]
    U5                                                                r  Seven_Seg_Digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.233ns (45.332%)  route 5.105ns (54.668%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.766     8.364    data_mem_fart/led_active_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.488 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.667     9.155    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.279 r  data_mem_fart/Seven_Seg_Digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672    10.951    Seven_Seg_Digit_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.480 r  Seven_Seg_Digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.480    Seven_Seg_Digit[1]
    W6                                                                r  Seven_Seg_Digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 4.239ns (46.097%)  route 4.957ns (53.903%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.766     8.364    data_mem_fart/led_active_counter[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.488 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.666     9.154    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.278 r  data_mem_fart/Seven_Seg_Digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525    10.803    Seven_Seg_Digit_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.338 r  Seven_Seg_Digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.338    Seven_Seg_Digit[2]
    U8                                                                r  Seven_Seg_Digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Active_Digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.319ns (47.988%)  route 4.681ns (52.012%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.824     8.422    seven_seg_controller_inst/led_active_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     8.574 r  seven_seg_controller_inst/Active_Digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857    10.431    Active_Digit_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    14.142 r  Active_Digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.142    Active_Digit[0]
    U2                                                                r  Active_Digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Active_Digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.331ns (50.323%)  route 4.275ns (49.677%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.602     8.200    seven_seg_controller_inst/led_active_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     8.350 r  seven_seg_controller_inst/Active_Digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    10.024    Active_Digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    13.749 r  Active_Digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.749    Active_Digit[2]
    V4                                                                r  Active_Digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Active_Digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 4.090ns (47.671%)  route 4.490ns (52.329%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.621     5.142    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           2.824     8.422    seven_seg_controller_inst/led_active_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.546 r  seven_seg_controller_inst/Active_Digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667    10.212    Active_Digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.723 r  Active_Digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.723    Active_Digit[3]
    W4                                                                r  Active_Digit[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_mem_fart/SEVEN_SEG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.475ns (63.048%)  route 0.864ns (36.952%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  data_mem_fart/SEVEN_SEG_reg[15]/Q
                         net (fo=1, routed)           0.346     1.985    data_mem_fart/Seven_Seg_internal[15]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.030 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     2.193    data_mem_fart/seven_seg_controller_inst/A[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.238 r  data_mem_fart/Seven_Seg_Digit_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.593    Seven_Seg_Digit_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.813 r  Seven_Seg_Digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.813    Seven_Seg_Digit[4]
    U5                                                                r  Seven_Seg_Digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_fart/SEVEN_SEG_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.490ns (62.841%)  route 0.881ns (37.159%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  data_mem_fart/SEVEN_SEG_reg[12]/Q
                         net (fo=1, routed)           0.371     2.006    data_mem_fart/Seven_Seg_internal[12]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.051 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     2.281    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.326 r  data_mem_fart/Seven_Seg_Digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.606    Seven_Seg_Digit_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.842 r  Seven_Seg_Digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    Seven_Seg_Digit[2]
    U8                                                                r  Seven_Seg_Digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_fart/SEVEN_SEG_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.484ns (61.529%)  route 0.928ns (38.471%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  data_mem_fart/SEVEN_SEG_reg[12]/Q
                         net (fo=1, routed)           0.371     2.006    data_mem_fart/Seven_Seg_internal[12]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.051 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     2.281    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.326 r  data_mem_fart/Seven_Seg_Digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.653    Seven_Seg_Digit_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.883 r  Seven_Seg_Digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.883    Seven_Seg_Digit[1]
    W6                                                                r  Seven_Seg_Digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_fart/SEVEN_SEG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.486ns (60.831%)  route 0.957ns (39.169%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  data_mem_fart/SEVEN_SEG_reg[15]/Q
                         net (fo=1, routed)           0.346     1.985    data_mem_fart/Seven_Seg_internal[15]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.030 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     2.193    data_mem_fart/seven_seg_controller_inst/A[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.238 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.685    Seven_Seg_Digit_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.918 r  Seven_Seg_Digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.918    Seven_Seg_Digit[6]
    U7                                                                r  Seven_Seg_Digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_fart/SEVEN_SEG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.531ns (62.405%)  route 0.922ns (37.595%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  data_mem_fart/SEVEN_SEG_reg[15]/Q
                         net (fo=1, routed)           0.346     1.985    data_mem_fart/Seven_Seg_internal[15]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.030 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.164     2.193    data_mem_fart/seven_seg_controller_inst/A[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.051     2.244 r  data_mem_fart/Seven_Seg_Digit_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.656    Seven_Seg_Digit_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.927 r  Seven_Seg_Digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.927    Seven_Seg_Digit[5]
    V5                                                                r  Seven_Seg_Digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_fart/SEVEN_SEG_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.527ns (60.525%)  route 0.996ns (39.475%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  data_mem_fart/SEVEN_SEG_reg[12]/Q
                         net (fo=1, routed)           0.371     2.006    data_mem_fart/Seven_Seg_internal[12]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.051 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     2.281    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.044     2.325 r  data_mem_fart/Seven_Seg_Digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.720    Seven_Seg_Digit_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.994 r  Seven_Seg_Digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.994    Seven_Seg_Digit[0]
    W7                                                                r  Seven_Seg_Digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_mem_fart/SEVEN_SEG_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Seg_Digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.555ns (60.984%)  route 0.995ns (39.016%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.471    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  data_mem_fart/SEVEN_SEG_reg[12]/Q
                         net (fo=1, routed)           0.371     2.006    data_mem_fart/Seven_Seg_internal[12]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.051 r  data_mem_fart/Seven_Seg_Digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     2.281    data_mem_fart/seven_seg_controller_inst/A[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.043     2.324 r  data_mem_fart/Seven_Seg_Digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.718    Seven_Seg_Digit_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.022 r  Seven_Seg_Digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.022    Seven_Seg_Digit[3]
    V8                                                                r  Seven_Seg_Digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Active_Digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.039ns  (logic 1.386ns (45.611%)  route 1.653ns (54.389%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.262     2.871    seven_seg_controller_inst/led_active_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.916 r  seven_seg_controller_inst/Active_Digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     3.307    Active_Digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.507 r  Active_Digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.507    Active_Digit[1]
    U4                                                                r  Active_Digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Active_Digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.062ns  (logic 1.473ns (48.100%)  route 1.589ns (51.900%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.262     2.871    seven_seg_controller_inst/led_active_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.046     2.917 r  seven_seg_controller_inst/Active_Digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     3.244    Active_Digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     4.530 r  Active_Digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.530    Active_Digit[2]
    V4                                                                r  Active_Digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_controller_inst/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Active_Digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.077ns  (logic 1.397ns (45.408%)  route 1.680ns (54.592%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.585     1.468    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_controller_inst/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.346     2.955    seven_seg_controller_inst/led_active_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     3.000 r  seven_seg_controller_inst/Active_Digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     3.334    Active_Digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.546 r  Active_Digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.546    Active_Digit[3]
    W4                                                                r  Active_Digit[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.459ns (41.204%)  route 2.082ns (58.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_IBUF[7]_inst/O
                         net (fo=1, routed)           2.082     3.541    data_mem_fart/switches_IBUF[7]
    SLICE_X32Y14         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440     4.781    data_mem_fart/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[7]/C

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.450ns (41.912%)  route 2.009ns (58.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  switches_IBUF[6]_inst/O
                         net (fo=1, routed)           2.009     3.459    data_mem_fart/switches_IBUF[6]
    SLICE_X32Y14         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440     4.781    data_mem_fart/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[6]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.438ns  (logic 1.466ns (42.642%)  route 1.972ns (57.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[5]_inst/O
                         net (fo=1, routed)           1.972     3.438    data_mem_fart/switches_IBUF[5]
    SLICE_X32Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.779    data_mem_fart/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[5]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 1.448ns (42.506%)  route 1.959ns (57.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_IBUF[3]_inst/O
                         net (fo=1, routed)           1.959     3.408    data_mem_fart/switches_IBUF[3]
    SLICE_X32Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.779    data_mem_fart/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[3]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.461ns (44.379%)  route 1.831ns (55.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_IBUF[1]_inst/O
                         net (fo=1, routed)           1.831     3.293    data_mem_fart/switches_IBUF[1]
    SLICE_X32Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.779    data_mem_fart/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[1]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.453ns (44.131%)  route 1.839ns (55.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_IBUF[0]_inst/O
                         net (fo=1, routed)           1.839     3.292    data_mem_fart/switches_IBUF[0]
    SLICE_X33Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438     4.779    data_mem_fart/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.276ns  (logic 1.441ns (43.994%)  route 1.835ns (56.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.276    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y22          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505     4.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.276ns  (logic 1.441ns (43.994%)  route 1.835ns (56.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.276    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y22          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505     4.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.276ns  (logic 1.441ns (43.994%)  route 1.835ns (56.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.276    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y22          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505     4.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.276ns  (logic 1.441ns (43.994%)  route 1.835ns (56.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=20, routed)          1.835     3.276    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y22          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505     4.846    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[12]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.237ns (34.911%)  route 0.441ns (65.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches[12] (IN)
                         net (fo=0)                   0.000     0.000    switches[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  switches_IBUF[12]_inst/O
                         net (fo=1, routed)           0.441     0.678    data_mem_fart/switches_IBUF[12]
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[12]/C

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.220ns (32.036%)  route 0.467ns (67.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_IBUF[9]_inst/O
                         net (fo=1, routed)           0.467     0.688    data_mem_fart/switches_IBUF[9]
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[9]/C

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.232ns (33.365%)  route 0.463ns (66.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[11]_inst/O
                         net (fo=1, routed)           0.463     0.695    data_mem_fart/switches_IBUF[11]
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.423%)  route 0.503ns (70.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.712    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y18          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.423%)  route 0.503ns (70.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.712    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y18          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.423%)  route 0.503ns (70.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.712    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y18          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seven_seg_controller_inst/refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.423%)  route 0.503ns (70.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=20, routed)          0.503     0.712    seven_seg_controller_inst/rst_IBUF
    SLICE_X0Y18          FDCE                                         f  seven_seg_controller_inst/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    seven_seg_controller_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  seven_seg_controller_inst/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.223ns (30.360%)  route 0.511ns (69.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_IBUF[8]_inst/O
                         net (fo=1, routed)           0.511     0.733    data_mem_fart/switches_IBUF[8]
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[8]/C

Slack:                    inf
  Source:                 switches[13]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.221ns (30.127%)  route 0.513ns (69.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches[13] (IN)
                         net (fo=0)                   0.000     0.000    switches[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[13]_inst/O
                         net (fo=1, routed)           0.513     0.734    data_mem_fart/switches_IBUF[13]
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     1.984    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[13]/C

Slack:                    inf
  Source:                 switches[14]
                            (input port)
  Destination:            data_mem_fart/SEVEN_SEG_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.223ns (30.287%)  route 0.514ns (69.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches[14] (IN)
                         net (fo=0)                   0.000     0.000    switches[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_IBUF[14]_inst/O
                         net (fo=1, routed)           0.514     0.737    data_mem_fart/switches_IBUF[14]
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    data_mem_fart/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  data_mem_fart/SEVEN_SEG_reg[14]/C





