$date
	Thu Jan 23 16:48:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module click_buf_tb $end
$var wire 1 ! out_req $end
$var wire 2 " out_data [1:0] $end
$var wire 1 # in_ack $end
$var reg 1 $ clk $end
$var reg 2 % in_data [1:0] $end
$var reg 1 & in_req $end
$var reg 1 ' out_ack $end
$var reg 1 ( reset $end
$var reg 256 ) vcd_file [255:0] $end
$scope module u_click_buf $end
$var wire 1 * ai_out $end
$var wire 1 + clk_out $end
$var wire 2 , in_data [1:0] $end
$var wire 1 & in_req $end
$var wire 1 ' out_ack $end
$var wire 1 ( reset $end
$var wire 1 - wi_ff_out $end
$var wire 1 . wi_out $end
$var reg 1 # in_ack $end
$var reg 2 / out_data [1:0] $end
$var reg 1 ! out_req $end
$var reg 1 0 toggle $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
bx /
1.
1-
b0 ,
0+
1*
b101110001011110111011001100011011001000010111101100011011011000110100101100011011010110101111101100010011101010110011000101110011101100110001101100100 )
1(
0'
0&
b0 %
0$
0#
bx "
0!
$end
#5000
1$
#10000
0$
0(
#15000
1$
#20000
b10 "
b10 /
1+
0*
0$
1&
b10 %
b10 ,
#25000
1$
#30000
0+
1*
0$
0&
#35000
1$
#40000
0$
1'
#45000
1$
#50000
0$
0'
#55000
1$
#60000
0$
#65000
1$
#70000
b1 "
b1 /
1+
0*
0$
1&
b1 %
b1 ,
#75000
1$
#80000
0+
1*
0$
0&
#85000
1$
#90000
0$
1'
#95000
1$
#100000
0$
0'
#105000
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
