$date
	Sun Oct 23 00:32:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#325074
b10 &
b10 %
1$
b10 !
1"
#325075
0"
#325078
b1 &
1#
b1 %
#325082
b0 &
b0 %
0#
0$
#1337401
b11 !
1"
#1337402
b11 &
b11 %
1$
#1337403
0"
#1337406
b1010 &
b1010 %
#1337410
b101 &
b101 %
#1337414
b10000 &
b10000 %
#1337418
b1000 &
b1000 %
#1337422
b100 &
b100 %
#1337426
b10 &
b10 %
#1337430
b1 &
1#
b1 %
#1337434
b0 &
b0 %
0#
0$
#2382836
b1000 !
1"
#2382838
b1000 &
b1000 %
1$
#2382839
0"
#2382842
b100 &
b100 %
#2382846
b10 &
b10 %
#2382850
b1 &
b1 %
1#
#2382854
b0 &
0#
b0 %
0$
#4500012
