// Seed: 2141092078
module module_0;
  assign module_1.id_12 = 0;
  logic [-1 : 1] id_1;
  ;
  assign id_1 = 1'b0;
  assign id_1 = -1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd40
) (
    output uwire id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5
    , id_19,
    output supply0 id_6,
    input wire id_7,
    input wor id_8,
    output supply1 id_9,
    output tri1 _id_10,
    input wor id_11,
    input wire id_12,
    input tri id_13,
    input tri1 id_14,
    input wand id_15,
    output supply1 id_16,
    input tri1 id_17
);
  assign id_19 = -1 + -1'b0;
  module_0 modCall_1 ();
  logic [1 : id_10] id_20 = id_8;
  assign id_9 = id_1;
endmodule
