# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab_0.srcs/sources_1/bd/Lab_0/ipshared/b65a" --include "../../../../Lab_0.srcs/sources_1/bd/Lab_0/ipshared/ec67/hdl" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0_clk_wiz.v" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_clk_wiz_0_0/Lab_0_clk_wiz_0_0.v" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_xbar_0/sim/Lab_0_xbar_0.v" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_lmb_bram_0/sim/Lab_0_lmb_bram_0.v" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/sim/Lab_0.v" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/hdl/Lab_0_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
