
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.547 ; gain = 95.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/top_level.vhd:41]
WARNING: [Synth 8-5640] Port 'baud_rate' is missing in component declaration [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/top_level.vhd:43]
	Parameter f_in bound to: 100000000 - type: integer 
	Parameter f_out bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:36' bound to instance 'S0' of component 'shift_register' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/top_level.vhd:58]
INFO: [Synth 8-638] synthesizing module 'shift_register' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:45]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:66]
INFO: [Synth 8-638] synthesizing module 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'flip_flop' (1#1) [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:37]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:66]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:66]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:66]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:66]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:66]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/imports/new/flip_flop.vhd:28' bound to instance 'Di' of component 'flip_flop' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[0].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[0].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[1].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[1].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[2].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[2].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[3].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[3].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[4].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[4].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[5].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[5].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[6].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'D0[6].feed_reg' in module 'shift_register' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top_level' (3#1) [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/top_level.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 466.762 ; gain = 150.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin S0:baud_rate to constant 0 [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/top_level.vhd:58]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 466.762 ; gain = 150.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 466.762 ; gain = 150.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/EECS_443/Final_Project/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]
Finished Parsing XDC File [H:/EECS_443/Final_Project/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/EECS_443/Final_Project/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 780.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 780.273 ; gain = 464.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 780.273 ; gain = 464.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 780.273 ; gain = 464.480
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'D0[6].feed_reg' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'D0[5].feed_reg' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'D0[4].feed_reg' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'D0[3].feed_reg' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'D0[2].feed_reg' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'D0[1].feed_reg' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'D0[0].feed_reg' [H:/EECS_443/Final_Project/UART_Controller.srcs/sources_1/new/shift_register.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 780.273 ; gain = 464.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (S0/D0[0].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[1].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[2].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[3].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[4].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[5].Di/q_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[6].feed_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[5].feed_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[4].feed_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[3].feed_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[2].feed_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[1].feed_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[0].feed_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (S0/D0[6].Di/q_reg) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 780.273 ; gain = 464.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 806.910 ; gain = 491.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 806.910 ; gain = 491.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 806.910 ; gain = 491.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 492.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 492.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 492.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 492.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 492.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 492.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 808.301 ; gain = 492.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 808.313 ; gain = 179.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 808.313 ; gain = 492.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 827.871 ; gain = 525.086
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/EECS_443/Final_Project/UART_Controller.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 827.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  1 16:35:40 2019...
