ISim log file
Running: C:\Users\RAI\Desktop\university\term 5\CALab\s09\shift_register\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/RAI/Desktop/university/term 5/CALab/s09/shift_register/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:Test: OK
User(VHDL) Code Called Simulation Stop
In process testbench.vhd:stim_proc 
 
INFO: Simulator is stopped.
