# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv32 -mattr=+v -run-pass=legalizer %s -o - | FileCheck %s

---
name:            insertelement_nxv1i1_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i1_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 1 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 1 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 false
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 1 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv1i1_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i1_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 1 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 1 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 true
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 1 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv1i1_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv1i1_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 1 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:_(s32) = G_ADD [[COPY1]], [[C1]]
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[COPY1]](s32), [[VMSET_VL]](<vscale x 1 x s1>), [[ADD]](s32), 0
    ; CHECK-NEXT: $v0 = COPY [[VSLIDEUP_VL]](<vscale x 1 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %2:_(s32) = COPY $x10
    %0:_(s1) = G_TRUNC %2(s32)
    %1:_(s32) = COPY $x11
    %4:_(<vscale x 1 x s1>) = G_IMPLICIT_DEF
    %3:_(<vscale x 1 x s1>) = G_INSERT_VECTOR_ELT %4, %0(s1), %1(s32)
    $v0 = COPY %3(<vscale x 1 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv2i1_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i1_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C2]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C2]](s32)
    ; CHECK-NEXT: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[C1]](s32), [[VMSET_VL]](<vscale x 2 x s1>), [[C3]](s32), 0
    ; CHECK-NEXT: $v0 = COPY [[VSLIDEUP_VL]](<vscale x 2 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 2 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 false
    %3:_(s32) = G_CONSTANT i32 1
    %0:_(<vscale x 2 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 2 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv2i1_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i1_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 2 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 2 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 true
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 2 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv2i1_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv2i1_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 2 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:_(s32) = G_ADD [[COPY1]], [[C1]]
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[COPY1]](s32), [[VMSET_VL]](<vscale x 2 x s1>), [[ADD]](s32), 0
    ; CHECK-NEXT: $v0 = COPY [[VSLIDEUP_VL]](<vscale x 2 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %2:_(s32) = COPY $x10
    %0:_(s1) = G_TRUNC %2(s32)
    %1:_(s32) = COPY $x11
    %4:_(<vscale x 2 x s1>) = G_IMPLICIT_DEF
    %3:_(<vscale x 2 x s1>) = G_INSERT_VECTOR_ELT %4, %0(s1), %1(s32)
    $v0 = COPY %3(<vscale x 2 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv4i1_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i1_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C2]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C2]](s32)
    ; CHECK-NEXT: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[C1]](s32), [[VMSET_VL]](<vscale x 4 x s1>), [[C3]](s32), 0
    ; CHECK-NEXT: $v0 = COPY [[VSLIDEUP_VL]](<vscale x 4 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 false
    %3:_(s32) = G_CONSTANT i32 2
    %0:_(<vscale x 4 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 4 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv4i1_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i1_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 4 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 true
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 4 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv4i1_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv4i1_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 4 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(s32) = COPY $x10
    %0:_(s1) = G_TRUNC %1(s32)
    %3:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 4 x s1>) = G_INSERT_VECTOR_ELT %3, %0(s1), %4(s32)
    $v0 = COPY %2(<vscale x 4 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv8i1_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i1_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 8 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 false
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 8 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv8i1_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i1_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 8 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 true
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 8 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv8i1_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv8i1_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:_(s32) = G_ADD [[COPY1]], [[C1]]
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[COPY1]](s32), [[VMSET_VL]](<vscale x 8 x s1>), [[ADD]](s32), 0
    ; CHECK-NEXT: $v0 = COPY [[VSLIDEUP_VL]](<vscale x 8 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %2:_(s32) = COPY $x10
    %0:_(s1) = G_TRUNC %2(s32)
    %1:_(s32) = COPY $x11
    %4:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
    %3:_(<vscale x 8 x s1>) = G_INSERT_VECTOR_ELT %4, %0(s1), %1(s32)
    $v0 = COPY %3(<vscale x 8 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv16i1_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i1_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 15
    ; CHECK-NEXT: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VMSET_VL [[C2]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C2]](s32)
    ; CHECK-NEXT: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 16
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[C1]](s32), [[VMSET_VL]](<vscale x 16 x s1>), [[C3]](s32), 0
    ; CHECK-NEXT: $v0 = COPY [[VSLIDEUP_VL]](<vscale x 16 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 16 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 false
    %3:_(s32) = G_CONSTANT i32 15
    %0:_(<vscale x 16 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 16 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv16i1_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i1_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 16 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %1:_(<vscale x 16 x s1>) = G_IMPLICIT_DEF
    %2:_(s1) = G_CONSTANT i1 true
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 16 x s1>) = G_INSERT_VECTOR_ELT %1, %2(s1), %3(s32)
    $v0 = COPY %0(<vscale x 16 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv16i1_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv16i1_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 16 x s1>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:_(s32) = G_ADD [[COPY1]], [[C1]]
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[COPY1]](s32), [[VMSET_VL]](<vscale x 16 x s1>), [[ADD]](s32), 0
    ; CHECK-NEXT: $v0 = COPY [[VSLIDEUP_VL]](<vscale x 16 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %2:_(s32) = COPY $x10
    %0:_(s1) = G_TRUNC %2(s32)
    %1:_(s32) = COPY $x11
    %4:_(<vscale x 16 x s1>) = G_IMPLICIT_DEF
    %3:_(<vscale x 16 x s1>) = G_INSERT_VECTOR_ELT %4, %0(s1), %1(s32)
    $v0 = COPY %3(<vscale x 16 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv4i1_3
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v0, $x10

    ; CHECK-LABEL: name: insertelement_nxv4i1_3
    ; CHECK: liveins: $v0, $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<vscale x 4 x s1>) = COPY $v0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[COPY1]](s32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMV_S_VL [[COPY]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v0 = COPY [[VMV_S_VL]](<vscale x 4 x s1>)
    ; CHECK-NEXT: PseudoRET implicit $v0
    %0:_(<vscale x 4 x s1>) = COPY $v0
    %2:_(s32) = COPY $x10
    %1:_(s1) = G_TRUNC %2(s32)
    %4:_(s32) = G_CONSTANT i32 0
    %3:_(<vscale x 4 x s1>) = G_INSERT_VECTOR_ELT %0, %1(s1), %4(s32)
    $v0 = COPY %3(<vscale x 4 x s1>)
    PseudoRET implicit $v0
...
---
name:            insertelement_nxv1i8_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i8_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 1 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i8_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i8_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 1 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i8_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv1i8_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %0:_(s8) = G_TRUNC %1(s32)
    %3:_(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 1 x s8>) = G_INSERT_VECTOR_ELT %3, %0(s8), %4(s32)
    $v8 = COPY %2(<vscale x 1 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i8_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i8_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 2 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i8_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i8_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 2 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i8_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv2i8_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %0:_(s8) = G_TRUNC %1(s32)
    %3:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 2 x s8>) = G_INSERT_VECTOR_ELT %3, %0(s8), %4(s32)
    $v8 = COPY %2(<vscale x 2 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv4i8_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i8_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 4 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv4i8_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i8_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 4 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv4i8_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv4i8_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %0:_(s8) = G_TRUNC %1(s32)
    %3:_(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 4 x s8>) = G_INSERT_VECTOR_ELT %3, %0(s8), %4(s32)
    $v8 = COPY %2(<vscale x 4 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv8i8_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i8_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 8 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 8 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv8i8_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i8_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 8 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8 = COPY %0(<vscale x 8 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv8i8_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv8i8_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 8 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %0:_(s8) = G_TRUNC %1(s32)
    %3:_(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 8 x s8>) = G_INSERT_VECTOR_ELT %3, %0(s8), %4(s32)
    $v8 = COPY %2(<vscale x 8 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv16i8_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i8_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s8>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s8>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s8>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s8>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 8 x s8>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8m2 = COPY %0(<vscale x 16 x s8>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv16i8_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i8_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s8>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s8>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 8 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 8 x s8>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s8>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 8 x s8>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    %2:_(s8) = G_CONSTANT i8 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %1, %2(s8), %3(s32)
    $v8m2 = COPY %0(<vscale x 16 x s8>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv16i8_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11, $x12

    ; CHECK-LABEL: name: insertelement_nxv16i8_2
    ; CHECK: liveins: $x10, $x11, $x12
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 16 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 16 x s8>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:_(s32) = G_ADD [[COPY1]], [[C1]]
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 16 x s8>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[COPY1]](s32), [[VMSET_VL]](<vscale x 16 x s1>), [[ADD]](s32), 0
    ; CHECK-NEXT: $v8m2 = COPY [[VSLIDEUP_VL]](<vscale x 16 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %2:_(s32) = COPY $x10
    %0:_(s8) = G_TRUNC %2(s32)
    %3:_(s32) = COPY $x11
    %4:_(s32) = COPY $x12
    %1:_(s64) = G_MERGE_VALUES %3(s32), %4(s32)
    %6:_(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    %7:_(s32) = G_TRUNC %1(s64)
    %5:_(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %6, %0(s8), %7(s32)
    $v8m2 = COPY %5(<vscale x 16 x s8>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv4i8_3
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8, $x10

    ; CHECK-LABEL: name: insertelement_nxv4i8_3
    ; CHECK: liveins: $v8, $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<vscale x 4 x s8>) = COPY $v8
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s8) = G_TRUNC [[COPY1]](s32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s8>) = G_VMV_S_VL [[COPY]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %0:_(<vscale x 4 x s8>) = COPY $v8
    %2:_(s32) = COPY $x10
    %1:_(s8) = G_TRUNC %2(s32)
    %4:_(s32) = G_CONSTANT i32 0
    %3:_(<vscale x 4 x s8>) = G_INSERT_VECTOR_ELT %0, %1(s8), %4(s32)
    $v8 = COPY %3(<vscale x 4 x s8>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i16_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i16_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8 = COPY %0(<vscale x 1 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i16_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i16_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8 = COPY %0(<vscale x 1 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i16_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv1i16_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %0:_(s16) = G_TRUNC %1(s32)
    %3:_(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 1 x s16>) = G_INSERT_VECTOR_ELT %3, %0(s16), %4(s32)
    $v8 = COPY %2(<vscale x 1 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i16_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i16_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C2]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C2]](s32)
    ; CHECK-NEXT: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[VSLIDEUP_VL:%[0-9]+]]:_(<vscale x 2 x s16>) = G_VSLIDEUP_VL [[DEF]], [[VMV_S_VL]], [[C1]](s32), [[VMSET_VL]](<vscale x 2 x s1>), [[C3]](s32), 0
    ; CHECK-NEXT: $v8 = COPY [[VSLIDEUP_VL]](<vscale x 2 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 0
    %3:_(s32) = G_CONSTANT i32 1
    %0:_(<vscale x 2 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8 = COPY %0(<vscale x 2 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i16_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i16_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8 = COPY %0(<vscale x 2 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i16_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv2i16_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %0:_(s16) = G_TRUNC %1(s32)
    %3:_(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 2 x s16>) = G_INSERT_VECTOR_ELT %3, %0(s16), %4(s32)
    $v8 = COPY %2(<vscale x 2 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv4i16_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i16_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8 = COPY %0(<vscale x 4 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv4i16_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i16_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8 = COPY %0(<vscale x 4 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv4i16_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv4i16_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[DEF]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %0:_(s16) = G_TRUNC %1(s32)
    %3:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 4 x s16>) = G_INSERT_VECTOR_ELT %3, %0(s16), %4(s32)
    $v8 = COPY %2(<vscale x 4 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv8i16_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i16_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s16>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s16>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s16>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 4 x s16>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8m2 = COPY %0(<vscale x 8 x s16>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv8i16_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i16_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s16>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s16>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s16>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 4 x s16>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8m2 = COPY %0(<vscale x 8 x s16>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv8i16_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv8i16_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s16>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s16>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s16>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 4 x s16>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(s32) = COPY $x10
    %0:_(s16) = G_TRUNC %1(s32)
    %3:_(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 8 x s16>) = G_INSERT_VECTOR_ELT %3, %0(s16), %4(s32)
    $v8m2 = COPY %2(<vscale x 8 x s16>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv16i16_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i16_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s16>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s16>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s16>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 4 x s16>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(<vscale x 16 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 16 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8m4 = COPY %0(<vscale x 16 x s16>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv16i16_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i16_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s16>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s16>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s16>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 4 x s16>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(<vscale x 16 x s16>) = G_IMPLICIT_DEF
    %2:_(s16) = G_CONSTANT i16 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 16 x s16>) = G_INSERT_VECTOR_ELT %1, %2(s16), %3(s32)
    $v8m4 = COPY %0(<vscale x 16 x s16>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv16i16_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv16i16_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[COPY]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 16 x s16>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s16>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s16>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s16>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 4 x s16>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(s32) = COPY $x10
    %0:_(s16) = G_TRUNC %1(s32)
    %3:_(<vscale x 16 x s16>) = G_IMPLICIT_DEF
    %4:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 16 x s16>) = G_INSERT_VECTOR_ELT %3, %0(s16), %4(s32)
    $v8m4 = COPY %2(<vscale x 16 x s16>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv4i16
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8, $x10

    ; CHECK-LABEL: name: insertelement_nxv4i16
    ; CHECK: liveins: $v8, $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<vscale x 4 x s16>) = COPY $v8
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[TRUNC:%[0-9]+]]:_(s16) = G_TRUNC [[COPY1]](s32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 4 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 4 x s16>) = G_VMV_S_VL [[COPY]], [[TRUNC]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 4 x s16>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %0:_(<vscale x 4 x s16>) = COPY $v8
    %2:_(s32) = COPY $x10
    %1:_(s16) = G_TRUNC %2(s32)
    %4:_(s32) = G_CONSTANT i32 0
    %3:_(<vscale x 4 x s16>) = G_INSERT_VECTOR_ELT %0, %1(s16), %4(s32)
    $v8 = COPY %3(<vscale x 4 x s16>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i32_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i32_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s32>) = G_VMV_S_VL [[DEF]], [[C]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %2(s32)
    $v8 = COPY %0(<vscale x 1 x s32>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i32_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i32_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s32>) = G_VMV_S_VL [[DEF]], [[C]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %3(s32)
    $v8 = COPY %0(<vscale x 1 x s32>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i32_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv1i32_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s32>) = G_VMV_S_VL [[DEF]], [[COPY]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %0:_(s32) = COPY $x10
    %2:_(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    %3:_(s32) = G_CONSTANT i32 0
    %1:_(<vscale x 1 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
    $v8 = COPY %1(<vscale x 1 x s32>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i32_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i32_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[DEF]], [[C]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %2(s32)
    $v8 = COPY %0(<vscale x 2 x s32>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i32_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i32_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[DEF]], [[C]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %3(s32)
    $v8 = COPY %0(<vscale x 2 x s32>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i32_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv2i32_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[DEF]], [[COPY]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 2 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %0:_(s32) = COPY $x10
    %2:_(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    %3:_(s32) = G_CONSTANT i32 0
    %1:_(<vscale x 2 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
    $v8 = COPY %1(<vscale x 2 x s32>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv4i32_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i32_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 4 x s32>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[C]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 4 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %2(s32)
    $v8m2 = COPY %0(<vscale x 4 x s32>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv4i32_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i32_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 4 x s32>), 0
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[C]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 4 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %3(s32)
    $v8m2 = COPY %0(<vscale x 4 x s32>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv4i32_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv4i32_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 4 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 4 x s32>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[COPY]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %0:_(s32) = COPY $x10
    %2:_(<vscale x 4 x s32>) = G_IMPLICIT_DEF
    %3:_(s32) = G_CONSTANT i32 0
    %1:_(<vscale x 4 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
    $v8m2 = COPY %1(<vscale x 4 x s32>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv8i32_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i32_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s32>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[C]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %2(s32)
    $v8m4 = COPY %0(<vscale x 8 x s32>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv8i32_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i32_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s32>), 0
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[C]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %3(s32)
    $v8m4 = COPY %0(<vscale x 8 x s32>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv8i32_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv8i32_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s32>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[COPY]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %0:_(s32) = COPY $x10
    %2:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
    %3:_(s32) = G_CONSTANT i32 0
    %1:_(<vscale x 8 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
    $v8m4 = COPY %1(<vscale x 8 x s32>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv16i32_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i32_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s32>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[C]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m8 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m8
    %1:_(<vscale x 16 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 16 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %2(s32)
    $v8m8 = COPY %0(<vscale x 16 x s32>)
    PseudoRET implicit $v8m8
...
---
name:            insertelement_nxv16i32_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv16i32_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 16 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s32>), 0
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[C]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m8 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m8
    %1:_(<vscale x 16 x s32>) = G_IMPLICIT_DEF
    %2:_(s32) = G_CONSTANT i32 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 16 x s32>) = G_INSERT_VECTOR_ELT %1, %2(s32), %3(s32)
    $v8m8 = COPY %0(<vscale x 16 x s32>)
    PseudoRET implicit $v8m8
...
---
name:            insertelement_nxv16i32_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10

    ; CHECK-LABEL: name: insertelement_nxv16i32_2
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 16 x s32>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 16 x s32>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[COPY]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 16 x s32>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m8 = COPY [[INSERT_SUBVECTOR]](<vscale x 16 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m8
    %0:_(s32) = COPY $x10
    %2:_(<vscale x 16 x s32>) = G_IMPLICIT_DEF
    %3:_(s32) = G_CONSTANT i32 0
    %1:_(<vscale x 16 x s32>) = G_INSERT_VECTOR_ELT %2, %0(s32), %3(s32)
    $v8m8 = COPY %1(<vscale x 16 x s32>)
    PseudoRET implicit $v8m8
...
---
name:            insertelement_nxv4i32
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $v8m2

    ; CHECK-LABEL: name: insertelement_nxv4i32
    ; CHECK: liveins: $x10, $v8m2
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<vscale x 4 x s32>) = COPY $v8m2
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s32>) = G_EXTRACT_SUBVECTOR [[COPY]](<vscale x 4 x s32>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 2 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 2 x s32>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[COPY1]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s32>) = G_INSERT_SUBVECTOR [[COPY]], [[VMV_S_VL]](<vscale x 2 x s32>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s32>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %0:_(<vscale x 4 x s32>) = COPY $v8m2
    %1:_(s32) = COPY $x10
    %3:_(s32) = G_CONSTANT i32 0
    %2:_(<vscale x 4 x s32>) = G_INSERT_VECTOR_ELT %0, %1(s32), %3(s32)
    $v8m2 = COPY %2(<vscale x 4 x s32>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv1i64_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i64_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[DEF]], [[MV]], [[C1]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8 = COPY %0(<vscale x 1 x s64>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i64_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv1i64_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 1 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[DEF]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(<vscale x 1 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 1 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8 = COPY %0(<vscale x 1 x s64>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv1i64_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv1i64_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[COPY]](s32), [[COPY1]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 1 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[DEF]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: $v8 = COPY [[VMV_S_VL]](<vscale x 1 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %1:_(s32) = COPY $x10
    %2:_(s32) = COPY $x11
    %0:_(s64) = G_MERGE_VALUES %1(s32), %2(s32)
    %4:_(<vscale x 1 x s64>) = G_IMPLICIT_DEF
    %5:_(s32) = G_CONSTANT i32 0
    %3:_(<vscale x 1 x s64>) = G_INSERT_VECTOR_ELT %4, %0(s64), %5(s32)
    $v8 = COPY %3(<vscale x 1 x s64>)
    PseudoRET implicit $v8
...
---
name:            insertelement_nxv2i64_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i64_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 2 x s64>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 2 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 2 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8m2 = COPY %0(<vscale x 2 x s64>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv2i64_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv2i64_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 2 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 2 x s64>), 0
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 2 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(<vscale x 2 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 2 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8m2 = COPY %0(<vscale x 2 x s64>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv2i64_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv2i64_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[COPY]](s32), [[COPY1]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 2 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 2 x s64>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 2 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m2 = COPY [[INSERT_SUBVECTOR]](<vscale x 2 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m2
    %1:_(s32) = COPY $x10
    %2:_(s32) = COPY $x11
    %0:_(s64) = G_MERGE_VALUES %1(s32), %2(s32)
    %4:_(<vscale x 2 x s64>) = G_IMPLICIT_DEF
    %5:_(s32) = G_CONSTANT i32 0
    %3:_(<vscale x 2 x s64>) = G_INSERT_VECTOR_ELT %4, %0(s64), %5(s32)
    $v8m2 = COPY %3(<vscale x 2 x s64>)
    PseudoRET implicit $v8m2
...
---
name:            insertelement_nxv4i64_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i64_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 4 x s64>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(<vscale x 4 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8m4 = COPY %0(<vscale x 4 x s64>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv4i64_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv4i64_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 4 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 4 x s64>), 0
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(<vscale x 4 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 4 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8m4 = COPY %0(<vscale x 4 x s64>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv4i64_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv4i64_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[COPY]](s32), [[COPY1]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 4 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 4 x s64>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %1:_(s32) = COPY $x10
    %2:_(s32) = COPY $x11
    %0:_(s64) = G_MERGE_VALUES %1(s32), %2(s32)
    %4:_(<vscale x 4 x s64>) = G_IMPLICIT_DEF
    %5:_(s32) = G_CONSTANT i32 0
    %3:_(<vscale x 4 x s64>) = G_INSERT_VECTOR_ELT %4, %0(s64), %5(s32)
    $v8m4 = COPY %3(<vscale x 4 x s64>)
    PseudoRET implicit $v8m4
...
---
name:            insertelement_nxv8i64_0
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i64_0
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s64>), 0
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C1]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C1]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m8 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m8
    %1:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 0
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8m8 = COPY %0(<vscale x 8 x s64>)
    PseudoRET implicit $v8m8
...
---
name:            insertelement_nxv8i64_1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: insertelement_nxv8i64_1
    ; CHECK: [[DEF:%[0-9]+]]:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[C]](s32), [[C]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s64>), 0
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m8 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m8
    %1:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
    %2:_(s64) = G_CONSTANT i64 -1
    %3:_(s32) = G_CONSTANT i32 0
    %0:_(<vscale x 8 x s64>) = G_INSERT_VECTOR_ELT %1, %2(s64), %3(s32)
    $v8m8 = COPY %0(<vscale x 8 x s64>)
    PseudoRET implicit $v8m8
...
---
name:            insertelement_nxv8i64_2
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11

    ; CHECK-LABEL: name: insertelement_nxv8i64_2
    ; CHECK: liveins: $x10, $x11
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[COPY]](s32), [[COPY1]](s32)
    ; CHECK-NEXT: [[DEF:%[0-9]+]]:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[DEF]](<vscale x 8 x s64>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 8 x s64>) = G_INSERT_SUBVECTOR [[DEF]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m8 = COPY [[INSERT_SUBVECTOR]](<vscale x 8 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m8
    %1:_(s32) = COPY $x10
    %2:_(s32) = COPY $x11
    %0:_(s64) = G_MERGE_VALUES %1(s32), %2(s32)
    %4:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
    %5:_(s32) = G_CONSTANT i32 0
    %3:_(<vscale x 8 x s64>) = G_INSERT_VECTOR_ELT %4, %0(s64), %5(s32)
    $v8m8 = COPY %3(<vscale x 8 x s64>)
    PseudoRET implicit $v8m8
...
---
name:            insertelement_nxv4i64
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11, $v8m4

    ; CHECK-LABEL: name: insertelement_nxv4i64
    ; CHECK: liveins: $x10, $x11, $v8m4
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(<vscale x 4 x s64>) = COPY $v8m4
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s32) = COPY $x10
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:_(s32) = COPY $x11
    ; CHECK-NEXT: [[MV:%[0-9]+]]:_(s64) = G_MERGE_VALUES [[COPY1]](s32), [[COPY2]](s32)
    ; CHECK-NEXT: [[EXTRACT_SUBVECTOR:%[0-9]+]]:_(<vscale x 1 x s64>) = G_EXTRACT_SUBVECTOR [[COPY]](<vscale x 4 x s64>), 0
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 -1
    ; CHECK-NEXT: [[VMSET_VL:%[0-9]+]]:_(<vscale x 1 x s1>) = G_VMSET_VL [[C]](s32)
    ; CHECK-NEXT: [[VMV_S_VL:%[0-9]+]]:_(<vscale x 1 x s64>) = G_VMV_S_VL [[EXTRACT_SUBVECTOR]], [[MV]], [[C]](s32)
    ; CHECK-NEXT: [[INSERT_SUBVECTOR:%[0-9]+]]:_(<vscale x 4 x s64>) = G_INSERT_SUBVECTOR [[COPY]], [[VMV_S_VL]](<vscale x 1 x s64>), 0
    ; CHECK-NEXT: $v8m4 = COPY [[INSERT_SUBVECTOR]](<vscale x 4 x s64>)
    ; CHECK-NEXT: PseudoRET implicit $v8m4
    %0:_(<vscale x 4 x s64>) = COPY $v8m4
    %2:_(s32) = COPY $x10
    %3:_(s32) = COPY $x11
    %1:_(s64) = G_MERGE_VALUES %2(s32), %3(s32)
    %5:_(s32) = G_CONSTANT i32 0
    %4:_(<vscale x 4 x s64>) = G_INSERT_VECTOR_ELT %0, %1(s64), %5(s32)
    $v8m4 = COPY %4(<vscale x 4 x s64>)
    PseudoRET implicit $v8m4
...
