Fitter report for logical_RTL
Fri Nov 03 14:21:42 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Nov 03 14:21:42 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; logical_RTL                                 ;
; Top-level Entity Name              ; logical_RTL                                 ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M04SCE144I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,299 / 4,032 ( 57 % )                      ;
;     Total combinational functions  ; 1,636 / 4,032 ( 41 % )                      ;
;     Dedicated logic registers      ; 1,715 / 4,032 ( 43 % )                      ;
; Total registers                    ; 1715                                        ;
; Total pins                         ; 87 / 101 ( 86 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456 / 193,536 ( 76 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 40 ( 0 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M04SCE144I7G                        ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.42        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.2%      ;
;     Processor 3            ;  14.1%      ;
;     Processor 4            ;  14.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3564 ) ; 0.00 % ( 0 / 3564 )        ; 0.00 % ( 0 / 3564 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3564 ) ; 0.00 % ( 0 / 3564 )        ; 0.00 % ( 0 / 3564 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2115 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1221 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/verlog/logical_RTL/output_files/logical_RTL.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,299 / 4,032 ( 57 % )     ;
;     -- Combinational with no register       ; 584                        ;
;     -- Register only                        ; 663                        ;
;     -- Combinational with a register        ; 1052                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 731                        ;
;     -- 3 input functions                    ; 250                        ;
;     -- <=2 input functions                  ; 655                        ;
;     -- Register only                        ; 663                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1170                       ;
;     -- arithmetic mode                      ; 466                        ;
;                                             ;                            ;
; Total registers*                            ; 1,715 / 4,510 ( 38 % )     ;
;     -- Dedicated logic registers            ; 1,715 / 4,032 ( 43 % )     ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 186 / 252 ( 74 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 87 / 101 ( 86 % )          ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 18 / 21 ( 86 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 147,456 / 193,536 ( 76 % ) ;
; Total block memory implementation bits      ; 165,888 / 193,536 ( 86 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 40 ( 0 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global signals                              ; 4                          ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 5.5% / 4.9% / 6.2%         ;
; Peak interconnect usage (total/H/V)         ; 9.5% / 8.7% / 10.8%        ;
; Maximum fan-out                             ; 825                        ;
; Highest non-global fan-out                  ; 811                        ;
; Total fan-out                               ; 11843                      ;
; Average fan-out                             ; 2.94                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 1259 / 4032 ( 31 % ) ; 152 / 4032 ( 4 % ) ; 888 / 4032 ( 22 % )            ; 0 / 4032 ( 0 % )               ;
;     -- Combinational with no register       ; 392                  ; 61                 ; 131                            ; 0                              ;
;     -- Register only                        ; 197                  ; 25                 ; 441                            ; 0                              ;
;     -- Combinational with a register        ; 670                  ; 66                 ; 316                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 495                  ; 57                 ; 179                            ; 0                              ;
;     -- 3 input functions                    ; 77                   ; 35                 ; 138                            ; 0                              ;
;     -- <=2 input functions                  ; 490                  ; 35                 ; 130                            ; 0                              ;
;     -- Register only                        ; 197                  ; 25                 ; 441                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 698                  ; 119                ; 353                            ; 0                              ;
;     -- arithmetic mode                      ; 364                  ; 8                  ; 94                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 867                  ; 91                 ; 757                            ; 0                              ;
;     -- Dedicated logic registers            ; 867 / 4032 ( 22 % )  ; 91 / 4032 ( 2 % )  ; 757 / 4032 ( 19 % )            ; 0 / 4032 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 101 / 252 ( 40 % )   ; 13 / 252 ( 5 % )   ; 76 / 252 ( 30 % )              ; 0 / 252 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 87                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 40 ( 0 % )       ; 0 / 40 ( 0 % )     ; 0 / 40 ( 0 % )                 ; 0 / 40 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                  ; 147456                         ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                  ; 165888                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )     ; 18 / 21 ( 85 % )               ; 0 / 21 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 826                  ; 134                ; 1008                           ; 2                              ;
;     -- Registered Input Connections         ; 825                  ; 100                ; 802                            ; 0                              ;
;     -- Output Connections                   ; 941                  ; 170                ; 34                             ; 825                            ;
;     -- Registered Output Connections        ; 16                   ; 170                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 7571                 ; 885                ; 4517                           ; 833                            ;
;     -- Registered Connections               ; 2803                 ; 634                ; 2502                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 0                    ; 123                ; 817                            ; 827                            ;
;     -- sld_hub:auto_hub                     ; 123                  ; 20                 ; 161                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 817                  ; 161                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 827                  ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 51                   ; 45                 ; 96                             ; 2                              ;
;     -- Output Ports                         ; 40                   ; 62                 ; 33                             ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 14                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                 ; 19                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                  ; 20                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 13                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 27                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 29                 ; 21                             ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; AUX_Fault           ; 110   ; 7        ; 29           ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; CHG_Pwm1            ; 66    ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; CHG_Pwm2            ; 65    ; 4        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; CLK                 ; 27    ; 2        ; 0            ; 7            ; 21           ; 526                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; DCBUS_OV            ; 25    ; 1B       ; 0            ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; EPO                 ; 114   ; 7        ; 24           ; 25           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; FAN_Fault           ; 79    ; 5        ; 31           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IAN_LMT             ; 44    ; 3        ; 9            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IAP_LMT             ; 52    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IBN_LMT             ; 41    ; 3        ; 6            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IBP_LMT             ; 50    ; 3        ; 11           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; ICN_LMT             ; 39    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; ICP_LMT             ; 43    ; 3        ; 6            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IGBT_Temp_OV        ; 30    ; 2        ; 0            ; 5            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IchgN_LMT           ; 29    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; IchgP_LMT           ; 38    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_CrossZero_U     ; 132   ; 8        ; 6            ; 10           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_CrossZero_V     ; 131   ; 8        ; 6            ; 10           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_CrossZero_W     ; 127   ; 8        ; 11           ; 25           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_FuseFault       ; 54    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_HeatSink_OVTemp ; 57    ; 3        ; 17           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_LMTU        ; 10    ; 1A       ; 10           ; 21           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_LMTV        ; 8     ; 1A       ; 10           ; 21           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_LMTW        ; 7     ; 1A       ; 10           ; 22           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_U           ; 135   ; 8        ; 3            ; 10           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_V           ; 141   ; 8        ; 1            ; 10           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_Pwm_W           ; 140   ; 8        ; 1            ; 10           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_SPICLK          ; 123   ; 8        ; 13           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_SPISIMO         ; 120   ; 8        ; 15           ; 25           ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Inv_SPISTE          ; 124   ; 8        ; 11           ; 25           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Module_Ready        ; 80    ; 5        ; 31           ; 4            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; RSTn                ; 111   ; 7        ; 29           ; 25           ; 7            ; 811                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; RecCharger_OV       ; 48    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_BoostSCR_OVTemp ; 55    ; 3        ; 15           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Charger_OVTemp  ; 22    ; 1B       ; 10           ; 15           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_HeatSink_OVTemp ; 56    ; 3        ; 15           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm1            ; 60    ; 3        ; 19           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm2            ; 58    ; 3        ; 17           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm3            ; 59    ; 3        ; 17           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm4            ; 61    ; 4        ; 22           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm5            ; 62    ; 4        ; 22           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_Pwm6            ; 64    ; 4        ; 27           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SCIRX           ; 130   ; 8        ; 11           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SPICLK          ; 32    ; 2        ; 0            ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SPISIMO         ; 45    ; 3        ; 9            ; 0            ; 21           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Rec_SPISTE          ; 33    ; 2        ; 0            ; 2            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SER_BUS_RX          ; 119   ; 7        ; 19           ; 25           ; 7            ; 35                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; Vout_CrossZero      ; 6     ; 1A       ; 10           ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; BAT_SCR          ; 24    ; 1B       ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGN_SCR         ; 76    ; 5        ; 31           ; 1            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGP_SCR         ; 75    ; 5        ; 31           ; 1            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGPwm_N         ; 74    ; 5        ; 31           ; 1            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CHGPwm_P         ; 70    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FAN_Pwm          ; 69    ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_KM_DR        ; 77    ; 5        ; 31           ; 1            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U1       ; 106   ; 6        ; 31           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U2       ; 105   ; 6        ; 31           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U3       ; 102   ; 6        ; 31           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_U4       ; 101   ; 6        ; 31           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V1       ; 98    ; 6        ; 31           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V2       ; 97    ; 6        ; 31           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V3       ; 96    ; 6        ; 31           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_V4       ; 93    ; 6        ; 31           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W1       ; 89    ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W2       ; 88    ; 6        ; 31           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W3       ; 87    ; 5        ; 31           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_Pwm_W4       ; 86    ; 5        ; 31           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_SPISOMI      ; 112   ; 7        ; 27           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Inv_STS_DR       ; 78    ; 5        ; 31           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LBS_SYNC         ; 113   ; 7        ; 27           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ModuleOK_LED     ; 90    ; 6        ; 31           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Module_Alarm_LED ; 81    ; 5        ; 31           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_AN        ; 14    ; 1A       ; 10           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_AP        ; 21    ; 1B       ; 10           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_BN        ; 17    ; 1B       ; 10           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_BP        ; 13    ; 1A       ; 10           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_CN        ; 11    ; 1A       ; 10           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RecSCR_CP        ; 12    ; 1A       ; 10           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_AN       ; 99    ; 6        ; 31           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_AP       ; 100   ; 6        ; 31           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_BN       ; 91    ; 6        ; 31           ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_BP       ; 92    ; 6        ; 31           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_CN       ; 84    ; 5        ; 31           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_Pwm_CP       ; 85    ; 5        ; 31           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_SCITX        ; 46    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rec_SPISOMI      ; 47    ; 3        ; 11           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SER_BUS_TX       ; 118   ; 7        ; 19           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )   ; 3.3V          ; --           ;
; 1B       ; 9 / 10 ( 90 % )   ; 3.3V          ; --           ;
; 2        ; 5 / 7 ( 71 % )    ; 3.3V          ; --           ;
; 3        ; 18 / 18 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 5        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 15 / 15 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 8        ; 14 / 17 ( 82 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                              ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; Vout_CrossZero                       ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 2          ; 1A       ; Inv_Pwm_LMTW                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 4          ; 1A       ; Inv_Pwm_LMTV                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; Inv_Pwm_LMTU                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 8          ; 1A       ; RecSCR_CN                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 10         ; 1A       ; RecSCR_CP                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ; 12         ; 1A       ; RecSCR_BP                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 14         ; 1A       ; RecSCR_AN                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 21         ; 1B       ; RecSCR_BN                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 20       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RecSCR_AP                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 30         ; 1B       ; Rec_Charger_OVTemp                   ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; BAT_SCR                              ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 34         ; 1B       ; DCBUS_OV                             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; CLK                                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; IchgN_LMT                            ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 30       ; 45         ; 2        ; IGBT_Temp_OV                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; Rec_SPICLK                           ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 58         ; 2        ; Rec_SPISTE                           ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ; --       ; VCCA2                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; IchgP_LMT                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 62         ; 3        ; ICN_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; IBN_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; ICP_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; IAN_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; Rec_SPISIMO                          ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 72         ; 3        ; Rec_SCITX                            ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; Rec_SPISOMI                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 77         ; 3        ; RecCharger_OV                        ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; IBP_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 51       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; IAP_LMT                              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 53       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; Inv_FuseFault                        ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 84         ; 3        ; Rec_BoostSCR_OVTemp                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 56       ; 86         ; 3        ; Rec_HeatSink_OVTemp                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 88         ; 3        ; Inv_HeatSink_OVTemp                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 90         ; 3        ; Rec_Pwm2                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 92         ; 3        ; Rec_Pwm3                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 94         ; 3        ; Rec_Pwm1                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 101        ; 4        ; Rec_Pwm4                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 62       ; 102        ; 4        ; Rec_Pwm5                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 63       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; Rec_Pwm6                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 110        ; 4        ; CHG_Pwm2                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 112        ; 4        ; CHG_Pwm1                             ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; FAN_Pwm                              ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 118        ; 4        ; CHGPwm_P                             ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; --       ; VCCA5                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; CHGPwm_N                             ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 120        ; 5        ; CHGP_SCR                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 123        ; 5        ; CHGN_SCR                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 122        ; 5        ; Inv_KM_DR                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 133        ; 5        ; Inv_STS_DR                           ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 79       ; 132        ; 5        ; FAN_Fault                            ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 135        ; 5        ; Module_Ready                         ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ; 134        ; 5        ; Module_Alarm_LED                     ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; Rec_Pwm_CN                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 140        ; 5        ; Rec_Pwm_CP                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 143        ; 5        ; Inv_Pwm_W4                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 142        ; 5        ; Inv_Pwm_W3                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 6        ; Inv_Pwm_W2                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 150        ; 6        ; Inv_Pwm_W1                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 152        ; 6        ; ModuleOK_LED                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 154        ; 6        ; Rec_Pwm_BN                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 156        ; 6        ; Rec_Pwm_BP                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 93       ; 158        ; 6        ; Inv_Pwm_V4                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; Inv_Pwm_V3                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 173        ; 6        ; Inv_Pwm_V2                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 98       ; 174        ; 6        ; Inv_Pwm_V1                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 176        ; 6        ; Rec_Pwm_AN                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 177        ; 6        ; Rec_Pwm_AP                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 178        ; 6        ; Inv_Pwm_U4                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ; 179        ; 6        ; Inv_Pwm_U3                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 103      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; Inv_Pwm_U2                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 190        ; 6        ; Inv_Pwm_U1                           ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; AUX_Fault                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 194        ; 7        ; RSTn                                 ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 199        ; 7        ; Inv_SPISOMI                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 202        ; 7        ; LBS_SYNC                             ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 204        ; 7        ; EPO                                  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; SER_BUS_TX                           ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 214        ; 7        ; SER_BUS_RX                           ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 224        ; 8        ; Inv_SPISIMO                          ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; Inv_SPICLK                           ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 124      ; 233        ; 8        ; Inv_SPISTE                           ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 125      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 235        ; 8        ; Inv_CrossZero_W                      ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 130      ; 236        ; 8        ; Rec_SCIRX                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 131      ; 238        ; 8        ; Inv_CrossZero_V                      ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 240        ; 8        ; Inv_CrossZero_U                      ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 135      ; 243        ; 8        ; Inv_Pwm_U                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 137      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; Inv_Pwm_W                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 141      ; 250        ; 8        ; Inv_Pwm_V                            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 142      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                        ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Name                          ; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; SDC pin name                  ; generate_100M_clock|altpll_component|auto_generated|pll1                                           ;
; PLL mode                      ; Normal                                                                                             ;
; Compensate clock              ; clock0                                                                                             ;
; Compensated input/output pins ; --                                                                                                 ;
; Switchover type               ; --                                                                                                 ;
; Input frequency 0             ; 20.0 MHz                                                                                           ;
; Input frequency 1             ; --                                                                                                 ;
; Nominal PFD frequency         ; 20.0 MHz                                                                                           ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                          ;
; VCO post scale K counter      ; 2                                                                                                  ;
; VCO frequency control         ; Auto                                                                                               ;
; VCO phase shift step          ; 208 ps                                                                                             ;
; VCO multiply                  ; --                                                                                                 ;
; VCO divide                    ; --                                                                                                 ;
; Freq min lock                 ; 10.0 MHz                                                                                           ;
; Freq max lock                 ; 21.67 MHz                                                                                          ;
; M VCO Tap                     ; 0                                                                                                  ;
; M Initial                     ; 1                                                                                                  ;
; M value                       ; 30                                                                                                 ;
; N value                       ; 1                                                                                                  ;
; Charge pump current           ; setting 1                                                                                          ;
; Loop filter resistance        ; setting 24                                                                                         ;
; Loop filter capacitance       ; setting 0                                                                                          ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                 ;
; Bandwidth type                ; Medium                                                                                             ;
; Real time reconfigurable      ; Off                                                                                                ;
; Scan chain MIF file           ; --                                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                                ;
; PLL location                  ; PLL_1                                                                                              ;
; Inclk0 signal                 ; CLK                                                                                                ;
; Inclk1 signal                 ; --                                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                                      ;
; Inclk1 signal type            ; --                                                                                                 ;
+-------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; Name                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                    ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+
; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 5    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+------------------+------------------------+
; Pin Name         ; Reason                 ;
+------------------+------------------------+
; Inv_Pwm_U1       ; Missing drive strength ;
; Inv_Pwm_U2       ; Missing drive strength ;
; Inv_Pwm_U3       ; Missing drive strength ;
; Inv_Pwm_U4       ; Missing drive strength ;
; Inv_Pwm_V1       ; Missing drive strength ;
; Inv_Pwm_V2       ; Missing drive strength ;
; Inv_Pwm_V3       ; Missing drive strength ;
; Inv_Pwm_V4       ; Missing drive strength ;
; Inv_Pwm_W1       ; Missing drive strength ;
; Inv_Pwm_W2       ; Missing drive strength ;
; Inv_Pwm_W3       ; Missing drive strength ;
; Inv_Pwm_W4       ; Missing drive strength ;
; Inv_SPISOMI      ; Missing drive strength ;
; ModuleOK_LED     ; Missing drive strength ;
; LBS_SYNC         ; Missing drive strength ;
; SER_BUS_TX       ; Missing drive strength ;
; Inv_STS_DR       ; Missing drive strength ;
; Module_Alarm_LED ; Missing drive strength ;
; Inv_KM_DR        ; Missing drive strength ;
; Rec_SPISOMI      ; Missing drive strength ;
; RecSCR_AP        ; Missing drive strength ;
; RecSCR_AN        ; Missing drive strength ;
; RecSCR_BP        ; Missing drive strength ;
; RecSCR_BN        ; Missing drive strength ;
; RecSCR_CP        ; Missing drive strength ;
; RecSCR_CN        ; Missing drive strength ;
; CHGP_SCR         ; Missing drive strength ;
; CHGN_SCR         ; Missing drive strength ;
; CHGPwm_P         ; Missing drive strength ;
; CHGPwm_N         ; Missing drive strength ;
; FAN_Pwm          ; Missing drive strength ;
; Rec_SCITX        ; Missing drive strength ;
; Rec_Pwm_AP       ; Missing drive strength ;
; Rec_Pwm_AN       ; Missing drive strength ;
; Rec_Pwm_BP       ; Missing drive strength ;
; Rec_Pwm_BN       ; Missing drive strength ;
; Rec_Pwm_CP       ; Missing drive strength ;
; Rec_Pwm_CN       ; Missing drive strength ;
; BAT_SCR          ; Missing drive strength ;
+------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |logical_RTL                                                                                                                            ; 2299 (2)    ; 1715 (0)                  ; 0 (0)         ; 147456      ; 18   ; 1          ; 0            ; 0       ; 0         ; 87   ; 0            ; 584 (2)      ; 663 (0)           ; 1052 (0)         ; 0          ; |logical_RTL                                                                                                                                                                                                                                                                                                                                            ; logical_RTL                       ; work         ;
;    |Clock_Process:generate_100M_clock|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock                                                                                                                                                                                                                                                                                                          ; Clock_Process                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component                                                                                                                                                                                                                                                                                  ; altpll                            ; work         ;
;          |Clock_Process_altpll:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |logical_RTL|Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated                                                                                                                                                                                                                                              ; Clock_Process_altpll              ; work         ;
;    |IMC_Bus:IMC_Signal_Process|                                                                                                         ; 549 (305)   ; 349 (245)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (60)     ; 135 (135)         ; 222 (110)        ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process                                                                                                                                                                                                                                                                                                                 ; IMC_Bus                           ; work         ;
;       |PWM_DeadTimeProduce:Tx_Dispatch|                                                                                                 ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch                                                                                                                                                                                                                                                                                 ; PWM_DeadTimeProduce               ; work         ;
;       |rx_module:rx_process|                                                                                                            ; 134 (0)     ; 60 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 60 (0)           ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process                                                                                                                                                                                                                                                                                            ; rx_module                         ; work         ;
;          |detect_module:U1|                                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1                                                                                                                                                                                                                                                                           ; detect_module                     ; work         ;
;          |rx_bps_module:U2|                                                                                                             ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2                                                                                                                                                                                                                                                                           ; rx_bps_module                     ; work         ;
;          |rx_control_module:U3|                                                                                                         ; 109 (109)   ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 0 (0)             ; 42 (42)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3                                                                                                                                                                                                                                                                       ; rx_control_module                 ; work         ;
;       |tx_module:tx_process|                                                                                                            ; 87 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 36 (0)           ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process                                                                                                                                                                                                                                                                                            ; tx_module                         ; work         ;
;          |tx_bps_module:U1|                                                                                                             ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1                                                                                                                                                                                                                                                                           ; tx_bps_module                     ; work         ;
;          |tx_control_module:U2|                                                                                                         ; 63 (63)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 20 (20)          ; 0          ; |logical_RTL|IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2                                                                                                                                                                                                                                                                       ; tx_control_module                 ; work         ;
;    |Pwm_Process_From_RECDSP:CHG|                                                                                                        ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG                                                                                                                                                                                                                                                                                                                ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                           ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_A|                                                                                                      ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_B|                                                                                                      ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |Pwm_Process_From_RECDSP:REC_C|                                                                                                      ; 50 (16)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 0 (0)             ; 36 (4)           ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C                                                                                                                                                                                                                                                                                                              ; Pwm_Process_From_RECDSP           ; work         ;
;       |PWM_DeadTimeProduce:Rec_NLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:Rec_PLMT_Process|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process                                                                                                                                                                                                                                                                         ; PWM_DeadTimeProduce               ; work         ;
;    |fan_pwm_process:fan_pwmdo|                                                                                                          ; 49 (27)     ; 26 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (12)      ; 0 (0)             ; 31 (15)          ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo                                                                                                                                                                                                                                                                                                                  ; fan_pwm_process                   ; work         ;
;       |PWM_DeadTimeProduce:fan_pwm_generate|                                                                                            ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;    |inv_spi_process:inv_spi_signal|                                                                                                     ; 112 (48)    ; 90 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (9)       ; 31 (15)           ; 59 (24)          ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal                                                                                                                                                                                                                                                                                                             ; inv_spi_process                   ; work         ;
;       |spi:Inv_SPI_Process|                                                                                                             ; 64 (64)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 16 (16)           ; 35 (35)          ; 0          ; |logical_RTL|inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |pwm_deal_frominvdsp:INV_U|                                                                                                          ; 87 (36)     ; 57 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (27)      ; 0 (0)             ; 57 (9)           ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_V|                                                                                                          ; 87 (36)     ; 57 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (27)      ; 0 (0)             ; 57 (9)           ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |pwm_deal_frominvdsp:INV_W|                                                                                                          ; 87 (36)     ; 57 (9)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (27)      ; 0 (0)             ; 57 (9)           ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W                                                                                                                                                                                                                                                                                                                  ; pwm_deal_frominvdsp               ; work         ;
;       |PWM_DeadTimeProduce:InvOn_PwmProcess|                                                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess                                                                                                                                                                                                                                                                             ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:NegedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;       |PWM_DeadTimeProduce:PosedgeDeadTimeProduce|                                                                                      ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 0          ; |logical_RTL|pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce                                                                                                                                                                                                                                                                       ; PWM_DeadTimeProduce               ; work         ;
;    |rec_spi_process:rec_spi_signal|                                                                                                     ; 99 (35)     ; 87 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (2)       ; 31 (16)           ; 56 (19)          ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal                                                                                                                                                                                                                                                                                                             ; rec_spi_process                   ; work         ;
;       |spi:Rec_SPI_Process|                                                                                                             ; 64 (64)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 15 (15)           ; 39 (39)          ; 0          ; |logical_RTL|rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process                                                                                                                                                                                                                                                                                         ; spi                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 25 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 25 (4)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 21 (0)            ; 66 (0)           ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (45)      ; 21 (19)           ; 66 (41)          ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |logical_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 888 (20)    ; 757 (18)                  ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (2)      ; 441 (18)          ; 316 (0)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 868 (0)     ; 739 (0)                   ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (0)      ; 423 (0)           ; 316 (0)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 868 (361)   ; 739 (329)                 ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (33)     ; 423 (268)         ; 316 (58)         ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 90 (88)     ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 59 (59)           ; 31 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_n7c:auto_generated|                                                                                              ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (29)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n7c:auto_generated                                                                                                                              ; mux_n7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_gm14:auto_generated|                                                                                         ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 147456      ; 18   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated                                                                                                                                                 ; altsyncram_gm14                   ; work         ;
;                   |decode_97a:decode2|                                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2                                                                                                                              ; decode_97a                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 120 (120)   ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 15 (15)           ; 66 (66)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 115 (1)     ; 99 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 66 (0)            ; 33 (1)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 90 (0)      ; 81 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 54 (0)            ; 27 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 54 (54)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 53 (53)           ; 1 (1)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 27 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 17 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (11)     ; 13 (3)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 8 (0)             ; 5 (4)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 109 (10)    ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 0 (0)             ; 91 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_nph:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nph:auto_generated                                                             ; cntr_nph                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_1mi:auto_generated|                                                                                             ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_1mi:auto_generated                                                                                      ; cntr_1mi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_arh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated                                                                            ; cntr_arh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 30 (30)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 29 (29)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 30 (30)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 29 (29)          ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |logical_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Inv_Pwm_U1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_SPISOMI         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ModuleOK_LED        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LBS_SYNC            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SER_BUS_TX          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_STS_DR          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Module_Alarm_LED    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_KM_DR           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Vout_CrossZero      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Rec_SPISOMI         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_AP           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_AN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_BP           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_BN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_CP           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RecSCR_CN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGP_SCR            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGN_SCR            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGPwm_P            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CHGPwm_N            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FAN_Pwm             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_SCIRX           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Rec_SCITX           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_AP          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_AN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_BP          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_BN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_CP          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rec_Pwm_CN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BAT_SCR             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_U           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_Pwm_LMTU        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_CrossZero_U     ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RSTn                ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_V           ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_LMTV        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_CrossZero_V     ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_W           ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Inv_Pwm_LMTW        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_CrossZero_W     ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_SPISTE          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_SPISTE          ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; CHG_Pwm1            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; CHG_Pwm2            ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; CLK                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Rec_Pwm1            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Pwm2            ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Rec_Pwm3            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Pwm4            ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Rec_Pwm5            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Pwm6            ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; AUX_Fault           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IGBT_Temp_OV        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; DCBUS_OV            ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; EPO                 ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_FuseFault       ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Module_Ready        ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; Inv_HeatSink_OVTemp ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_SPICLK          ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; Inv_SPISIMO         ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; SER_BUS_RX          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_Charger_OVTemp  ; Input    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; RecCharger_OV       ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_HeatSink_OVTemp ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; FAN_Fault           ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; Rec_BoostSCR_OVTemp ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; Rec_SPICLK          ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; Rec_SPISIMO         ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; IchgP_LMT           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IchgN_LMT           ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; IAP_LMT             ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IAN_LMT             ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; IBP_LMT             ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; IBN_LMT             ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; ICP_LMT             ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; ICN_LMT             ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                       ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+
; Vout_CrossZero                                                                                            ;                   ;         ;
; Rec_SCIRX                                                                                                 ;                   ;         ;
; Inv_Pwm_U                                                                                                 ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1~2                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4~2                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPosedgeCount~0                                                         ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older~1                                                        ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isNegedgeCount~0                                                         ; 1                 ; 6       ;
; Inv_Pwm_LMTU                                                                                              ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPwm_LMTCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPosedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isNegedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isInvOnOffCount~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_CrossZero_U                                                                                           ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; RSTn                                                                                                      ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_U|Inv_Pwm_X_Older                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPosedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X4                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X3                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X2                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|rInv_Pwm_X1                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X3                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X2                                                              ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1                                                              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_N                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_P                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_N                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_P                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_N                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_P                                                               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_N                                                                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_P                                                                 ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[14]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[13]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[12]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[11]                                                          ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[8]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[7]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[6]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[5]                                                           ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|fan_pwm_cmp[4]                                                           ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Tx_En_Sig                                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx[1]                                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[7]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[12]                                                    ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[4]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[5]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[6]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[7]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[8]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[9]                   ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[10]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[11]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[12]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[14]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]                  ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[0]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[1]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[2]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[3]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[4]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[5]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[7]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[8]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[9]             ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[11]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[12]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[13]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[14]            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]            ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[0]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[1]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[2]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[3]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[4]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[5]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[6]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[7]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[8]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[9]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[10]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[11]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[12]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[13]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[14]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[15]                     ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[0]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[1]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[2]                   ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[3]                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[0]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[1]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[2]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[3]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[4]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[5]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[6]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[7]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[8]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[9]                                                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[10]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[11]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[12]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[13]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[14]                                                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[15]                                                      ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]                 ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]                ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[1]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[2]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[3]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[6]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[7]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[8]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]               ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[10]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[11]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[12]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[13]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[14]              ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[15]              ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[0]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[1]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[2]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[3]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[4]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[5]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[6]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[7]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[8]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[9]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[10]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[11]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[12]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[13]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[14]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[15]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|rTx                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isNegedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isPwm_LMTCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_U|isInvOnOffCount                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPosedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isNegedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPwm_LMTCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isInvOnOffCount                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPosedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older                                                          ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isNegedgeCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPwm_LMTCount                                                           ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isInvOnOffCount                                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[0]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[1]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1110                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1111                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[2]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[3]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1100                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1101                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[4]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[5]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1011                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[6]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.1001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[8]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[9]                                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0110                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0111                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[10]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[11]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0100                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0101                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0011                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[13]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[14]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|inv_txd_data[15]                                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state.0000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r1                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r0                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISOMI~1                                       ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[6]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[14]                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag_r0                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag_r1                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[15]                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|Decoder0~0                                                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[0]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[1]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[3]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[2]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[4]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[5]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[7]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|i[6]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|Tx_Start                      ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[2]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[5]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[1]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[0]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[1]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[2]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[3]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1101                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[4]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[5]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1010                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[6]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[7]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.1001                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[8]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[9]                                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[14]                                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0001                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data[15]                                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r1                                          ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r0                                          ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISOMI~1                                       ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[0]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[14]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_flag_r0                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_flag_r1                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[15]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rrec_data_in1[0]~0                                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[1]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[2]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[3]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[4]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[5]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[8]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[7]                                     ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|isRecPLMTCount                                                         ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:CHG|isRecNLMTCount                                                         ; 0                 ; 6       ;
;      - fan_pwm_process:fan_pwmdo|isfanenCount                                                             ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecPLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecNLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecPLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecNLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecPLMTCount                                                       ; 0                 ; 6       ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecNLMTCount                                                       ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[6]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[0]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag_r                                      ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|Decoder0~1                                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|Decoder0~2                                                          ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[13]                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[7]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[3]                                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[4]                                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|isDone                        ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|rTx_Transmit_now              ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rstart_rx                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[0]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[15]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[13]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[12]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[8]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[7]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[6]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[4]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[3]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[2]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[1]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[14]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[11]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[10]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[9]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|PWM_DeadTimeProduce:Tx_Dispatch|rDeadTimeCount[5]                       ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rTx_Cancel                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1101                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0101                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0001                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_flag_r                                      ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1101                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1010                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0111                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1000                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[9]                                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rrec_data_in2[5]~0                                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[11]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[10]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.1001                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1111                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[0]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[0]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[31]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[15]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[11]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[5]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|isDone                        ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[27]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[21]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rFrom_IMC_Bus[25]~3                                                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[16]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[16]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[1]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[17]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[17]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[2]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[2]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[18]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[18]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[3]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[3]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[19]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[19]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[4]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[4]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[20]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[20]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[6]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[6]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[23]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[23]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[7]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[7]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[8]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[8]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[28]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[28]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[26]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[26]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[24]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[24]                                               ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[12]                                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[25]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[25]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[29]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[29]                                               ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1000                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1100                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.1011                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[0]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Rx_En_Sig                                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[7]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[6]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[4]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[2]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[3]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[1]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[5]                          ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F1                            ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F2                            ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[11]                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0110                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0101                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[0]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[13]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[15]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[14]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[12]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[10]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[9]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[8]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[11]                                               ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[4]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[7]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[6]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[5]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[3]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[2]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[1]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|Data_Fresh_Time_Count[0]                                                ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[14]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[13]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[12]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[10]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[9]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[4]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[7]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[6]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[3]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[2]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[8]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[1]                      ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[16]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[17]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[18]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[19]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[20]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[23]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[28]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[26]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[24]                     ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0011                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[25]                     ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[29]                     ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0111                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|isCount                       ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0100                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0110                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0011                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state.0010                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_state.0101                                  ; 0                 ; 6       ;
;      - Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1 ; 0                 ; 6       ;
; Inv_Pwm_V                                                                                                 ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPosedgeCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isNegedgeCount~0                                                         ; 0                 ; 6       ;
; Inv_Pwm_LMTV                                                                                              ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPwm_LMTCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isPosedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isNegedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|isInvOnOffCount~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_CrossZero_V                                                                                           ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_V|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_Pwm_W                                                                                                 ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X2~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X3~0                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4~2                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPosedgeCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isNegedgeCount~0                                                         ; 0                 ; 6       ;
; Inv_Pwm_LMTW                                                                                              ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPwm_LMTCount~0                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isPosedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|Inv_Pwm_X_Older~1                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isNegedgeCount~1                                                         ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|isInvOnOffCount~0                                                        ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1~3                                                            ; 0                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4~3                                                            ; 0                 ; 6       ;
; Inv_CrossZero_W                                                                                           ;                   ;         ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X2~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X3~0                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X1~3                                                            ; 1                 ; 6       ;
;      - pwm_deal_frominvdsp:INV_W|rInv_Pwm_X4~3                                                            ; 1                 ; 6       ;
; Inv_SPISTE                                                                                                ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|SPISOMI~0                                       ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|txd_state~24                                    ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|a~0                                             ; 0                 ; 6       ;
; Rec_SPISTE                                                                                                ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISTE_Older                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|SPISOMI~0                                       ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|txd_state~24                                    ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|a~0                                             ; 0                 ; 6       ;
; CHG_Pwm1                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_P~0                                                               ; 0                 ; 6       ;
; CHG_Pwm2                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|rPwm_N~0                                                               ; 1                 ; 6       ;
; CLK                                                                                                       ;                   ;         ;
; Rec_Pwm1                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_P~0                                                             ; 0                 ; 6       ;
; Rec_Pwm2                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|rPwm_N~0                                                             ; 1                 ; 6       ;
; Rec_Pwm3                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_P~0                                                             ; 0                 ; 6       ;
; Rec_Pwm4                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|rPwm_N~0                                                             ; 1                 ; 6       ;
; Rec_Pwm5                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_P~0                                                             ; 0                 ; 6       ;
; Rec_Pwm6                                                                                                  ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|rPwm_N~0                                                             ; 0                 ; 6       ;
; AUX_Fault                                                                                                 ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux15~0                                                             ; 1                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~1                                                      ; 1                 ; 6       ;
; IGBT_Temp_OV                                                                                              ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux14~0                                                             ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~3                                                      ; 0                 ; 6       ;
; DCBUS_OV                                                                                                  ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux13~0                                                             ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~4                                                      ; 0                 ; 6       ;
; EPO                                                                                                       ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux12~0                                                             ; 1                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~5                                                      ; 1                 ; 6       ;
; Inv_FuseFault                                                                                             ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux11~0                                                             ; 1                 ; 6       ;
; Module_Ready                                                                                              ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux10~0                                                             ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~7                                                      ; 0                 ; 6       ;
; Inv_HeatSink_OVTemp                                                                                       ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|Mux9~0                                                              ; 1                 ; 6       ;
; Inv_SPICLK                                                                                                ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|sck_r0~0                                        ; 1                 ; 6       ;
; Inv_SPISIMO                                                                                               ;                   ;         ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[6]~16                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[14]~17                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[15]~18                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[2]~19                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[5]~20                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[1]~21                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[0]~22                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[13]~23                                 ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[7]~24                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[3]~25                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[4]~26                                  ; 0                 ; 6       ;
;      - inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[11]~27                                 ; 0                 ; 6       ;
; SER_BUS_RX                                                                                                ;                   ;         ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx[1]                                                 ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_start_tx_rx~0                                                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|bus_idle_count[6]~18                                                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rTx_Cancel~1                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[31]~0                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[15]~1                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[11]~2                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[5]~3                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[27]~4                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[21]~5                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[0]~6                    ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[14]~7                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[13]~8                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[12]~9                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[10]~10                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[9]~11                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[4]~12                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[7]~13                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[6]~14                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[3]~15                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[2]~16                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[8]~17                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[1]~18                   ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[16]~19                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[17]~20                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[18]~21                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[19]~22                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[20]~23                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[23]~24                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[28]~25                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[26]~26                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[24]~27                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[25]~28                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|rData[29]~29                  ; 0                 ; 6       ;
;      - IMC_Bus:IMC_Signal_Process|rx_module:rx_process|detect_module:U1|H2L_F1~0                          ; 0                 ; 6       ;
; Rec_Charger_OVTemp                                                                                        ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~6                                                      ; 0                 ; 6       ;
; RecCharger_OV                                                                                             ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~8                                                      ; 0                 ; 6       ;
; Rec_HeatSink_OVTemp                                                                                       ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~9                                                      ; 1                 ; 6       ;
; FAN_Fault                                                                                                 ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~10                                                     ; 1                 ; 6       ;
; Rec_BoostSCR_OVTemp                                                                                       ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|rec_txd_data~11                                                     ; 0                 ; 6       ;
; Rec_SPICLK                                                                                                ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|sck_r0~0                                        ; 1                 ; 6       ;
; Rec_SPISIMO                                                                                               ;                   ;         ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[0]~16                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[14]~17                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[15]~18                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[1]~19                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[2]~20                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[3]~21                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[4]~22                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[5]~23                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[8]~24                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[7]~25                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[6]~26                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[9]~27                                  ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[11]~28                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[10]~29                                 ; 0                 ; 6       ;
;      - rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|rxd_data[12]~30                                 ; 0                 ; 6       ;
; IchgP_LMT                                                                                                 ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|isRecPLMTCount~6                                                       ; 1                 ; 6       ;
; IchgN_LMT                                                                                                 ;                   ;         ;
;      - Pwm_Process_From_RECDSP:CHG|isRecNLMTCount~6                                                       ; 1                 ; 0       ;
; IAP_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecPLMTCount~6                                                     ; 1                 ; 6       ;
; IAN_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_A|isRecNLMTCount~6                                                     ; 1                 ; 6       ;
; IBP_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecPLMTCount~6                                                     ; 0                 ; 6       ;
; IBN_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_B|isRecNLMTCount~6                                                     ; 0                 ; 6       ;
; ICP_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecPLMTCount~6                                                     ; 0                 ; 6       ;
; ICN_LMT                                                                                                   ;                   ;         ;
;      - Pwm_Process_From_RECDSP:REC_C|isRecNLMTCount~6                                                     ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_27             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_27             ; 525     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                              ; PLL_1              ; 825     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; IMC_Bus:IMC_Signal_Process|bus_idle_count[6]~18                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y14_N16 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rFrom_IMC_Bus[25]~3                                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y16_N22 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID10[25]~3                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y18_N14 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y17_N28 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID1[25]~7                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N6  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID2[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N18 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID3[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N0  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID4[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N4  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID5[25]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N16 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID6[25]~2                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N28 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID7[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N18 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID8[25]~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y17_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rIMC_Data_ProcessID9[25]~3                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y19_N6  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_bps_module:U2|Count_BPS[11]~20                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y24_N16 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|always0~0                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y16_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|i[3]~5                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y12_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|rx_module:rx_process|rx_control_module:U3|isDone                                                                                                                                                                                                                                                                                 ; FF_X22_Y12_N1      ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_bps_module:U1|Count_BPS[3]~18                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y22_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; IMC_Bus:IMC_Signal_Process|tx_module:tx_process|tx_control_module:U2|isDone                                                                                                                                                                                                                                                                                 ; FF_X25_Y20_N17     ; 3       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[5]~18                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y20_N6  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:CHG|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[11]~18                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y20_N20 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[9]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y18_N12 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_A|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[5]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y18_N18 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[0]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y4_N6   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_B|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[7]~20                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y4_N12  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_NLMT_Process|rDeadTimeCount[4]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y6_N4   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pwm_Process_From_RECDSP:REC_C|PWM_DeadTimeProduce:Rec_PLMT_Process|rDeadTimeCount[0]~18                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y6_N26  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RSTn                                                                                                                                                                                                                                                                                                                                                        ; PIN_111            ; 811     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; SER_BUS_RX                                                                                                                                                                                                                                                                                                                                                  ; PIN_119            ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 401     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fan_pwm_process:fan_pwmdo|PWM_DeadTimeProduce:fan_pwm_generate|rDeadTimeCount[13]~44                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y13_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|Decoder0~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|Decoder0~1                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|Decoder0~2                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y15_N10 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|rinv_data_in2[11]                                                                                                                                                                                                                                                                                                            ; FF_X27_Y15_N23     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|a~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y21_N24 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[14]                                                                                                                                                                                                                                                                                             ; FF_X25_Y15_N25     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_data[15]                                                                                                                                                                                                                                                                                             ; FF_X25_Y15_N15     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inv_spi_process:inv_spi_signal|spi:Inv_SPI_Process|rxd_flag                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y15_N12 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[1]~24                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y22_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[10]~18                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y21_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_U|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y19_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[15]~24                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y19_N24 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[6]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y21_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_V|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[2]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y15_N2  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:InvOn_PwmProcess|rDeadTimeCount[13]~24                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y13_N16 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:NegedgeDeadTimeProduce|rDeadTimeCount[15]~18                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y11_N4  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pwm_deal_frominvdsp:INV_W|PWM_DeadTimeProduce:PosedgeDeadTimeProduce|rDeadTimeCount[8]~18                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y20_N20 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|rec_txd_data[15]~2                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y10_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|rrec_data_in1[0]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y10_N6  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|rrec_data_in2[5]~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y10_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rec_spi_process:rec_spi_signal|spi:Rec_SPI_Process|a~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X11_Y10_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X12_Y12_N31     ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X14_Y11_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X14_Y11_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X9_Y8_N20   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X11_Y11_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X12_Y7_N16  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X12_Y7_N31      ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X13_Y7_N21      ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X12_Y7_N18  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X14_Y11_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X14_Y11_N20 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X9_Y8_N4    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X14_Y11_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X13_Y11_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X14_Y11_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X11_Y8_N1       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X12_Y12_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X11_Y8_N27      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X9_Y8_N9        ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X12_Y12_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X12_Y14_N9      ; 35      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X11_Y11_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X14_Y9_N0   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X14_Y9_N8   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2|eq_node[0]                                                                                                                                    ; LCCOMB_X14_Y9_N12  ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|decode_97a:decode2|eq_node[1]                                                                                                                                    ; LCCOMB_X14_Y9_N2   ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X16_Y11_N10 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N28 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N6  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X11_Y9_N11      ; 219     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                                                                              ; LCCOMB_X10_Y9_N12  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                  ; LCCOMB_X13_Y14_N0  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X16_Y11_N0  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X17_Y9_N8   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X18_Y10_N0  ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nph:auto_generated|counter_reg_bit[3]~0                                                         ; LCCOMB_X18_Y9_N28  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_arh:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X17_Y9_N28  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X16_Y9_N10  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                               ; LCCOMB_X18_Y9_N2   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X18_Y9_N0   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                              ; LCCOMB_X15_Y12_N18 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                              ; LCCOMB_X15_Y12_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                         ; LCCOMB_X15_Y12_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X12_Y11_N10 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]~34                                                                                                                                                                                                                          ; LCCOMB_X12_Y9_N18  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X11_Y9_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X13_Y10_N0  ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                   ; PIN_27          ; 525     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0]        ; PLL_1           ; 825     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X10_Y11_N0 ; 401     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X11_Y9_N11   ; 219     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+------------+--------------------+
; Name       ; Fan-Out            ;
+------------+--------------------+
; RSTn~input ; 811                ;
+------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gm14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 9            ; 16384        ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 147456 ; 16384                       ; 9                           ; 16384                       ; 9                           ; 147456              ; 18   ; None ; M9K_X26_Y15_N0, M9K_X8_Y6_N0, M9K_X26_Y16_N0, M9K_X26_Y17_N0, M9K_X8_Y5_N0, M9K_X8_Y7_N0, M9K_X26_Y13_N0, M9K_X26_Y14_N0, M9K_X26_Y8_N0, M9K_X26_Y7_N0, M9K_X8_Y9_N0, M9K_X8_Y8_N0, M9K_X26_Y12_N0, M9K_X26_Y11_N0, M9K_X26_Y5_N0, M9K_X26_Y6_N0, M9K_X26_Y9_N0, M9K_X26_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,633 / 27,275 ( 10 % ) ;
; C16 interconnects     ; 63 / 1,240 ( 5 % )      ;
; C4 interconnects      ; 1,162 / 20,832 ( 6 % )  ;
; Direct links          ; 626 / 27,275 ( 2 % )    ;
; Global clocks         ; 4 / 10 ( 40 % )         ;
; Local interconnects   ; 1,544 / 8,064 ( 19 % )  ;
; R24 interconnects     ; 52 / 1,320 ( 4 % )      ;
; R4 interconnects      ; 1,268 / 28,560 ( 4 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.36) ; Number of LABs  (Total = 186) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 2                             ;
; 3                                           ; 3                             ;
; 4                                           ; 5                             ;
; 5                                           ; 4                             ;
; 6                                           ; 6                             ;
; 7                                           ; 4                             ;
; 8                                           ; 1                             ;
; 9                                           ; 4                             ;
; 10                                          ; 11                            ;
; 11                                          ; 5                             ;
; 12                                          ; 10                            ;
; 13                                          ; 8                             ;
; 14                                          ; 12                            ;
; 15                                          ; 15                            ;
; 16                                          ; 84                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.10) ; Number of LABs  (Total = 186) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 109                           ;
; 1 Clock                            ; 146                           ;
; 1 Clock enable                     ; 65                            ;
; 1 Sync. clear                      ; 25                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 24                            ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.43) ; Number of LABs  (Total = 186) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 5                             ;
; 5                                            ; 3                             ;
; 6                                            ; 1                             ;
; 7                                            ; 5                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 4                             ;
; 15                                           ; 1                             ;
; 16                                           ; 8                             ;
; 17                                           ; 5                             ;
; 18                                           ; 5                             ;
; 19                                           ; 13                            ;
; 20                                           ; 10                            ;
; 21                                           ; 6                             ;
; 22                                           ; 6                             ;
; 23                                           ; 8                             ;
; 24                                           ; 8                             ;
; 25                                           ; 6                             ;
; 26                                           ; 10                            ;
; 27                                           ; 7                             ;
; 28                                           ; 11                            ;
; 29                                           ; 5                             ;
; 30                                           ; 6                             ;
; 31                                           ; 5                             ;
; 32                                           ; 24                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.16) ; Number of LABs  (Total = 186) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 34                            ;
; 2                                               ; 17                            ;
; 3                                               ; 12                            ;
; 4                                               ; 16                            ;
; 5                                               ; 17                            ;
; 6                                               ; 12                            ;
; 7                                               ; 13                            ;
; 8                                               ; 9                             ;
; 9                                               ; 5                             ;
; 10                                              ; 4                             ;
; 11                                              ; 1                             ;
; 12                                              ; 1                             ;
; 13                                              ; 1                             ;
; 14                                              ; 4                             ;
; 15                                              ; 3                             ;
; 16                                              ; 32                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.08) ; Number of LABs  (Total = 186) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 12                            ;
; 3                                            ; 25                            ;
; 4                                            ; 12                            ;
; 5                                            ; 12                            ;
; 6                                            ; 7                             ;
; 7                                            ; 5                             ;
; 8                                            ; 10                            ;
; 9                                            ; 8                             ;
; 10                                           ; 7                             ;
; 11                                           ; 6                             ;
; 12                                           ; 7                             ;
; 13                                           ; 9                             ;
; 14                                           ; 7                             ;
; 15                                           ; 9                             ;
; 16                                           ; 3                             ;
; 17                                           ; 6                             ;
; 18                                           ; 2                             ;
; 19                                           ; 5                             ;
; 20                                           ; 4                             ;
; 21                                           ; 4                             ;
; 22                                           ; 2                             ;
; 23                                           ; 5                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 2                             ;
; 27                                           ; 0                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 3                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 91        ; 0            ; 91        ; 0            ; 0            ; 91        ; 91        ; 0            ; 91        ; 91        ; 0            ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 91        ; 0            ; 0            ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 91           ; 0         ; 91           ; 91           ; 0         ; 0         ; 91           ; 0         ; 0         ; 91           ; 91           ; 91           ; 91           ; 43           ; 91           ; 91           ; 43           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 91           ; 0         ; 91           ; 91           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Inv_Pwm_U1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U4          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V4          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W4          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPISOMI         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ModuleOK_LED        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LBS_SYNC            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SER_BUS_TX          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_STS_DR          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Module_Alarm_LED    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_KM_DR           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Vout_CrossZero      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPISOMI         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_AP           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_AN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_BP           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_BN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_CP           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecSCR_CN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGP_SCR            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGN_SCR            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGPwm_P            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHGPwm_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN_Pwm             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SCIRX           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SCITX           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_AP          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_AN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_BP          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_BN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_CP          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm_CN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BAT_SCR             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_U           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_LMTU        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_CrossZero_U     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RSTn                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_V           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_LMTV        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_CrossZero_V     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_W           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_Pwm_LMTW        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_CrossZero_W     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPISTE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPISTE          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHG_Pwm1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CHG_Pwm2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm3            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm4            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm5            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Pwm6            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUX_Fault           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IGBT_Temp_OV        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DCBUS_OV            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPO                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_FuseFault       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Module_Ready        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_HeatSink_OVTemp ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPICLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Inv_SPISIMO         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SER_BUS_RX          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_Charger_OVTemp  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RecCharger_OV       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_HeatSink_OVTemp ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FAN_Fault           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_BoostSCR_OVTemp ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPICLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rec_SPISIMO         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IchgP_LMT           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IchgN_LMT           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IAP_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IAN_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IBP_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IBN_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ICP_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ICN_LMT             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                     ; 0.010             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                     ; 0.010             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                     ; 0.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 0.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 0.010             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 0.010             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 6 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M04SCE144I7G for design "logical_RTL"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|pll1" as MAX 10 PLL type File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] port File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SCE144A7G is compatible
    Info (176445): Device 10M08SCE144I7G is compatible
    Info (176445): Device 10M04SCE144A7G is compatible
    Info (176445): Device 10M16SCE144A7G is compatible
    Info (176445): Device 10M16SCE144I7G is compatible
    Info (176445): Device 10M25SCE144A7G is compatible
    Info (176445): Device 10M25SCE144I7G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'logical_RTL.out.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: generate_100M_clock|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000      CLK_20M
Info (176353): Automatically promoted node CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: G:/verlog/logical_RTL/logical_RTL.v Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node Clock_Process:generate_100M_clock|altpll:altpll_component|Clock_Process_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: G:/verlog/logical_RTL/db/clock_process_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.51 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 48 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin Vout_CrossZero uses I/O standard 3.3 V Schmitt Trigger at 6 File: G:/verlog/logical_RTL/logical_RTL.v Line: 65
    Info (169178): Pin Rec_SCIRX uses I/O standard 3.3 V Schmitt Trigger at 130 File: G:/verlog/logical_RTL/logical_RTL.v Line: 153
    Info (169178): Pin Inv_Pwm_U uses I/O standard 3.3 V Schmitt Trigger at 135 File: G:/verlog/logical_RTL/logical_RTL.v Line: 48
    Info (169178): Pin Inv_Pwm_LMTU uses I/O standard 3.3 V Schmitt Trigger at 10 File: G:/verlog/logical_RTL/logical_RTL.v Line: 61
    Info (169178): Pin Inv_CrossZero_U uses I/O standard 3.3 V Schmitt Trigger at 132 File: G:/verlog/logical_RTL/logical_RTL.v Line: 52
    Info (169178): Pin RSTn uses I/O standard 3.3 V Schmitt Trigger at 111 File: G:/verlog/logical_RTL/logical_RTL.v Line: 46
    Info (169178): Pin Inv_Pwm_V uses I/O standard 3.3 V Schmitt Trigger at 141 File: G:/verlog/logical_RTL/logical_RTL.v Line: 49
    Info (169178): Pin Inv_Pwm_LMTV uses I/O standard 3.3 V Schmitt Trigger at 8 File: G:/verlog/logical_RTL/logical_RTL.v Line: 62
    Info (169178): Pin Inv_CrossZero_V uses I/O standard 3.3 V Schmitt Trigger at 131 File: G:/verlog/logical_RTL/logical_RTL.v Line: 53
    Info (169178): Pin Inv_Pwm_W uses I/O standard 3.3 V Schmitt Trigger at 140 File: G:/verlog/logical_RTL/logical_RTL.v Line: 50
    Info (169178): Pin Inv_Pwm_LMTW uses I/O standard 3.3 V Schmitt Trigger at 7 File: G:/verlog/logical_RTL/logical_RTL.v Line: 63
    Info (169178): Pin Inv_CrossZero_W uses I/O standard 3.3 V Schmitt Trigger at 127 File: G:/verlog/logical_RTL/logical_RTL.v Line: 54
    Info (169178): Pin Inv_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 124 File: G:/verlog/logical_RTL/logical_RTL.v Line: 57
    Info (169178): Pin Rec_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 33 File: G:/verlog/logical_RTL/logical_RTL.v Line: 114
    Info (169178): Pin CHG_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 66 File: G:/verlog/logical_RTL/logical_RTL.v Line: 118
    Info (169178): Pin CHG_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 65 File: G:/verlog/logical_RTL/logical_RTL.v Line: 119
    Info (169178): Pin CLK uses I/O standard 3.3 V Schmitt Trigger at 27 File: G:/verlog/logical_RTL/logical_RTL.v Line: 45
    Info (169178): Pin Rec_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 60 File: G:/verlog/logical_RTL/logical_RTL.v Line: 121
    Info (169178): Pin Rec_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 58 File: G:/verlog/logical_RTL/logical_RTL.v Line: 122
    Info (169178): Pin Rec_Pwm3 uses I/O standard 3.3 V Schmitt Trigger at 59 File: G:/verlog/logical_RTL/logical_RTL.v Line: 123
    Info (169178): Pin Rec_Pwm4 uses I/O standard 3.3 V Schmitt Trigger at 61 File: G:/verlog/logical_RTL/logical_RTL.v Line: 124
    Info (169178): Pin Rec_Pwm5 uses I/O standard 3.3 V Schmitt Trigger at 62 File: G:/verlog/logical_RTL/logical_RTL.v Line: 125
    Info (169178): Pin Rec_Pwm6 uses I/O standard 3.3 V Schmitt Trigger at 64 File: G:/verlog/logical_RTL/logical_RTL.v Line: 126
    Info (169178): Pin AUX_Fault uses I/O standard 3.3 V Schmitt Trigger at 110 File: G:/verlog/logical_RTL/logical_RTL.v Line: 74
    Info (169178): Pin IGBT_Temp_OV uses I/O standard 3.3 V Schmitt Trigger at 30 File: G:/verlog/logical_RTL/logical_RTL.v Line: 67
    Info (169178): Pin DCBUS_OV uses I/O standard 3.3 V Schmitt Trigger at 25 File: G:/verlog/logical_RTL/logical_RTL.v Line: 135
    Info (169178): Pin EPO uses I/O standard 3.3 V Schmitt Trigger at 114 File: G:/verlog/logical_RTL/logical_RTL.v Line: 71
    Info (169178): Pin Inv_FuseFault uses I/O standard 3.3 V Schmitt Trigger at 54 File: G:/verlog/logical_RTL/logical_RTL.v Line: 73
    Info (169178): Pin Module_Ready uses I/O standard 3.3 V Schmitt Trigger at 80 File: G:/verlog/logical_RTL/logical_RTL.v Line: 69
    Info (169178): Pin Inv_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 57 File: G:/verlog/logical_RTL/logical_RTL.v Line: 68
    Info (169178): Pin Inv_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 123 File: G:/verlog/logical_RTL/logical_RTL.v Line: 56
    Info (169178): Pin Inv_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 120 File: G:/verlog/logical_RTL/logical_RTL.v Line: 58
    Info (169178): Pin SER_BUS_RX uses I/O standard 3.3 V Schmitt Trigger at 119 File: G:/verlog/logical_RTL/logical_RTL.v Line: 95
    Info (169178): Pin Rec_Charger_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 22 File: G:/verlog/logical_RTL/logical_RTL.v Line: 109
    Info (169178): Pin RecCharger_OV uses I/O standard 3.3 V Schmitt Trigger at 48 File: G:/verlog/logical_RTL/logical_RTL.v Line: 110
    Info (169178): Pin Rec_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 56 File: G:/verlog/logical_RTL/logical_RTL.v Line: 107
    Info (169178): Pin FAN_Fault uses I/O standard 3.3 V Schmitt Trigger at 79 File: G:/verlog/logical_RTL/logical_RTL.v Line: 111
    Info (169178): Pin Rec_BoostSCR_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 55 File: G:/verlog/logical_RTL/logical_RTL.v Line: 108
    Info (169178): Pin Rec_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 32 File: G:/verlog/logical_RTL/logical_RTL.v Line: 113
    Info (169178): Pin Rec_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 45 File: G:/verlog/logical_RTL/logical_RTL.v Line: 115
    Info (169178): Pin IchgP_LMT uses I/O standard 3.3 V Schmitt Trigger at 38 File: G:/verlog/logical_RTL/logical_RTL.v Line: 104
    Info (169178): Pin IchgN_LMT uses I/O standard 3.3 V Schmitt Trigger at 29 File: G:/verlog/logical_RTL/logical_RTL.v Line: 105
    Info (169178): Pin IAP_LMT uses I/O standard 3.3 V Schmitt Trigger at 52 File: G:/verlog/logical_RTL/logical_RTL.v Line: 128
    Info (169178): Pin IAN_LMT uses I/O standard 3.3 V Schmitt Trigger at 44 File: G:/verlog/logical_RTL/logical_RTL.v Line: 129
    Info (169178): Pin IBP_LMT uses I/O standard 3.3 V Schmitt Trigger at 50 File: G:/verlog/logical_RTL/logical_RTL.v Line: 130
    Info (169178): Pin IBN_LMT uses I/O standard 3.3 V Schmitt Trigger at 41 File: G:/verlog/logical_RTL/logical_RTL.v Line: 131
    Info (169178): Pin ICP_LMT uses I/O standard 3.3 V Schmitt Trigger at 43 File: G:/verlog/logical_RTL/logical_RTL.v Line: 132
    Info (169178): Pin ICN_LMT uses I/O standard 3.3 V Schmitt Trigger at 39 File: G:/verlog/logical_RTL/logical_RTL.v Line: 133
Info (144001): Generated suppressed messages file G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1467 megabytes
    Info: Processing ended: Fri Nov 03 14:21:43 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg.


