FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 5516.3.0 df05ece42a54 */
/* bench 5516.3.1 832bc38f5f82 */
/* bench 5516.3.2 c3970bb43a49 */
/* bench 5516.3.3 b2417344d5ed */
/* bench 5516.3.4 d67cad9d7242 */
/* bench 5516.3.5 e6279166390d */
/* bench 5516.3.6 a6f6f65da4d9 */
/* bench 5516.3.7 71c760072994 */
/* bench 5516.3.8 563abe1c660e */
/* bench 5516.3.9 2223a243f07c */
/* bench 5516.3.10 e8646c152d3a */
/* bench 5516.3.11 c985aba28324 */
/* bench 5516.3.12 74db7e98de91 */
/* bench 5516.3.13 d0fc8e4b7777 */
/* bench 5516.3.14 8566f8c42878 */
/* bench 5516.3.15 417af6cf1e79 */
/* bench 5516.3.16 6c02737f67b4 */
/* bench 5516.3.17 92aa45442fa0 */
 * Author: Jonas Linde <jonas.linde@stericsson.com> for ST-Ericsson.
 * Author: Joakim Bech <joakim.xx.bech@stericsson.com> for ST-Ericsson.
 * Author: Berne Hebark <berne.herbark@stericsson.com> for ST-Ericsson.
 * Author: Niklas Hernaeus <niklas.hernaeus@stericsson.com> for ST-Ericsson.
 */

/* bench 19704.2.0 16388f519711 */
/* bench 19704.2.1 8c317fe6a4b4 */
/* bench 19704.2.2 a432c68116e1 */
/* bench 19704.2.3 95b04ac7f24e */
#define _CRYP_P_H_

#include <linux/io.h>
#include <linux/bitops.h>

#include "cryp.h"
#include "cryp_irqp.h"

/*
 * Generic Macros
 */
#define CRYP_SET_BITS(reg_name, mask) \
	writel_relaxed((readl_relaxed(reg_name) | mask), reg_name)

#define CRYP_WRITE_BIT(reg_name, val, mask) \
	writel_relaxed(((readl_relaxed(reg_name) & ~(mask)) |\
			((val) & (mask))), reg_name)

#define CRYP_TEST_BITS(reg_name, val) \
	(readl_relaxed(reg_name) & (val))

#define CRYP_PUT_BITS(reg, val, shift, mask) \
	writel_relaxed(((readl_relaxed(reg) & ~(mask)) | \
		(((u32)val << shift) & (mask))), reg)

/*
 * CRYP specific Macros
 */
#define CRYP_PERIPHERAL_ID0		0xE3
#define CRYP_PERIPHERAL_ID1		0x05

#define CRYP_PERIPHERAL_ID2_DB8500	0x28
#define CRYP_PERIPHERAL_ID3		0x00

#define CRYP_PCELL_ID0			0x0D
#define CRYP_PCELL_ID1			0xF0
#define CRYP_PCELL_ID2			0x05
#define CRYP_PCELL_ID3			0xB1

/*
 * CRYP register default values
 */
#define MAX_DEVICE_SUPPORT		2

/* Priv set, keyrden set and datatype 8bits swapped set as default. */
#define CRYP_CR_DEFAULT			0x0482
#define CRYP_DMACR_DEFAULT		0x0
#define CRYP_IMSC_DEFAULT		0x0
#define CRYP_DIN_DEFAULT		0x0
#define CRYP_DOUT_DEFAULT		0x0
#define CRYP_KEY_DEFAULT		0x0
#define CRYP_INIT_VECT_DEFAULT		0x0

/*
 * CRYP Control register specific mask
 */
/* bench 3054.1.0 241c943abf6c */
/* bench 3054.1.1 a9c9d6f1ab70 */
/* bench 3054.1.2 601371c7b65e */
/* bench 3054.1.3 1d3abac994e9 */
/* bench 3054.1.4 4277325b84b5 */
/* bench 3054.1.5 159d5920e4a3 */
/* bench 3054.1.6 9232b5476be5 */
/* bench 3054.1.7 d62381a9329f */
#define CRYP_CR_PRLG_MASK		BIT(1)
#define CRYP_CR_ALGODIR_MASK		BIT(2)
#define CRYP_CR_ALGOMODE_MASK		(BIT(5) | BIT(4) | BIT(3))
#define CRYP_CR_DATATYPE_MASK		(BIT(7) | BIT(6))
#define CRYP_CR_KEYSIZE_MASK		(BIT(9) | BIT(8))
#define CRYP_CR_KEYRDEN_MASK		BIT(10)
#define CRYP_CR_KSE_MASK		BIT(11)
#define CRYP_CR_START_MASK		BIT(12)
#define CRYP_CR_INIT_MASK		BIT(13)
/* bench 17131.0.0 45d3fbc256d6 */
/* bench 17131.0.1 9b2ce87cd1f8 */
/* bench 17131.0.2 b1d8cffa2a52 */
/* bench 17131.0.3 1d0c135496e2 */
/* bench 17131.0.4 fe62c38800cf */
/* bench 17131.0.5 295a72e8b0cd */
/* bench 17131.0.6 7777261c0130 */
/* bench 17131.0.7 5bc9ba8c4f72 */
#define CRYP_CR_FFLUSH_MASK		BIT(14)
#define CRYP_CR_CRYPEN_MASK		BIT(15)
#define CRYP_CR_CONTEXT_SAVE_MASK	(CRYP_CR_SECURE_MASK |\
					 CRYP_CR_PRLG_MASK |\
					 CRYP_CR_ALGODIR_MASK |\
					 CRYP_CR_ALGOMODE_MASK |\
					 CRYP_CR_KEYSIZE_MASK |\
					 CRYP_CR_KEYRDEN_MASK |\
					 CRYP_CR_DATATYPE_MASK)


#define CRYP_SR_INFIFO_READY_MASK	(BIT(0) | BIT(1))
#define CRYP_SR_IFEM_MASK		BIT(0)
#define CRYP_SR_BUSY_MASK		BIT(4)

/*
 * Bit position used while setting bits in register
 */
#define CRYP_CR_PRLG_POS		1
#define CRYP_CR_ALGODIR_POS		2
#define CRYP_CR_ALGOMODE_POS		3
#define CRYP_CR_DATATYPE_POS		6
#define CRYP_CR_KEYSIZE_POS		8
#define CRYP_CR_KEYRDEN_POS		10
#define CRYP_CR_KSE_POS			11
#define CRYP_CR_START_POS		12
#define CRYP_CR_INIT_POS		13
#define CRYP_CR_CRYPEN_POS		15

#define CRYP_SR_BUSY_POS		4

/*
 * CRYP PCRs------PC_NAND control register
 * BIT_MASK
 */
#define CRYP_DMA_REQ_MASK		(BIT(1) | BIT(0))
#define CRYP_DMA_REQ_MASK_POS		0


struct cryp_system_context {
	/* CRYP Register structure */
	struct cryp_register *p_cryp_reg[MAX_DEVICE_SUPPORT];
};

#endif
