0.6
2019.2
Nov  6 2019
21:57:16
D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/bootloader/sim/bootloader.v,1639887435,verilog,,D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/hcc/hcc_clk_wiz.v,,bootloader,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/gmem/sim/gmem.v,1639737094,verilog,,D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/memory/sim/memory.v,,gmem,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/hcc/hcc.v,1639793942,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ASel.v,,hcc,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/hcc/hcc_clk_wiz.v,1639793941,verilog,,D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/hcc/hcc.v,,hcc_clk_wiz,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/memory/sim/memory.v,1639898473,verilog,,D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/bootloader/sim/bootloader.v,,memory,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ASel.v,1639363179,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/BSel.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,ASel,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/BSel.v,1639363174,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/BranchComp.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,BSel,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/BranchComp.v,1639364071,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ImmGen.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,BranchComp,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ImmGen.v,1639744545,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/alu.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,ImmGen,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/alu.v,1639801731,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/asyn_rst_syn.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,alu,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,1639797825,verilog,,,,,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ctrl.v,1639747956,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ctrl_br.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v;D:/code/verilog/FPGA_Project/Ares/rtl/riscv_codetable.v,ctrl,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ctrl_br.v,1639480168,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/dvi_encoder.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v;D:/code/verilog/FPGA_Project/Ares/rtl/riscv_codetable.v,ctrl_br,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/forwarding.v,1639361018,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/hdmi_top.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,forwarding,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/asyn_rst_syn.v,1639795618,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ctrl.v,,asyn_rst_syn,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/dvi_encoder.v,1639795659,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/dvi_transmitter_top.v,,dvi_encoder,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/dvi_transmitter_top.v,1639795720,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/forwarding.v,,dvi_transmitter_top,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/hdmi_top.v,1639748252,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/pc.v,,hdmi_top,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
,,,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_DE.v,,serializer_10_to_1,,,,,,,,
,,,,D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/video_driver.v,,video_display,,,,,,,,
,,,,D:/code/verilog/FPGA_Project/Ares/rtl/writeback.v,,video_driver,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/pc.v,1639321743,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/rbus.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,pc,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/rbus.v,1639752049,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/regs.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,rbus,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/regs.v,1639479456,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/rv_core.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,regs,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/riscv_codetable.v,1639709255,verilog,,,,,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/rv_core.v,1639666102,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/rvtop.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,rv_core,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/rvtop.v,1639657759,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/serializer_10_to_1.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,rvtop,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_DE.v,1639359964,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_EM.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_DE,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_EM.v,1639360704,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_FD.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_EM,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_FD.v,1639360003,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_MW.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_FD,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_MW.v,1639360801,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/uart/uart_baud_generate.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_MW,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
,,,,D:/code/verilog/FPGA_Project/Ares/rtl/uart/uart_top.v,,uart_baud_generate,,,,,,,,
,,,,D:/code/verilog/FPGA_Project/Ares/rtl/uart/uart_tx.v,,uart_top,,,,,,,,
,,,,D:/code/verilog/FPGA_Project/Ares/rtl/hdmi/video_display.v,,uart_tx,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/writeback.v,1639481888,verilog,,D:/code/verilog/FPGA_Project/Ares/tb/ares_tb.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,writeback,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/tb/ares_tb.v,1639109656,verilog,,,D:/code/verilog/FPGA_Project/Ares/tb/core_param.v,ares_tb,,,../../../../Ares.srcs/sources_1/ip/hcc,,,,,
D:/code/verilog/FPGA_Project/Ares/tb/core_param.v,1639479707,verilog,,,,,,,,,,,,
