<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005838A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005838</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17672990</doc-number><date>20220216</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0085585</doc-number><date>20210630</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>522</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>033</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>768</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>528</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>5226</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>0337</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>76877</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>528</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>CHOI</last-name><first-name>Jaemyung</first-name><address><city>Busan</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Kyoungwoo</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Nayon</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>LIM</last-name><first-name>Seonghun</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>JUNG</last-name><first-name>Sungyup</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor device includes a lower structure, a first interlayer dielectric (ILD) on the lower structure, first pattern regions extending inside the first ILD in a first direction, the first pattern regions being spaced apart from each other in a second direction perpendicular to the first direction, each of the first pattern regions including at least one first pattern, and both ends of the at least one first pattern in the first direction being concave, and second pattern regions extending inside the first ILD in the first direction, the second pattern regions being spaced apart from each other in the second direction and alternating with the first pattern regions in the second direction, and each of the second pattern regions including at least one second pattern.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="149.61mm" wi="137.24mm" file="US20230005838A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="174.07mm" wi="139.28mm" file="US20230005838A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="136.82mm" wi="154.43mm" file="US20230005838A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="140.04mm" wi="153.50mm" file="US20230005838A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="125.56mm" wi="84.16mm" file="US20230005838A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="122.94mm" wi="85.01mm" file="US20230005838A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="139.45mm" wi="143.43mm" file="US20230005838A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="108.12mm" wi="117.77mm" file="US20230005838A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="106.43mm" wi="118.36mm" file="US20230005838A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="114.05mm" wi="105.33mm" file="US20230005838A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="137.58mm" wi="150.88mm" file="US20230005838A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="142.07mm" wi="134.70mm" file="US20230005838A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="152.65mm" wi="120.48mm" file="US20230005838A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="151.05mm" wi="124.12mm" file="US20230005838A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="177.72mm" wi="142.75mm" file="US20230005838A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="153.75mm" wi="140.12mm" file="US20230005838A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="171.62mm" wi="144.95mm" file="US20230005838A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="170.26mm" wi="140.46mm" file="US20230005838A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="184.91mm" wi="147.83mm" file="US20230005838A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="189.74mm" wi="149.78mm" file="US20230005838A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="206.50mm" wi="141.39mm" file="US20230005838A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="170.60mm" wi="138.43mm" file="US20230005838A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="164.51mm" wi="135.81mm" file="US20230005838A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="147.57mm" wi="135.97mm" file="US20230005838A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="148.84mm" wi="140.72mm" file="US20230005838A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="171.53mm" wi="149.69mm" file="US20230005838A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="186.61mm" wi="141.39mm" file="US20230005838A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="148.34mm" wi="140.72mm" file="US20230005838A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims benefit of priority to Korean Patent Application No. 10-2021-0085585, filed on Jun. 30, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">Embodiments relate to a semiconductor device and a method of manufacturing a semiconductor device.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">According to the trend for high performance, high speed, and/or multifunctionality of semiconductor devices, demand for miniaturization of elements (e.g., transistors) and interconnections inside semiconductor devices has increased to increase the degree of integration of the semiconductor devices. However, implementation of fine interconnections degrades a process margin due to various environments (e.g., a change in pitch) between the fine interconnections and degrades performance due to an increase in interconnection density.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">According to an aspect of embodiments, a semiconductor device includes: a lower structure; a first interlayer dielectric (ILD) (or a first interlayer insulating layer) on the lower structure; and a plurality of first pattern regions and a plurality of second pattern regions extending inside the first ILD in a first direction, spaced apart from each other and alternately disposed in a second direction, perpendicular to the first direction, and respectively including at least one first pattern and at least one second pattern, wherein both ends of the at least one first pattern in the first direction are concave.</p><p id="p-0006" num="0005">According to another aspect of embodiments, a semiconductor device includes: a lower structure; a first pattern extending on the lower structure in a first direction, both ends thereof being concave; and a second pattern extending on the lower structure in parallel to the first pattern, being adjacent to the first pattern in a second direction, perpendicular to the first direction, both ends thereof being concave, wherein one side surface of the second pattern facing the first pattern has a first portion overlapping the first pattern in the second direction and a second portion not overlapping the first pattern, and the first and second portions are substantially coplanar with each other.</p><p id="p-0007" num="0006">According to yet another aspect of embodiments, a semiconductor device includes: a pair of power interconnections extending in a first direction and spaced apart from each other in a second direction, perpendicular to the first direction; a plurality of first and second pattern regions extending in the first direction between the pair of power interconnections, alternately arranged in the second direction, and including a plurality of first and second patterns separated by blocking gaps in the first direction, respectively; and a plurality of spacer regions arranged between the pair of power interconnections and the plurality of first and second pattern regions, wherein a pattern density of the plurality of first patterns is lower than a pattern density of the plurality of second patterns in a region between the pair of power interconnections.</p><p id="p-0008" num="0007">According to still another aspect of embodiments, a method of manufacturing a semiconductor device includes: sequentially forming a dielectric layer, a first hard mask, and a first patterning layer on a lower structure; patterning the first patterning layer to form a non-mandrel region extending continuously in a first direction and a mandrel pattern defined by the non-mandrel region; forming a preliminary spacer layer on the non-mandrel region and the mandrel pattern; forming a pattern block layer dividing the non-mandrel region into a plurality of first pattern lines on the preliminary spacer layer; etching the preliminary spacer layer exposed from the pattern block layer to form a spacer layer extending along a side wall of the mandrel pattern; sequentially forming a second hard mask covering the mandrel pattern, the spacer layer, and the pattern block layer and a second patterning layer on the second hard mask; patterning the second patterning layer to form a mandrel etched region overlapping the mandrel pattern in a vertical direction and extending in parallel to the mandrel pattern and a mandrel cut pattern dividing the mandrel etched region into a plurality of second pattern lines; etching the second hard mask and the mandrel pattern using the patterned second patterning layer; removing the second patterning layer and the second hard mask layer and patterning the first hard mask using the spacer layer, the pattern block layer, and the mandrel etched pattern; forming a plurality of first trenches corresponding to the plurality of first pattern lines and a plurality of second trenches corresponding to the plurality of second pattern lines on the dielectric layer using the patterned first hard mask; and plating a metallic material inside the plurality of first and second trenches to form a plurality of first and second patterns.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0009" num="0008">Features will become apparent to those of skill in the art by describing in detail exemplary embodiments with reference to the attached drawings, in which:</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a perspective view of a semiconductor device according to an embodiment;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref> are cross-sectional views along lines I<b>1</b>-I<b>1</b>&#x2032;, I<b>2</b>-I<b>2</b>&#x2032;, and I<b>3</b>-I<b>3</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, respectively, and <figref idref="DRAWINGS">FIG. <b>2</b>D</figref> is a cross-sectional view of a gate structure applicable to an example embodiment;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view of a semiconductor device according to an embodiment;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIGS. <b>4</b>A to <b>4</b>C</figref> are partially enlarged views of regions &#x2018;A<b>1</b>&#x2019;, &#x2018;A<b>2</b>&#x2019;, and &#x2018;A<b>3</b>&#x2019; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, respectively, and <figref idref="DRAWINGS">FIG. <b>4</b>D</figref> is a cross-sectional view along line II-II&#x2032; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a plan view of a semiconductor device according to an embodiment;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan view of a semiconductor device according to an embodiment;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a plan view of a semiconductor device according to an embodiment;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> are a perspective view and a plan view, respectively, of a semiconductor device according to an embodiment;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>I</figref> are perspective views of stages in a process of manufacturing a semiconductor device according to an embodiment; and</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>C</figref> are perspective views of stages in a process of manufacturing the semiconductor device of <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a perspective view illustrating a semiconductor device <b>100</b>A according to an embodiment.</p><p id="p-0021" num="0020">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor device <b>100</b>A according to an embodiment may include a lower structure LS, a first interlayer dielectric (ILD) <b>110</b> (i.e., a first interlayer insulating layer) on the lower structure LS, and at least one first pattern <b>111</b> and at least one second pattern <b>112</b> inside the first ILD <b>110</b>. In embodiments, variables affecting a process margin, e.g., variations of pitches of fine patterns, are minimized during a photolithography and etching process of forming fine patterns of a semiconductor device, thereby providing the semiconductor device <b>100</b>A having improved process margin and yield.</p><p id="p-0022" num="0021">According to embodiments, the semiconductor device <b>100</b>A may include a fine pattern in which patterns having different shapes are alternately arranged. For example, the semiconductor device <b>100</b>A according to an embodiment may include the first pattern <b>111</b> and the second pattern <b>112</b> extending in a first direction (X-axis direction) and alternately arranged in a second direction (Y-axis direction). In this case, shapes of the ends of the first pattern <b>111</b> and the second pattern <b>112</b> in the first direction (X-axis direction) may be different from each other. For example, one of the first pattern <b>111</b> and the second pattern <b>112</b> (e.g., the first pattern <b>111</b>) may have both ends concave. Such structural characteristics may be implemented by a method of forming a fine pattern according to embodiments, which will be described in detail below with reference to <figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>I</figref>.</p><p id="p-0023" num="0022">The lower structure LS may be a semiconductor substrate with semiconductor elements, e.g., planar metal oxide semiconductor field effect transistors (MOSFETs), FinFETs in which an active region has a fin structure, multi bridge channel FETs (MBCFET&#x2122;) including a plurality of vertically stacked channels, gate-all-around transistors, or vertical FETs (VFETs). A connection relationship between the lower structure LS and the first pattern <b>111</b> and the second pattern <b>112</b> will be described I detail below with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref>.</p><p id="p-0024" num="0023">The first ILD <b>110</b> may be disposed on the lower structure LS and may include, e.g., silicon oxide, silicon nitride, or a low-k insulating material. The first ILD <b>110</b> may be formed to cover side surfaces and lower surfaces of the first pattern <b>111</b> and the second pattern <b>112</b>. The first ILD <b>110</b> insulates the first pattern <b>111</b> and the second pattern <b>112</b> from the lower structure LS, and the first pattern <b>111</b> and the second pattern <b>112</b> may be electrically connected to the lower structure LS through a lower via (&#x2018;V<b>0</b>&#x2019; in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref>) penetrating through a portion of the first ILD <b>110</b>. For example, the first ILD <b>110</b> may be formed such that a portion thereof covering side surfaces of the first pattern <b>111</b> and the second pattern <b>112</b> and a portion thereof covering lower surfaces of the first pattern <b>111</b> and the second pattern <b>112</b> are distinguished from each other by an interface.</p><p id="p-0025" num="0024">The first pattern <b>111</b> and the second pattern <b>112</b> may extend in the first direction (X-axis direction) on the lower structure LS and alternately disposed adjacent to each other in the second direction (Y-axis direction). The shapes of both ends of the first pattern <b>111</b> and the second pattern <b>112</b> may be different from each other in the first direction (X-axis direction). The first pattern <b>111</b> and the second pattern <b>112</b> may be provided as a plurality of first patterns <b>111</b> and a plurality of second patterns <b>112</b> separated in the first direction (X-axis direction) according to functions. The plurality of first patterns <b>111</b> and the plurality of second patterns <b>112</b> may be separated at predetermined intervals by first and second blocking gaps <b>11</b> and <b>21</b>, respectively.</p><p id="p-0026" num="0025">In embodiments, etch patterns on a photomask corresponding to the first pattern <b>111</b> and the second pattern <b>112</b> are formed to be dense, thereby uniformly creating a process environment in the photolithography and etching process (see <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>E</figref>). Accordingly, at least one of the plurality of first patterns <b>111</b> and the plurality of second patterns <b>112</b> (e.g., the plurality of second patterns <b>112</b>) may be separated by the second blocking gap <b>21</b> and repeatedly arranged. In addition, according to embodiments, by removing a dummy pattern included in the other of the plurality of first patterns <b>111</b> and the plurality of second patterns <b>112</b>, a degradation of performance due to an increase in the pattern density may be prevented (see <figref idref="DRAWINGS">FIGS. <b>9</b>D and <b>9</b>G</figref>). For example, the blocking region <b>12</b> providing a spacing distance greater than that of the first blocking gap <b>11</b>, e.g., a greater length along the first direction X, may be positioned at one end of at least some of the plurality of first patterns <b>111</b>. The blocking region <b>12</b> is a region in which the first pattern <b>111</b> is not formed and may be filled with the first ILD <b>110</b>.</p><p id="p-0027" num="0026">Accordingly, the plurality of second patterns <b>112</b> may include at least one dummy pattern (&#x2018;DP&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>), and a pattern density of the plurality of first patterns <b>111</b> on the lower structure LS may be lower than a pattern density of the plurality of second patterns <b>112</b>. Here, the &#x201c;pattern density&#x201d; may refer to an area occupied by the plurality of first and second patterns <b>111</b> and <b>112</b> within a predetermined area (e.g., an area of a standard cell). For example, the plurality of first and second patterns <b>111</b> and <b>112</b> may be arranged between a pair of power interconnections P<b>1</b> and P<b>2</b> spaced apart from each other in the second direction (Y-axis direction), and in the region between the pair of power interconnections P<b>1</b> and P<b>2</b>, the pattern density of the plurality of first patterns <b>111</b> may be less than the pattern density of the plurality of second patterns <b>112</b>, e.g., a total area occupied by the plurality of first patterns <b>111</b> may be less than a total area occupied by plurality of second patterns <b>112</b> within the predetermined area between pair of power interconnections P<b>1</b> and P<b>2</b>. In addition, in the process of forming the fine pattern using the first and second blocking gaps <b>11</b> and <b>21</b> and the blocking region <b>12</b>, shapes of the ends of the plurality of first and second patterns <b>111</b> and <b>112</b> adjacent to each other may be different from each other. For example, both ends of, e.g., each of, the plurality of first patterns <b>111</b> may be concave, and both ends of, e.g., each of, the plurality of second patterns <b>112</b> may be convex.</p><p id="p-0028" num="0027">Hereinafter, a connection relationship between the lower structure LS and the first pattern <b>111</b> and the second pattern <b>112</b> is described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref> along with <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref> are cross-sectional views along lines I<b>1</b>-I<b>1</b>&#x2032;, I<b>2</b>-I<b>2</b>&#x2032;, and I<b>3</b>-I<b>3</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, respectively, and <figref idref="DRAWINGS">FIG. <b>2</b>D</figref> is a cross-sectional view of a gate structure applicable to an example embodiment. <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref> merely illustrate the relationship of the physical and electrical connections between the fine patterns and the lower structure LS introduced in the embodiments of embodiments, and are not limited to the form illustrated in <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>D</figref>.</p><p id="p-0029" num="0028">Referring to <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref>, the semiconductor device <b>100</b>A according to an example embodiment may include a semiconductor substrate <b>101</b>, active regions ACT<b>1</b> and ACT<b>2</b>, each including active fins <b>105</b>, a device isolation layer ISO, source/drain regions S/D, a gate structure GS, a lower ILD, a contact structure CA, a gate contact structure CB, the first ILD <b>110</b>, a lower via V<b>0</b>, and a first conductive structure Ml. The first conductive structure M<b>1</b> may be understood as corresponding to the first and second patterns <b>111</b> and <b>112</b> illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. At least some of the plurality of first and second patterns <b>111</b> and <b>112</b> illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref> may be electrically connected to the source/drain regions S/D or the gate structure GS through the lower via V<b>0</b>. The semiconductor device <b>100</b>A according to an example embodiment may include FinFET elements in which the active regions ACT<b>1</b> and ACT<b>2</b> include the active fins <b>105</b> in the form of fins.</p><p id="p-0030" num="0029">The semiconductor substrate <b>101</b> may include a semiconductor material, e.g. a group IV semiconductor, a group III-V compound semiconductor, or a group II-VI compound semiconductor. For example, the group IV semiconductor may include silicon, germanium, or silicon-germanium. The semiconductor substrate <b>101</b> may be provided as, e.g., a bulk wafer, an epitaxial layer, a silicon on insulator (SOI) layer, a semiconductor on insulator (SeOI) layer, or the like. The semiconductor substrate <b>101</b> may include doped regions, e.g., an N well region NWELL.</p><p id="p-0031" num="0030">The device isolation layer ISO may define the active regions ACT<b>1</b> and ACT<b>2</b> in the semiconductor substrate <b>101</b>. The device isolation layer ISO may be formed by, e.g., a shallow trench isolation (STI) process. As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the device isolation layer ISO may include a region extending deeper to a lower portion of the semiconductor substrate <b>101</b> between the adjacent active regions ACT<b>1</b> and ACT<b>2</b>, but is not limited thereto. In some embodiments, the device isolation layer ISO may have a curved upper surface having a higher level toward the active fins <b>105</b>. The device isolation layer ISO may be formed of an insulating material, e.g., oxide, nitride, or a combination thereof.</p><p id="p-0032" num="0031">The active regions ACT<b>1</b> and ACT<b>2</b> are defined by the device isolation layer ISO in the semiconductor substrate <b>101</b> and may be disposed to extend in the first direction (X-axis direction). The active fins <b>105</b> may protrude from the semiconductor substrate <b>101</b>. The upper ends of the active fins <b>105</b> may be disposed to protrude by a predetermined height from the upper surface of the device isolation layer ISO. The active fins <b>105</b> may be formed as a part of the semiconductor substrate <b>101</b> or may include an epitaxial layer grown from the semiconductor substrate <b>101</b>. The active fins <b>105</b> may be partially recessed on both sides of the gate structures GS, and the source/drain regions S/D may be disposed on the recessed active fins <b>105</b>. In some embodiments, the active regions ACT<b>1</b> and ACT<b>2</b> may have doped regions including impurities. For example, the active fins <b>105</b> may include impurities diffused from the source/drain regions S/D in a region in contact with the source/drain regions S/D. In example embodiments, the active fins <b>105</b> may be omitted, and in this case, the active regions ACT<b>1</b> and ACT<b>2</b> may have a structure having a flat upper surface.</p><p id="p-0033" num="0032">The source/drain regions S/D may be disposed on the recess regions, in which the active fins <b>105</b> are recessed, on both sides of the gate structures GS. The source/drain regions S/D may be provided as a source region or a drain region of the transistors. As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>, upper surfaces of the source/drain regions S/D may be positioned on a height level the same as or similar to that of the lower surfaces of the gate structures GS. However, the relative heights of the source/drain regions S/D and the gate structures GS may be variously changed according to embodiments.</p><p id="p-0034" num="0033">As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the source/drain regions S/D may be merged to be connected to each other between the active fins <b>105</b> adjacent in the second direction (Y-axis direction), but is not limited thereto. As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the source/drain regions S/D may have angled side surfaces in a cross-section in the second direction (Y-axis direction). However, in embodiments, the source/drain regions S/D may have various shapes, e.g., a polygonal shape, a circular shape, an oval shape, and/or a rectangular shape.</p><p id="p-0035" num="0034">The source/drain regions S/D may be formed of an epitaxial layer, and may include, e.g., silicon (Si), silicon germanium (SiGe), or silicon carbide (SiC). In addition, the source/drain regions S/D may further include impurities, e.g., arsenic (As) and/or phosphorus (P). In example embodiments, the source/drain regions S/D may include a plurality of regions including elements and/or doped elements having different concentrations.</p><p id="p-0036" num="0035">As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, the gate structures GS may be disposed to cross the active regions ACT<b>1</b> and ACT<b>2</b> on top of the active regions ACT<b>1</b> and ACT<b>2</b> to extend in the second direction (Y-axis direction). Channel regions of transistors may be formed in the active fins <b>105</b> crossing the gate structures GS. As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>, the gate structure GS may include a gate insulating layer <b>42</b>, a gate electrode layer <b>45</b>, gate spacer layers <b>46</b>, and a gate capping layer <b>48</b>.</p><p id="p-0037" num="0036">The gate insulating layer <b>42</b> may be disposed between the active fin <b>105</b> and the gate electrode layer <b>45</b>. In example embodiments, the gate insulating layer <b>42</b> may be formed of a plurality of layers or may be disposed to extend onto a side surface of the gate electrode layer <b>45</b>. The gate insulating layer <b>42</b> may include, e.g., an oxide, a nitride, or a high-k material. The high-k material may refer to a dielectric material having a higher dielectric constant than that of a silicon oxide layer (SiO<sub>2</sub>).</p><p id="p-0038" num="0037">The gate electrode layer <b>45</b> may include a conductive material, e.g., a metal nitride such as titanium nitride (TiN), tantalum nitride (TaN), or tungsten nitride (WN), and/or metallic material such as aluminum (Al), tungsten (W), or molybdenum (Mo), or a semiconductor material such as doped polysilicon. The gate electrode layer <b>45</b> may be formed of two or more multilayer structures. The gate electrode layer <b>45</b> may be disposed to be separated from each other in the second direction (Y-axis direction) between at least some adjacent transistors according to the circuit configuration of the semiconductor device <b>100</b>A. For example, the gate electrode layer <b>45</b> may be separated by a separate gate isolation layer.</p><p id="p-0039" num="0038">The gate spacer layers <b>46</b> may be disposed on opposite, e.g., both, sides of the gate electrode layer <b>45</b>. The gate spacer layers <b>46</b> may insulate the source/drain regions S/D from the gate electrode layer <b>45</b>. The gate spacer layers <b>46</b> may have a multilayer structure according to embodiments. The gate spacer layers <b>46</b> may be formed of, e.g., oxide, nitride, or oxynitride, and in particular, a low-k film. The gate spacer layers <b>46</b> may include, e.g., at least one of SiO, SiN, SiCN, SiOC, SiON, and SiOCN.</p><p id="p-0040" num="0039">The gate capping layer <b>48</b> may be disposed on the gate electrode layer <b>45</b>, and the lower surface and side surfaces thereof may be surrounded by the gate electrode layer <b>45</b> and the gate spacer layers <b>46</b>, respectively. The gate capping layer <b>48</b> may be formed of, e.g., oxide, nitride, and oxynitride.</p><p id="p-0041" num="0040">The lower ILD may be disposed to cover the source/drain regions S/D and the gate structures GS. The lower ILD may include, e.g., at least one of an oxide, a nitride, and an oxynitride, and may include a low-k material.</p><p id="p-0042" num="0041">The contact structure CA may be connected to the source/drain regions S/D through the lower ILD and apply an electrical signal to the source/drain regions S/D, e.g., the contact structure CA may penetrate through the lower ILD to directly contact the source/drain regions S/D. The gate contact structure CB may be connected to the gate electrode layer <b>45</b> through the lower ILD and the gate capping layer <b>48</b>, and may apply an electrical signal to the gate electrode layer <b>45</b>, e.g., the gate contact structure CB may penetrate through the lower ILD and through the gate capping layer <b>48</b> to directly contact the gate electrode layer <b>45</b>. The contact structures CA may be disposed in corresponding recesses of the source/drain regions S/D to a predetermined depth (<figref idref="DRAWINGS">FIG. <b>2</b>C</figref>), but are not limited thereto. The contact structure CA and the gate contact structure CB may include a conductive material, e.g., a metallic material such as tungsten (W), aluminum (Al), and copper (Cu) or a semiconductor material such as doped polysilicon. In some embodiments, the contact structure CA and the gate contact structure CB may include a barrier metal layer disposed along an outer surface thereof. Also, in some embodiments, the contact structure CA may further include a metal-semiconductor layer, e.g., a silicide layer, disposed at an interface in contact with the source/drain regions S/D, and the gate contact structure CB may further include a metal-semiconductor layer, e.g., a silicide layer, disposed on an interface in contact with the gate electrode layer <b>45</b>.</p><p id="p-0043" num="0042">The first ILD <b>110</b> may cover the contact structure CA and the gate contact structure CB and may be on the same level as that of an interconnection structure including the lower via V<b>0</b> and the first conductive structure Ml. The first ILD <b>110</b> may be formed of silicon oxide or a low-k material. The first ILD <b>110</b> may include, e.g., at least one of SiO, SiN, SiCN, SiOC, SiON, and SiOCN. In an example, the first ILD <b>110</b> may be divided into a plurality of insulating layers disposed on the same level as those of the lower via V<b>0</b> and the first conductive structure Ml. In this case, etch stop layers <b>60</b> may be disposed on a lower surface of each of the plurality of insulating layers. The etch stop layers <b>60</b> may function as etch stop layers during an etch process for forming the lower via V<b>0</b> and the first conductive structure Ml. The etch stop layers <b>60</b> may include a high-k material, e.g., silicon nitride or aluminum oxide.</p><p id="p-0044" num="0043">The lower via V<b>0</b> and the first conductive structure M<b>1</b> constituting the interconnection structure of the semiconductor device <b>100</b>A may be sequentially stacked and disposed on the lower structure LS. The first conductive structure M<b>1</b> may be understood as an element corresponding to the power interconnections P<b>1</b> and P<b>2</b> and the first and second patterns <b>111</b> and <b>112</b> illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The interconnection structure may include at least one of a conductive material, e.g., aluminum (Al), copper (Cu), and tungsten (W). According to an embodiment, the interconnection structure may further include a plurality of vias and a plurality of conductive structures stacked in a vertical direction, e.g., in the Z direction, on the first conductive structure M<b>1</b> (refer to the embodiment of <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>). In this case, the plurality of conductive structures may have a relatively large thickness as they are disposed on an upper portion, but embodiments are not limited thereto.</p><p id="p-0045" num="0044">The interconnection structure may further include a barrier layer <b>70</b> disposed on lower surfaces of the first conductive structure M<b>1</b> and the lower via V<b>0</b>. The barrier layer <b>70</b> may be disposed on a lower surface and a side surface of each of the lower via V<b>0</b> and the first conductive structure Ml. In <figref idref="DRAWINGS">FIGS. <b>2</b>A to <b>2</b>C</figref>, the interconnection structures M<b>1</b> and V<b>0</b> are illustrated as a single damascene structure, but may be formed in a dual damascene structure according to an embodiment. In this case, the barrier layers <b>70</b> may continuously extend from, e.g., the side surface and the lower surface of the first conductive structure M<b>1</b> to the side surface and the lower surface of the lower via V<b>0</b>. The barrier layers <b>70</b> may include at least one of, e.g., titanium (Ti), tantalum (Ta), cobalt (Co), titanium nitride (TiN), and tantalum nitride (TaN).</p><p id="p-0046" num="0045">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>D</figref>, a semiconductor device <b>100</b>&#x2032; may further include a plurality of channel layers <b>55</b> vertically spaced apart from each other, e.g., along the Z direction, on the active regions ACT<b>1</b> and ACT<b>2</b>, and internal spacer layers <b>58</b> disposed in parallel with the gate electrode layer <b>45</b> between the plurality of channel layers <b>55</b>. The semiconductor device <b>100</b>&#x2032; may include transistors having a gate-all-around structure in which the gate electrode layer <b>45</b> and the gate insulating layer <b>42</b> are disposed between the active fin <b>105</b> and the channel layers <b>55</b> and between the plurality of channel layers <b>55</b> having a nanosheet shape. For example, the semiconductor device <b>100</b>&#x2032; may include transistors having a multi bridge channel FET (MBCFET&#x2122;) structure including the channel layers <b>55</b>, the source/drain regions S/D, and the gate structure GS.</p><p id="p-0047" num="0046">The plurality of channel layers <b>55</b> may include two or more channel layers <b>55</b> disposed on the active regions ACT<b>1</b> and ACT<b>2</b>, and spaced apart from each other in a direction perpendicular to an upper surface of the active fin <b>105</b>, e.g., in a third direction (the Z direction). The plurality of channel layers <b>55</b> may be connected to the source/drain regions S/D and may be spaced apart from upper surfaces of the active fins <b>105</b>. The channel layers <b>55</b> may have a width the same or similar to that of the active fin <b>105</b> in the second direction (Y-axis direction) and may have a width the same or similar to that of the gate structure GS in the first direction (X-axis direction). However, in some embodiments, the channel layers <b>55</b> may have a reduced width so that side surfaces thereof are positioned below the gate structure GS in the first direction (X-axis direction).</p><p id="p-0048" num="0047">The plurality of channel layers <b>55</b> may be formed of a semiconductor material, e.g., at least one of silicon (Si), silicon germanium (SiGe), and germanium (Ge). The plurality of channel layers <b>55</b> may be formed of, e.g., the same material as the semiconductor substrate <b>101</b>. The number and shape of the channel layers <b>55</b> may vary in embodiments.</p><p id="p-0049" num="0048">The gate structure GS may be disposed on the active fins <b>105</b> and the plurality of channel layers <b>55</b>, and may extend to cross the active fins <b>105</b> and the plurality of channel layers <b>55</b>. Channel regions of transistors may be formed in the active fins <b>105</b> and the plurality of channel layers <b>55</b> crossing the gate structure GS. In this embodiment, the gate insulating layer <b>42</b> may be disposed not only between the active fin <b>105</b> and the gate electrode layer <b>45</b>, but also between the plurality of channel layers <b>55</b> and the gate electrode layer <b>45</b>. The gate electrode layer <b>45</b> may be disposed to fill portions between the plurality of channel layers <b>55</b> on the active fins <b>105</b> and extend upwardly of the plurality of channel layers <b>55</b>. The gate electrode layer <b>45</b> may be spaced apart from the plurality of channel layers <b>55</b> by the gate insulating layer <b>42</b>.</p><p id="p-0050" num="0049">The internal spacer layers <b>58</b> may be disposed in parallel with the gate electrode layer <b>45</b> between the plurality of channel layers <b>55</b>. The gate electrode layer <b>45</b> may be spaced apart and electrically separated from the source/drain regions S/D by the internal spacer layers <b>58</b>. A side surface of the internal spacer layers <b>58</b> may be flat or may be rounded to be inwardly convex toward the gate electrode layer <b>45</b>. The internal spacer layers <b>58</b> may be formed of, e.g., oxide, nitride, or oxynitride, and in particular, a low-k film.</p><p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view illustrating the semiconductor device <b>100</b>A of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, <figref idref="DRAWINGS">FIGS. <b>4</b>A to <b>4</b>C</figref> are partially enlarged views of regions &#x2018;A<b>1</b>&#x2019;, &#x2018;A<b>2</b>&#x2019;, and &#x2018;A<b>3</b>&#x2019; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>, respectively, and <figref idref="DRAWINGS">FIG. <b>4</b>D</figref> is a cross-sectional view along line II-II&#x2032; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0052" num="0051">Referring to <figref idref="DRAWINGS">FIGS. <b>3</b> to <b>4</b>D</figref>, the semiconductor device <b>100</b>A according to an embodiment may include the pair of power interconnections P<b>1</b> and P<b>2</b>, a plurality of first pattern regions <b>10</b>, a plurality of second pattern regions <b>20</b>, and a plurality of spacer regions <b>30</b>.</p><p id="p-0053" num="0052">The pair of power interconnections P<b>1</b> and P<b>2</b> may be power rails extending in the first direction (X-axis direction) and spaced apart from each other in the second direction (Y-axis direction). The pair of power interconnections P<b>1</b> and P<b>2</b> may define upper and lower outlines of a standard cell. For example, when the pair of power interconnections P<b>1</b> and P<b>2</b> is an outline defining a standard cell, a plurality of different or identical standard cells may be arranged in the first direction (X-axis direction) along the outline between the pair of power interconnections P<b>1</b> and P<b>2</b>. The pair of power interconnections P<b>1</b> and P<b>2</b> may be power lines supplying different potentials to standard cells disposed therearound. For example, the first power interconnection P<b>1</b> may supply a first power source VDD, and the second power interconnection P<b>2</b> may supply a second power source VSS smaller than the first power source VDD. The pair of power interconnections P<b>1</b> and P<b>2</b> may include a conductive material, e.g., at least one of aluminum (Al), copper (Cu), and tungsten (W).</p><p id="p-0054" num="0053">The plurality of first and second pattern regions <b>10</b> and <b>20</b> may extend in the first direction (X-axis direction) and may be alternately disposed in the second direction (Y-axis direction) between the pair of power interconnections P<b>1</b> and P<b>2</b>. In addition, the plurality of first and second pattern regions <b>10</b> and <b>20</b> may include a plurality of first and second patterns <b>111</b> and <b>112</b> separated in the first direction (X-axis direction) by the blocking gaps <b>11</b> and <b>21</b>, respectively. Shapes of ends of the plurality of first and second patterns <b>111</b> and <b>112</b> adjacent to the first and second blocking gaps <b>11</b> and <b>21</b> and the blocking region <b>12</b> may be different from each other. For example, both ends of, e.g., each of, the plurality of first patterns <b>111</b> may be concave in the first direction (X-axis direction), e.g., curved inwardly with respect to each of the first patterns <b>111</b>, and both ends of, e.g., each of, the plurality of second patterns <b>112</b> may be convex in the first direction (X-axis direction), e.g., curved outwardly with respect to each of the second patterns <b>112</b>. The plurality of first and second patterns <b>111</b> and <b>112</b> may have substantially the same first and second line widths LW<b>1</b> and LW<b>2</b>, e.g., in the second direction (Y-axis direction), but are not limited thereto. The first and second line widths LW<b>1</b> and LW<b>2</b> may have different values depending on the design.</p><p id="p-0055" num="0054">Embodiments may improve a process margin by uniformly establishing a process environment during a photolithography and etching process (see <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>E</figref>) and prevent a degradation of performance of the semiconductor device by removing some dummy patterns during the manufacturing process (see <figref idref="DRAWINGS">FIGS. <b>9</b>D and <b>9</b>G</figref>). Accordingly, the blocking region <b>12</b> providing a spacing distance greater than that of the first blocking gap <b>11</b>, e.g., in the first direction (X-axis direction), may be positioned at one end of at least some of the plurality of first patterns <b>111</b>. Here, the blocking region <b>12</b> may be a region from which a dummy pattern is removed. Also, the plurality of second patterns <b>112</b> may be separated by the second blocking gap <b>21</b> and densely disposed in the first direction (X-axis direction). Here, the plurality of second patterns <b>112</b> may include at least one dummy pattern DP. As described above, the arrangement of the plurality of densely disposed second patterns <b>112</b> may be understood as a result of uniformly establishing an environment for photolithography and etching processes. Accordingly, as described above with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, according to embodiments, the first and second patterns <b>111</b> and <b>112</b> in the plurality of first and second pattern regions <b>10</b> and <b>20</b> may be formed to have different pattern densities. For example, in the region between the pair of power interconnections P<b>1</b> and P<b>2</b>, the pattern density of the plurality of first patterns <b>111</b> may be less than the pattern density of the plurality of second patterns <b>112</b>. Alternatively, the pattern density of the plurality of first patterns <b>111</b> in the plurality of first pattern regions <b>10</b> may be less than the pattern density of the plurality of second patterns <b>112</b> in the plurality of second pattern regions <b>20</b>.</p><p id="p-0056" num="0055">For example, as illustrated in <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>, at least some of the plurality of first pattern regions <b>10</b> may include a plurality of first patterns <b>111</b><i>a </i>and <b>111</b><i>b </i>overlapping, e.g., collinear, in the first direction (X-axis direction) and separated at a first interval dl by the first blocking gap <b>11</b>, e.g., in the first direction (X-axis direction). Similarly, at least some of the plurality of second pattern regions <b>20</b> may include a plurality of second patterns <b>112</b><i>a </i>and <b>112</b><i>b </i>overlapping, e.g., collinear, in the first direction (X-axis direction) and separated at a second interval d<b>2</b> by the second blocking gap <b>21</b>, e.g., in the first direction (X-axis direction). Here, the first interval dl and the second interval d<b>2</b> may be substantially equal. &#x201c;Being substantially equal&#x201d; may not mean physically equal intervals, but may refer to that they are designed at equal intervals. For example, the first interval dl and the second interval d<b>2</b> may be understood as critical spacing distances based on a design rule of a standard cell. The critical spacing distance may refer to a minimum distance at which patterns formed in a semiconductor device are physically separated by patterning a layout of a standard cell.</p><p id="p-0057" num="0056">In addition, as a result of uniformly establishing a process environment during the photolithography and etching process, side surfaces of the second patterns <b>112</b> adjacent to the blocking region <b>12</b>, among the plurality of second patterns <b>112</b> formed later in the manufacturing process, may be formed to be flat.</p><p id="p-0058" num="0057">For example, as illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>, a second pattern <b>112</b><i>p </i>adjacent to the first pattern <b>111</b><i>a </i>may have a first portion <b>112</b><i>p</i><b>1</b> overlapping the first pattern <b>111</b><i>a </i>in the second direction (Y-axis direction) and a second portion <b>112</b><i>p</i><b>2</b> overlapping the blocking region <b>12</b> (i.e., not overlapping the first pattern <b>111</b><i>a</i>), and side surfaces sa and sb of the respective first and second portions <b>112</b><i>p</i><b>1</b> and <b>112</b><i>p</i><b>2</b> adjacent to, e.g., and facing, the first pattern <b>111</b><i>a </i>may be substantially coplanar with each other. In this case, since the second portion <b>112</b><i>p</i><b>2</b> corresponds to the blocking region <b>12</b>, the second portion <b>112</b><i>p</i><b>2</b> may have a length greater than the interval of the blocking gaps <b>11</b> and <b>21</b>.</p><p id="p-0059" num="0058">If a full track process (as illustrated in <figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>D</figref>) is not performed in the process of forming the plurality of first and second patterns <b>111</b> and <b>112</b>, e.g., if patterns are formed collinearly at a varying pitch rather than continuously with a dummy pattern to be removed later for density adjustment, only one end of the first pattern adjacent to the blocking region <b>12</b> may be convex (rather than both), and since a pattern block layer (see &#x201c;<b>240</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>9</b>D</figref>) corresponding to the blocking region <b>12</b> is not formed during the manufacturing process, one side surface of the second pattern may extend to a portion in which the pattern block layer (see &#x201c;<b>240</b>&#x201d; of <figref idref="DRAWINGS">FIG. <b>9</b>D</figref>) is not formed, so that at least some of the plurality of second patterns <b>112</b> may have a relatively large line width. In contrast, according to embodiments, the patterning layers (&#x2018;<b>220</b>&#x2019; and &#x2018;<b>320</b>&#x2019; in <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>E</figref>) are patterned by a full track process, regardless of positions of the patterns to be actually formed (e.g., the first and second patterns <b>111</b> and <b>112</b>) and a dummy pattern is removed using the pattern block layer (<b>240</b> of <figref idref="DRAWINGS">FIG. <b>9</b>D</figref>). Thus, the plurality of second patterns <b>112</b> may all have substantially the same line width. Here, the dummy pattern refers to a pattern electrically insulated from the source/drain regions and the gate structure of the lower structure LS illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>2</b>C</figref>.</p><p id="p-0060" num="0059">For example, as illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>D</figref>, the lower structure LS including the semiconductor substrate <b>101</b>, the active regions ACT<b>1</b> and ACT<b>2</b>, the source/drain regions S/D, and the gate structure GS may be disposed below the plurality of second patterns <b>112</b>. The plurality of second patterns <b>112</b> may include a signal pattern S connected to the source/drain regions S/D or the gate structure GS, and the dummy pattern DP electrically insulated from the source/drain regions S/D and the gate structure GS. The dummy pattern DP may be physically and electrically separated from the signal pattern S by the second blocking gap <b>21</b>. Here, the &#x201c;signal pattern S&#x201d; is used as a term to refer to patterns disposed between the pair of power interconnections P<b>1</b> and P<b>2</b>, e.g., a pattern between the pair of power interconnections P<b>1</b> and P<b>2</b> that is electrically connected to the source/drain regions S/D or the gate structure GS, and the &#x201c;dummy pattern DP&#x201d; is used as a term to refer to a pattern insulated from the source/drain regions S/D and the gate structure GS, e.g., is not electrically connected to the source/drain regions S/D or the gate structure GS, as compared with the signal pattern S. That is, the &#x201c;signal pattern S&#x201d; and the &#x201c;dummy pattern DP&#x201d; do not limit the functions of the first and second patterns <b>111</b> and <b>112</b>.</p><p id="p-0061" num="0060">Referring back to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the plurality of spacer regions <b>30</b> may be disposed between the pair of power interconnections P<b>1</b> and P<b>2</b> and the plurality of first and second pattern regions <b>10</b> and <b>20</b>, and may correspond to an arrangement region of the spacer layer (<b>230</b> of <figref idref="DRAWINGS">FIG. <b>9</b>G</figref>) self-aligning the plurality of second patterns <b>112</b>. The plurality of spacer regions <b>30</b> may have substantially the same line width LWs, e.g., in the second direction (the Y-axis direction). Depending on the design, the width LWs of the plurality of spacer regions <b>30</b> may be equal to or smaller than the widths LW<b>1</b> and LW<b>2</b> of the plurality of first and second pattern regions <b>10</b> and <b>20</b>, but embodiments are not limited thereto. In the drawings, the dotted lines dividing the plurality of first and second pattern regions <b>10</b> and <b>20</b> and the plurality of spacer regions <b>30</b> may be understood as imaginary lines for convenience of description.</p><p id="p-0062" num="0061"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a plan view illustrating a semiconductor device <b>100</b>B according to an embodiment.</p><p id="p-0063" num="0062">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the semiconductor device <b>100</b>B according to an embodiment may have the same or similar characteristics to those of the semiconductor device <b>100</b>A of <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, except that the arrangement order of the plurality of first and second pattern regions <b>10</b> and <b>20</b> is changed, e.g., the order of the first and second pattern regions <b>10</b> and <b>20</b> along the second direction (e.g., the Y-axis direction) may be changed. For example, the pair of power interconnections P<b>1</b> and P<b>2</b> and the plurality of first patterns <b>111</b> may be spaced apart from each other at a same distance in the second direction (Y-axis direction), and the plurality of second patterns <b>112</b> may be disposed between the pair of power interconnections P<b>1</b> and P<b>2</b> and the plurality of first patterns <b>111</b>. That is, both the pair of power interconnections P<b>1</b> and P<b>2</b> may be disposed adjacent to the plurality of second patterns <b>112</b>, e.g., a plurality of second patterns <b>112</b> may be arranged between the power interconnection P<b>1</b> and the plurality of first patterns <b>111</b>. This arrangement relationship may be understood to result from a process in which the pair of power interconnections P<b>1</b> and P<b>2</b> is formed in the same patterning operation as that of the plurality of first patterns <b>111</b>. As a similar concept, in the semiconductor device <b>100</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the pair of power interconnections P<b>1</b> and P<b>2</b> may be understood to be formed in the same operation as that of the plurality of second patterns <b>112</b>.</p><p id="p-0064" num="0063"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan view illustrating a semiconductor device <b>100</b>C according to an embodiment.</p><p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the semiconductor device <b>100</b>C according to an embodiment may have the same or similar characteristics to those of the semiconductor device <b>100</b>A of <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, except that portions of the dummy patterns DP included in the plurality of second patterns <b>112</b> are removed. According to the present embodiment, by removing the dummy pattern included in the plurality of second pattern regions <b>20</b>, the pattern density may be further lowered and a degradation of performance of the semiconductor device <b>100</b>C may be minimized. For example, at least some of the plurality of second pattern regions <b>20</b> may include the second blocking region <b>22</b> providing a spacing distance greater than that of the second blocking gap <b>21</b>.</p><p id="p-0066" num="0065">In an embodiment, ends of the second patterns <b>112</b> adjacent to the second blocking region <b>22</b> may be convex. However, according to an embodiment, ends of the second patterns <b>112</b> may be concave similarly to that of the first patterns <b>111</b> adjacent to the first blocking region <b>12</b> (refer to the embodiment of <figref idref="DRAWINGS">FIG. <b>6</b></figref>).</p><p id="p-0067" num="0066">Also, according to an embodiment, not all of the dummy patterns DP included in the plurality of second patterns <b>112</b> may be removed. Some of the second pattern regions <b>20</b> formed by the full track process (refer to <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>) may still include the dummy pattern DP. That is, portions of the dummy patterns included in the plurality of second pattern regions <b>20</b> may be selectively removed in consideration of both the effect of securing a process margin using the full track process and the effect of preventing degradation of performance by removing the dummy pattern.</p><p id="p-0068" num="0067"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a plan view illustrating a semiconductor device <b>100</b>D according to an embodiment.</p><p id="p-0069" num="0068">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the semiconductor device <b>100</b>D according to an embodiment may have the same or similar characteristics to those of the semiconductor device <b>100</b>C of <figref idref="DRAWINGS">FIG. <b>6</b></figref>, except that ends of the second patterns <b>112</b> adjacent to the blocking region <b>22</b> have a shape different from that of the ends of the second patterns <b>112</b> adjacent to the second blocking gap <b>21</b>. According to the present embodiment, by removing the dummy pattern included in the plurality of second pattern regions <b>20</b>, the pattern density may be further reduced and a degradation of performance of the semiconductor device <b>100</b>D may be minimized. In addition, the plurality of second patterns <b>112</b> without the dummy pattern may also be formed by a full track process (refer to <figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>C</figref>) to secure margins for the photolithography process and the etching process. In this case, ends of the second patterns <b>112</b> adjacent to the second blocking region <b>22</b> have a concave shape (refer to region &#x2018;B<b>1</b>&#x2019;), while ends of the second patterns <b>112</b> adjacent to the second blocking gap <b>21</b> may have a convex shape (refer to area &#x2018;B<b>2</b>&#x2019;). A manufacturing process of the present embodiment will be described later with reference to <figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>C</figref>.</p><p id="p-0070" num="0069"><figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> are perspective and plan views illustrating a semiconductor device <b>100</b>E according to an embodiment.</p><p id="p-0071" num="0070">Referring to <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>, the semiconductor device <b>100</b>E according to an embodiment may further include a second ILD <b>120</b> disposed on the first ILD <b>110</b>, and a plurality of third and fourth pattern regions <b>10</b><i>b </i>and <b>20</b><i>b </i>alternately disposed and spaced apart from each other in the second ILD <b>120</b> and including at least one of the third and fourth patterns <b>121</b> and <b>122</b>, respectively. The plurality of third and fourth pattern regions <b>10</b><i>b </i>and <b>20</b><i>b </i>may extend in a direction crossing the plurality of first and second pattern regions <b>10</b><i>a </i>and <b>20</b><i>a</i>. For example, the plurality of third and fourth pattern regions <b>10</b><i>b </i>and <b>20</b><i>b </i>may extend in the second direction (Y-axis direction), perpendicular to the plurality of first and second pattern regions <b>10</b><i>a </i>and <b>20</b><i>a</i>. In addition, the plurality of third and fourth pattern regions <b>10</b><i>b </i>and <b>20</b><i>b </i>may include third and fourth blocking gaps <b>11</b><i>b </i>and <b>21</b><i>b </i>and a third blocking region <b>12</b><i>b</i>. The plurality of third and fourth patterns <b>121</b> and <b>122</b> may have different shapes similar to those of the first and second patterns <b>111</b> and <b>112</b>. For example, both ends of the third pattern <b>121</b> may be concave similarly to the first pattern <b>111</b>, and both ends of the fourth pattern <b>122</b> may be convex. In this case, at least one of the plurality of fourth patterns <b>122</b> may be a dummy pattern DP electrically insulated from the first and second patterns <b>111</b> and <b>112</b>. In addition, the dummy pattern DP among the plurality of second patterns <b>112</b> may also be electrically insulated from the third and fourth patterns <b>121</b> and <b>122</b>. Although not distinguished in the drawing, spacer regions (refer to &#x2018;<b>30</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) may be disposed between the plurality of third and fourth pattern regions <b>10</b><i>b </i>and <b>20</b><i>b</i>. The second ILD <b>120</b> and the third and fourth patterns <b>121</b> and <b>122</b> may be formed by repeating the process of manufacturing the first and second patterns <b>111</b> and <b>112</b> described later with reference to <figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>I</figref> in a similar manner.</p><p id="p-0072" num="0071">In addition, in the present embodiment, the patterns in the first and second ILDs <b>110</b> and <b>120</b> have been described as including features according to embodiments. However, features according to embodiments may be selectively included only in patterns in the first or second ILDs <b>110</b> and <b>120</b>. In addition, an ILD and upper patterns may be further disposed on the second ILD <b>120</b>, and the upper patterns may also be formed to include features according to embodiments.</p><p id="p-0073" num="0072"><figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>I</figref> are perspective views illustrating stages in a process of manufacturing a semiconductor device according to an embodiment. <figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>I</figref> schematically illustrate a manufacturing process of the semiconductor device <b>100</b>A illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>, first, a dielectric layer <b>110</b>&#x2032;, a first hard mask <b>210</b>, and a first patterning layer <b>220</b> may be sequentially formed on the lower structure LS.</p><p id="p-0075" num="0074">The lower structure LS may be a semiconductor substrate on which a plurality of semiconductor devices, contact structures, etc. are formed as described above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>2</b>C</figref>. The dielectric layer <b>110</b>&#x2032; may include, e.g., silicon oxide, silicon nitride, or a low-k insulating material. The dielectric layer <b>110</b>&#x2032; may be understood as an element corresponding to the first ILD <b>110</b> described above. The dielectric layer <b>110</b>&#x2032; may be formed by a deposition process. For example, the dielectric layer <b>110</b>&#x2032; may be a silicon oxide film formed by a CVD process. The dielectric layer <b>110</b>&#x2032; may be formed as a single film or as a multilayer film in which a plurality of films are stacked.</p><p id="p-0076" num="0075">The first hard mask <b>210</b> may include a material having etch selectivity with respect to the dielectric layer <b>110</b>&#x2032; during the process of etching the first hard mask <b>210</b> (refer to <figref idref="DRAWINGS">FIG. <b>9</b>G</figref>). Also, the first hard mask <b>210</b> may be formed as a single layer or as a multilayer in which a plurality of materials are stacked. For example, the first hard mask <b>210</b> may be a single-layer or multilayer mask including silicon oxide, silicon nitride, silicon oxynitride, boron nitride, metal, metal nitride, metal oxide, silicon oxide, silicon nitride, titanium nitride, boron nitride, amorphous carbon, metal, and/or metal oxide. The first hard mask <b>210</b> may be formed through a deposition process, e.g., physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), electrochemical deposition (ECD), spin coating, or the like.</p><p id="p-0077" num="0076">The first patterning layer <b>220</b> may be deposited on the first hard mask <b>210</b>. The first patterning layer <b>220</b> may include a photosensitive material, e.g., a photoresist. According to an embodiment, the first patterning layer <b>220</b> may include, e.g., amorphous silicon. When the first patterning layer <b>220</b> does not include a photosensitive material, a photoresist layer may be additionally formed on the first patterning layer <b>220</b>.</p><p id="p-0078" num="0077">Next, the first patterning layer <b>220</b> may be patterned to form a non-mandrel region <b>221</b> extending continuously in the first direction (X-axis direction) and a mandrel pattern <b>222</b> defined by the non-mandrel region <b>221</b>. The first patterning layer <b>220</b> may be patterned by performing a photolithography process, a developing process, and an etching process. The first patterning layer <b>220</b> may be patterned so that a line width W<b>1</b><i>a </i>of the non-mandrel region <b>221</b> in the second direction (Y-axis direction) is greater than a line width W<b>2</b> of the mandrel pattern <b>222</b>. In an example, a mandrel pattern PL corresponding to the power interconnection (&#x2018;P<b>1</b>&#x2019; and &#x2018;P<b>2</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) may have a line width WP<b>2</b> greater than the line width W<b>2</b> of other mandrel patterns <b>222</b>.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>, a preliminary spacer layer <b>230</b>P may be formed on the non-mandrel region <b>221</b> and the mandrel pattern <b>222</b>. The preliminary spacer layer <b>230</b>P may extend along a surface of the mandrel pattern <b>222</b> and cover upper and side surfaces of the mandrel pattern <b>222</b> and an upper surface of the non-mandrel region <b>221</b> exposed from the mandrel pattern <b>222</b>. The preliminary spacer layer <b>230</b>P may be formed conformally using a deposition process, e.g., an ALD process. The preliminary spacer layer <b>230</b>P may include a material having etch selectivity with respect to the mandrel pattern <b>222</b> and the first hard mask <b>210</b>. For example, the preliminary spacer layer <b>230</b>P may include silicon oxide, silicon nitride, titanium nitride, boron nitride, amorphous carbon, metal, and/or metal oxide.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>C</figref>, a pattern block layer <b>240</b> dividing the non-mandrel region <b>221</b> into a plurality of first pattern lines ML<b>1</b> may be formed on the preliminary spacer layer <b>230</b>P covering the non-mandrel region <b>221</b>. The pattern block layer <b>240</b> may be formed to cut the non-mandrel region <b>221</b> in an actual pattern form (e.g., a plurality of first patterns (&#x2018;<b>111</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) separated by the blocking gap (&#x2018;<b>11</b>&#x2019; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>) or the blocking region (&#x2018;<b>12</b>&#x2019; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>). For example, the pattern block layer <b>240</b> may be formed to overlap at least a portion of the preliminary spacer layer <b>230</b>P in a vertical direction (the Z-axis direction), but may not overlap the mandrel pattern <b>222</b>, e.g., in the Z-axis direction. For example, in a plan view, the pattern block layer <b>240</b> may extend in the first direction (X-axis direction) on the non-mandrel region <b>221</b> and the preliminary spacer layer <b>230</b>P but may not overlap, e.g., tops of, the adjacent mandrel patterns <b>222</b>. In another example, according to another embodiment, the pattern block layer <b>240</b> may be formed to overlap a portion of the mandrel pattern <b>222</b> (as will be described with reference to <figref idref="DRAWINGS">FIG. <b>10</b>A</figref> below). The pattern block layer <b>240</b> may be formed by depositing a material having etch selectivity with respect to the mandrel pattern <b>222</b> and the first hard mask <b>210</b> in an opening formed by patterning a photoresist layer (not illustrated).</p><p id="p-0081" num="0080">The pattern block layer <b>240</b> may be formed as a plurality of pattern block layers including a pattern block layer BG corresponding to the blocking gap (&#x2018;<b>11</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) and a pattern block layer BA corresponding to the blocking region (&#x2018;<b>12</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>). According to embodiments, the pattern block layer BA is formed in an unnecessary region (a region in which a dummy pattern is to be formed) in the non-mandrel region <b>221</b> formed by a full track process to reduce a pattern density of the first patterns to be formed later and minimize a degradation of performance due to an increase in capacitance between adjacent patterns. In addition, both ends of the pattern block layer <b>240</b> may be convex in the first direction (X-axis direction) by a forming process using a photoresist layer. For example, in a plan view, both ends of the pattern block layer BG corresponding to the blocking gap (&#x2018;<b>11</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) and the pattern block layer BA corresponding to the blocking region (&#x2018;<b>12</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) may be convex. Accordingly, both ends of the plurality of first patterns (&#x2018;<b>111</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) formed to be cut by the pattern block layer <b>240</b> may be concave.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>D</figref>, a portion of the preliminary spacer layer (&#x2018;<b>230</b>P&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>C</figref>) exposed from the pattern block layer <b>240</b> may be etched to form the spacer layer <b>230</b> extending along a sidewall of the mandrel pattern <b>222</b>. The preliminary spacer layer (&#x2018;<b>230</b>P&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>C</figref>) may be removed in the vertical direction (the Z-axis direction) using, e.g., an anisotropic reactive ion etching (RIE) process. Through this, a plurality of spacer layers <b>230</b> may be formed on the first hard mask <b>210</b>. In this case, the two spacer layers <b>230</b> may be formed on both sidewalls of one mandrel pattern <b>222</b>. Accordingly, the non-mandrel region <b>221</b> may be formed on the sidewalls of different mandrel patterns <b>222</b> and exposed between two spacer layers <b>230</b> adjacent to each other. That is, a line width W<b>1</b><i>b </i>of the non-mandrel region <b>221</b> may be defined by two adjacent spacer layers <b>230</b>, which may correspond to a line width (&#x2018;LW<b>1</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) of the first pattern region <b>10</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref> or a line width of the first pattern (&#x2018;<b>111</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>). In addition, the spacer layer <b>230</b> may include a first spacer layer <b>230</b><i>a </i>exposed by the pattern block layer <b>240</b> and a second spacer layer <b>230</b><i>b </i>covered by the pattern block layer <b>240</b>. Since the second spacer layer <b>230</b><i>b </i>is covered by the pattern block layer <b>240</b>, the second spacer layer <b>230</b><i>b </i>may not be etched during the etching process of the preliminary spacer layer (&#x2018;<b>230</b>P&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>C</figref>). Accordingly, the second spacer layer <b>230</b><i>b </i>may protrude more than the first spacer layer <b>230</b><i>a </i>in the vertical direction (the Z-axis direction). However, in some embodiments, the etching process of the preliminary spacer layer (&#x2018;<b>230</b>P&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>C</figref>) may be performed before the pattern block layer <b>240</b> is formed.</p><p id="p-0083" num="0082">As such, in embodiments, since the non-mandrel region <b>221</b> defining the first pattern region <b>10</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref> is formed by the full track process, irrespective of an actual pattern shape (e.g., a plurality of first patterns (&#x2018;<b>111</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref>) separated by the blocking gap <b>11</b> or the blocking region <b>12</b>), a process environment such as the photolithography process and the etching process described above with reference to <figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>D</figref> may be uniformly established. When various process environments have to be satisfied in the photolithography process and the etching process for forming a fine pattern, a process margin may be significantly reduced. Meanwhile, in embodiments, the process margin may be improved during the process of forming a fine pattern by uniformizing the process environment.</p><p id="p-0084" num="0083">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>, the second hard mask <b>310</b> covering the mandrel pattern <b>222</b>, the spacer layer <b>230</b>, and the pattern block layer <b>240</b>, and the second patterning layer <b>320</b> on the second hard mask <b>310</b> may be sequentially formed.</p><p id="p-0085" num="0084">The second hard mask <b>310</b> may include the spacer layer <b>230</b> and a material having etch selectivity. Also, the second hard mask <b>310</b> may be formed as a single layer or as a multilayer in which a plurality of materials are stacked. The second hard mask <b>310</b> may be formed of, e.g., a spin on hardmask (SOH) or an amorphous carbon layer (ACL). The second hard mask <b>310</b> may be formed to cover the mandrel pattern <b>222</b>, the spacer layer <b>230</b>, and the pattern block layer <b>240</b> by a spin coating process. However, embodiments are not limited thereto, e.g., the second hard mask <b>310</b> may be formed by a deposition process.</p><p id="p-0086" num="0085">The second patterning layer <b>320</b> may be deposited on the second hard mask <b>310</b>. The second patterning layer <b>320</b> may include a photosensitive material, e.g., a photoresist. According to an embodiment, the second patterning layer <b>320</b> may include, e.g., amorphous silicon. When the second patterning layer <b>320</b> does not include a photosensitive material, a photoresist layer may be additionally formed on the second patterning layer <b>320</b>.</p><p id="p-0087" num="0086">Next, the second patterning layer <b>320</b> may be patterned to form a mandrel etched region <b>321</b>, i.e., a region overlapping the mandrel pattern <b>222</b> in the vertical direction (the Z-axis direction) and extending parallel to the mandrel pattern <b>222</b>, and a mandrel cut pattern <b>322</b>, i.e., a region dividing the mandrel etched region <b>321</b> into a plurality of second pattern lines ML<b>2</b>. For example, referring to <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>, the mandrel etched region <b>321</b> and the mandrel cut pattern <b>322</b> may be aligned along the X-axis direction, such that the mandrel cut pattern <b>322</b> may separate the second pattern lines ML<b>2</b> in the mandrel etched region <b>321</b> from each other. The second patterning layer <b>320</b> may be patterned by performing a photolithography process, a developing process, and an etching process. Here, the mandrel etched regions <b>321</b> may be understood as corresponding to the plurality of second pattern regions (&#x2018;<b>20</b>&#x2019; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>) and the plurality of second pattern lines ML<b>2</b> may be understood as corresponding to the plurality of second patterns <b>112</b> within the second pattern region <b>20</b>. However, a line width W<b>3</b> of the mandrel etched region <b>321</b> may be wider than the line width (&#x2018;LW<b>2</b>&#x2019; of <figref idref="DRAWINGS">FIG. <b>3</b></figref>) of the plurality of second pattern regions (&#x2018;<b>20</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>). This will be described later with reference to <figref idref="DRAWINGS">FIG. <b>9</b>F</figref>.</p><p id="p-0088" num="0087">In an embodiment, at least some of the dummy lines DP among the plurality of second pattern lines ML<b>2</b> may be lines for forming a dummy pattern. Accordingly, in the patterning process of the second patterning layer <b>320</b> and the second hard mask <b>310</b>, an environment in which a plurality of regularly cut second pattern lines ML<b>2</b> are concentrated may be established to further improve a process margin for forming a fine pattern. However, according to an embodiment, the dummy line DP may be omitted in a region having a high pattern density. In this case, the second blocking region <b>22</b> may be formed as described above in the embodiment of <figref idref="DRAWINGS">FIG. <b>6</b></figref>. In an example, a portion of the mandrel etched region <b>321</b> may be a region PL corresponding to the power interconnections (&#x2018;P<b>1</b>&#x2019; and &#x2018;P<b>2</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>).</p><p id="p-0089" num="0088">In addition, the mandrel cut pattern <b>322</b> may have a concave shape at both ends by a photolithography process and an etching process. For example, in a plan view, the mandrel cut pattern <b>322</b> corresponding to the blocking gap (&#x2018;<b>21</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) may have both ends concave. Accordingly, the plurality of second patterns (&#x2018;<b>112</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>3</b></figref>) formed to be cut by the mandrel cut pattern <b>322</b> may have both ends convex.</p><p id="p-0090" num="0089">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>F</figref>, the second hard mask <b>310</b> and the mandrel pattern (&#x2018;<b>222</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>) may be etched using the patterned second patterning layer <b>320</b>. In this case, the spacer layer <b>230</b> and the pattern block layer <b>240</b> may not be etched according to etch selectivity. Accordingly, when the line width W<b>3</b> of the mandrel etched region (&#x2018;<b>321</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>) formed in the second patterning layer <b>320</b> is formed to be wider than the line width W<b>2</b> of the mandrel pattern (&#x2018;<b>222</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>), the mandrel etched patterns <b>222</b><i>p </i>(corresponding to the plurality of second patterns <b>112</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref>) may be self-aligned by the spacer layer <b>230</b>. After the etching process, the spacer layer <b>230</b> and the pattern block layer <b>240</b> may partially protrude in the etched region corresponding to the line width W<b>3</b> of the mandrel etched region (&#x2018;<b>321</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>).</p><p id="p-0091" num="0090">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>G</figref>, the second patterning layer <b>320</b> and the second hard mask <b>310</b> may be removed, and the first hard mask <b>210</b> may be patterned using the spacer layer <b>230</b> and the pattern block layer <b>240</b>. The second patterning layer <b>320</b> and the second hard mask <b>310</b> may be removed by performing an ashing process, a strip process, or the like. The first hard mask <b>210</b> may be patterned by performing a directional etching process using the spacer layer <b>230</b> and the pattern block layer <b>240</b> as etch masks. Accordingly, the first hard mask <b>210</b> may be patterned to include a plurality of openings corresponding to the plurality of first and second pattern lines ML<b>1</b> and ML<b>2</b>. Thereafter, an etching process of the dielectric layer <b>110</b>&#x2032; may be performed using the patterned first hard mask <b>210</b> as an etch mask.</p><p id="p-0092" num="0091">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>H</figref>, a plurality of first trenches <b>111</b>T and a plurality of second trenches <b>112</b>T may be formed on the dielectric layer <b>110</b>. The plurality of first and second trenches <b>111</b>T and <b>112</b>T may be formed to correspond to the plurality of first and second pattern lines ML<b>1</b> and ML<b>2</b> of <figref idref="DRAWINGS">FIG. <b>9</b>G</figref> by a directional etching process. Some of the plurality of second trenches <b>112</b>T may correspond to the power interconnection PL, and may have a width greater than that of the remaining first and second trenches <b>111</b>T and <b>112</b>T.</p><p id="p-0093" num="0092">Referring to <figref idref="DRAWINGS">FIG. <b>9</b>I</figref>, a plurality of the first and second patterns <b>111</b> and <b>112</b> may be formed by plating a metallic material in the plurality of first and second trenches <b>111</b>T and <b>112</b>T. In an example, the plurality of second patterns <b>112</b> may include the pair of power interconnections P<b>1</b> and P<b>2</b> and at least one dummy pattern DP.</p><p id="p-0094" num="0093">As described above, in embodiments, a full-track process of densely forming etch patterns on a photomask is introduced to minimize variables affecting a process margin in the process of forming a fine pattern of a semiconductor device, and the blocking region <b>12</b> (refer to <figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>D</figref>) of removing a partial dummy pattern is introduced to minimize degradation of performance due to an increase in pattern density. Accordingly, the semiconductor device formed by the manufacturing method illustrated in <figref idref="DRAWINGS">FIGS. <b>9</b>A to <b>9</b>I</figref> may include a plurality of first patterns <b>111</b> extending in the first direction (X-axis direction) that are concave at both ends and plurality of second patterns <b>112</b> alternately disposed in the second direction (Y-axis direction) that are convex at both ends. Also, the plurality of first patterns <b>111</b> may not include the dummy pattern, while the plurality of second patterns <b>112</b> may include at least one dummy pattern DP. Accordingly, the pattern density of the plurality of first patterns <b>111</b> in a specific region (e.g., a region defined as a standard cell) may be smaller than the pattern density of the plurality of second patterns <b>112</b>.</p><p id="p-0095" num="0094"><figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>C</figref> are perspective views illustrating a part of a process of manufacturing the semiconductor device <b>100</b>D of <figref idref="DRAWINGS">FIG. <b>7</b></figref>. <figref idref="DRAWINGS">FIG. <b>10</b>A</figref> illustrates a manufacturing process corresponding to <figref idref="DRAWINGS">FIG. <b>9</b>D</figref>, <figref idref="DRAWINGS">FIG. <b>10</b>B</figref> illustrates a manufacturing process corresponding to <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>, and <figref idref="DRAWINGS">FIG. <b>10</b>C</figref> illustrates a manufacturing process corresponding to <figref idref="DRAWINGS">FIG. <b>9</b>I</figref>.</p><p id="p-0096" num="0095">Referring to <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the pattern block layer <b>240</b> may be formed to cover at least a portion of the mandrel pattern <b>222</b>. For example, the pattern block layer <b>240</b> may further include a second pattern block layer BA<b>2</b> for cutting the mandrel pattern <b>222</b>. The second pattern block layer BA<b>2</b> may be formed to overlap a mandrel etched region <b>321</b>DP corresponding to the position of the dummy pattern (refer to &#x2018;DP&#x2019; of <figref idref="DRAWINGS">FIG. <b>9</b>E</figref>). The second pattern block layer BA<b>2</b> may be understood as corresponding to the second blocking region (&#x2018;<b>22</b>&#x2019; in <figref idref="DRAWINGS">FIG. <b>7</b></figref>). In an example, when the mandrel pattern <b>222</b> is cut using the pattern block layer <b>240</b>, the mandrel cut pattern <b>322</b> that separates the dummy pattern may be omitted and the mandrel etched region <b>321</b> may be formed as a full track a partial section (e.g., the &#x201c;<b>321</b>DP&#x201d; region). In the drawings, the second pattern block layer BA<b>2</b> is illustrated integrally with the pattern block layer <b>240</b> nearby, but a shape of the second pattern block layer BA<b>2</b> is not limited thereto. According to an embodiment, the second pattern block layer BA<b>2</b> may have a shape physically separated from the adjacent pattern block layer <b>240</b>.</p><p id="p-0097" num="0096">Referring to <figref idref="DRAWINGS">FIG. <b>10</b>C</figref>, some of the plurality of second patterns <b>112</b> may be spaced apart from each other by the second blocking region <b>22</b> corresponding to the second pattern block layer BA<b>2</b>. Ends of the second patterns <b>112</b> adjacent to the second blocking region <b>22</b> may have a different shape from ends of the second patterns <b>112</b> adjacent to the second blocking gap <b>21</b>. For example, ends of the second patterns <b>112</b> adjacent to the second blocking region <b>22</b> have a concave shape, while ends of the second patterns <b>112</b> adjacent to the second blocking gap <b>21</b> have a convex shape. According to the present embodiment, by removing the dummy pattern included in the plurality of second pattern regions <b>20</b>, the pattern density may be further lowered and a degradation of performance of the semiconductor device may be minimized. In addition, a process margin may be secured by forming the plurality of second patterns <b>112</b> without a dummy pattern through a full track process.</p><p id="p-0098" num="0097">By way of summation and review, embodiments provide a semiconductor device having an improved process margin and minimized degradation of performance. That is, as set forth above, according to embodiments, it is possible to provide a semiconductor device having an improved process margin by minimizing a change in pitch between interconnections. In addition, it is possible to provide a semiconductor device in which degradation of performance is minimized by removing the dummy pattern in the region in which interconnections are dense.</p><p id="p-0099" num="0098">Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. In some instances, as would be apparent to one of ordinary skill in the art as of the filing of the present application, features, characteristics, and/or elements described in connection with a particular embodiment may be used singly or in combination with features, characteristics, and/or elements described in connection with other embodiments unless otherwise specifically indicated. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device, comprising:<claim-text>a lower structure;</claim-text><claim-text>a first interlayer dielectric (ILD) on the lower structure;</claim-text><claim-text>first pattern regions extending inside the first ILD in a first direction, the first pattern regions being spaced apart from each other in a second direction perpendicular to the first direction, each of the first pattern regions including at least one first pattern, and both ends of the at least one first pattern in the first direction being concave; and</claim-text><claim-text>second pattern regions extending inside the first ILD in the first direction, the second pattern regions being spaced apart from each other in the second direction and alternating with the first pattern regions in the second direction, and each of the second pattern regions including at least one second pattern.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein both ends of the at least one second pattern are convex in the first direction.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>at least some of the first pattern regions include first patterns overlapping each other in the first direction, the first patterns being separated from each other by a first interval including a first blocking gap filled with the first ILD,</claim-text><claim-text>at least some of the second pattern regions include second patterns overlapping each other in the first direction, the second patterns being separated from each other by a second interval including a second blocking gap filled with the first ILD, and</claim-text><claim-text>the first interval and the second interval are substantially equal to each other.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00003">claim 3</claim-ref>, further comprising a blocking region at an end of at least one of the first patterns in the first direction, the blocking region being filled with the first ILD and having a length greater than that of the first interval.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>at least some of the second pattern regions include second patterns overlapping each other in the first direction, the second patterns being separated from each other by a second blocking gap filled with the first ILD, and</claim-text><claim-text>the second patterns have substantially a same line width in the second direction.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a pattern density of the at least one first pattern in the first pattern regions is lower than a pattern density of the at least one second pattern in the second pattern regions.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>at least some of the second pattern regions include second patterns overlapping each other in the first direction, the second patterns being separated from each other by a second blocking gap filled with the first ILD, and</claim-text><claim-text>at least some of the second patterns are dummy patterns electrically insulated from the lower structure.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a pair of power interconnections extending inside the first ILD in the first direction, the pair of power interconnections being spaced apart from each other in the second direction, and the first pattern regions and the second pattern regions being arranged between the pair of power interconnections.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the lower structure includes:<claim-text>a semiconductor substrate;</claim-text><claim-text>active regions extending on the semiconductor substrate in the first direction;</claim-text><claim-text>a gate structure crossing the active regions and extending in the second direction; and</claim-text><claim-text>source/drain regions on the active regions arranged adjacent to opposite sides of the gate structure.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein at least one of the at least one first pattern and the at least one second pattern is electrically connected to the gate structure or the source/drain regions.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a second ILD on the first ILD; and</claim-text><claim-text>third and fourth pattern regions alternately disposed and spaced apart from each other inside the second ILD, the third and fourth pattern regions including at least one third pattern and at least one fourth pattern, respectively.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the third and fourth pattern regions extend in the second direction.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein:<claim-text>opposite ends of the at least one third pattern are concave, and</claim-text><claim-text>opposite ends of the at least one fourth pattern are convex.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. A semiconductor device, comprising:<claim-text>a lower structure;</claim-text><claim-text>first patterns extending on the lower structure in a first direction, opposite ends of each of the first patterns being concave; and</claim-text><claim-text>second patterns extending on the lower structure in parallel to the first patterns, the second patterns being between the first patterns, respectively, opposite ends of each of the second patterns being convex, and the second patterns include at least one dummy pattern.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the first patterns and the second patterns have substantially a same line width in a second direction perpendicular to the first direction.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein:<claim-text>the first patterns are spaced apart from each other by a first interval including a first blocking gap,</claim-text><claim-text>the second patterns are spaced apart from each other by a second interval including a second blocking gap, and</claim-text><claim-text>at least some of the first patterns are spaced apart from each other by a blocking region having a length greater than each of the first interval and the second interval.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein:<claim-text>at least one of the second patterns has a side surface including a first portion overlapping at least some of the first patterns in a second direction, perpendicular to the first direction, and a second portion overlapping the blocking region in the second direction, and</claim-text><claim-text>the first portion and the second portion are substantially coplanar with each other.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. A semiconductor device, comprising:<claim-text>a pair of power interconnections extending in a first direction and spaced apart from each other in a second direction perpendicular to the first direction;</claim-text><claim-text>first and second pattern regions extending in the first direction between the pair of power interconnections, the first and second pattern regions being alternately arranged in the second direction, and the first and second pattern regions including first patterns and second patterns, respectively, separated by blocking gaps in the first direction; and</claim-text><claim-text>spacer regions arranged between the pair of power interconnections and the first and second pattern regions,</claim-text><claim-text>wherein a pattern density of the first patterns is lower than a pattern density of the second patterns in a region between the pair of power interconnections.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein at least some of the first pattern regions further include a blocking region in which the first patterns are not arranged.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor device as claimed in <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein ends of the first patterns adjacent to the blocking gaps and to the blocking region are concave.</claim-text></claim><claim id="CLM-21-26" num="21-26"><claim-text><b>21</b>.-<b>26</b>. (canceled)</claim-text></claim></claims></us-patent-application>