<!doctype html>
<html>
<head>
<title>MR3 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; MR3 (DDR_PHY) Register</p><h1>MR3 (DDR_PHY) Register</h1>
<h2>MR3 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>MR3</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000018C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD08018C (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000031</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>LPDDR4 Mode Register 3</td></tr>
</table>
<p></p>
<h2>MR3 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:8</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>DBIWR</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DBI-Write Enable</td></tr>
<tr valign=top><td>DBIRD</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DBI-Read Enable</td></tr>
<tr valign=top><td>PDDS</td><td class="center"> 5:3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x6</td><td>Pull-down Drive Strength</td></tr>
<tr valign=top><td>RSVD</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</td></tr>
<tr valign=top><td>WRPST</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Postamble Length</td></tr>
<tr valign=top><td>PUCAL</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Pull-up Calibration Point</td></tr>
</table><p>Alternate Register MR3_DDR3, reset=0x31<br/>Alternate Register Field: MPRLOC Offset=0 Width=2 read-write<br/>[[*]] Description: Multi-Purpose Register (MPR) Location<br/>Alternate Register Field: MPR Offset=2 Width=1 read-write<br/>[[*]] Description: Multi-Purpose Register Enable<br/>Alternate Register Field: RSVD Offset=3 Width=13 read-write<br/>[[*]] Description: These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: MPRPSEL Offset=0 Width=2 read-write<br/>[[*]] Description: Multi-Purpose Register (MPR) Page Selection<br/>Alternate Register Field: MPRO Offset=2 Width=1 read-write<br/>[[*]] Description: Multi-Purpose Operation<br/>Alternate Register Field: GDM Offset=3 Width=1 read-write<br/>[[*]] Description: Geardown Mode<br/>Alternate Register Field: PDA Offset=4 Width=1 read-write<br/>[[*]] Description: Per DRAM Addressability<br/>Alternate Register Field: TSR Offset=5 Width=1 read-write<br/>[[*]] Description: Temp sensor readout<br/>Alternate Register Field: FGRM Offset=6 Width=3 read-write<br/>[[*]] Description: Fine Granularity Refresh Mode<br/>Alternate Register Field: WCL Offset=9 Width=2 read-write<br/>[[*]] Description: Write Command Latency when CRC and DM are enabled<br/>Alternate Register Field: MPRRF Offset=11 Width=2 read-write<br/>[[*]] Description: Multi-Purpose Register Read Format<br/>Alternate Register Field: RSVD Offset=13 Width=3 read-write<br/>[[*]] Description: These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: DS Offset=0 Width=4 read-write<br/>[[*]] Description: Drive Strength<br/>Alternate Register Field: RSVD Offset=4 Width=12 read-write<br/>[[*]] Description: These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: DS Offset=0 Width=4 read-write<br/>[[*]] Description: Drive Strength<br/>Alternate Register Field: RSVD Offset=4 Width=12 read-write<br/>[[*]] Description: These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.</p>
<p id=foot class=footer></p>
</body>
</html>