module reg_MEM(input clk, rst,
						input [36:0] pipeline_reg_out,
						input [2:0] mem_op_dest,
						output [36:0] pipeline_reg_out_out,
						output [2:0] mem_op_dest_out
						);
	always@(posedge clk,posedge rst)begin
		pipeline_reg_out_out=pipeline_reg_out;
		mem_op_dest_out=mem_op_dest;
	end
endmodule 