
*** Running vivado
    with args -log oneHz_generator.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source oneHz_generator.tcl -notrace


****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Fri Nov 21 23:11:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source oneHz_generator.tcl -notrace
Command: link_design -top oneHz_generator -part xc7a35ticpg236-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.055 ; gain = 0.000 ; free physical = 1159 ; free virtual = 9756
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gursimran/Desktop/FPGA/Hello_World/Hello_World.srcs/constrs_1/new/const_oneHz_generator.xdc]
Finished Parsing XDC File [/home/gursimran/Desktop/FPGA/Hello_World/Hello_World.srcs/constrs_1/new/const_oneHz_generator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.660 ; gain = 0.000 ; free physical = 1046 ; free virtual = 9643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1942.473 ; gain = 16.809 ; free physical = 1037 ; free virtual = 9635

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2023af69b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.270 ; gain = 459.797 ; free physical = 621 ; free virtual = 9237

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2023af69b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2023af69b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834
Phase 1 Initialization | Checksum: 2023af69b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 2023af69b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 2023af69b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 2023af69b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834
Phase 2 Timer Update And Timing Data Collection | Checksum: 2023af69b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2023af69b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834
Retarget | Checksum: 2023af69b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2023af69b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834
Constant propagation | Checksum: 2023af69b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8834
Phase 5 Sweep | Checksum: 25ee627b9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2786.020 ; gain = 0.000 ; free physical = 218 ; free virtual = 8835
Sweep | Checksum: 25ee627b9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 25ee627b9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.035 ; gain = 32.016 ; free physical = 218 ; free virtual = 8835
BUFG optimization | Checksum: 25ee627b9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 25ee627b9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.035 ; gain = 32.016 ; free physical = 218 ; free virtual = 8835
Shift Register Optimization | Checksum: 25ee627b9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25ee627b9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.035 ; gain = 32.016 ; free physical = 218 ; free virtual = 8835
Post Processing Netlist | Checksum: 25ee627b9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a8de12f8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2818.035 ; gain = 32.016 ; free physical = 218 ; free virtual = 8835

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 218 ; free virtual = 8835
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a8de12f8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2818.035 ; gain = 32.016 ; free physical = 218 ; free virtual = 8835
Phase 9 Finalization | Checksum: 1a8de12f8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2818.035 ; gain = 32.016 ; free physical = 218 ; free virtual = 8835
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a8de12f8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2818.035 ; gain = 32.016 ; free physical = 218 ; free virtual = 8835

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a8de12f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 219 ; free virtual = 8836

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a8de12f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 219 ; free virtual = 8836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 219 ; free virtual = 8836
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.035 ; gain = 892.371 ; free physical = 219 ; free virtual = 8836
INFO: [Vivado 12-24828] Executing command : report_drc -file oneHz_generator_drc_opted.rpt -pb oneHz_generator_drc_opted.pb -rpx oneHz_generator_drc_opted.rpx
Command: report_drc -file oneHz_generator_drc_opted.rpt -pb oneHz_generator_drc_opted.pb -rpx oneHz_generator_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gursimran/Desktop/FPGA/2025.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gursimran/Desktop/FPGA/Hello_World/Hello_World.runs/impl_1/oneHz_generator_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 217 ; free virtual = 8835
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 217 ; free virtual = 8835
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 226 ; free virtual = 8844
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 226 ; free virtual = 8844
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 226 ; free virtual = 8844
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 226 ; free virtual = 8844
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 226 ; free virtual = 8845
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 226 ; free virtual = 8845
INFO: [Common 17-1381] The checkpoint '/home/gursimran/Desktop/FPGA/Hello_World/Hello_World.runs/impl_1/oneHz_generator_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 276 ; free virtual = 8895
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 179ca980e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 276 ; free virtual = 8895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 276 ; free virtual = 8895

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 268536216

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2818.035 ; gain = 0.000 ; free physical = 270 ; free virtual = 8892

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2f24793e4

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2850.051 ; gain = 32.016 ; free physical = 269 ; free virtual = 8892

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2f24793e4

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2850.051 ; gain = 32.016 ; free physical = 269 ; free virtual = 8892
Phase 1 Placer Initialization | Checksum: 2f24793e4

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2850.051 ; gain = 32.016 ; free physical = 269 ; free virtual = 8892

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 339e53075

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2850.051 ; gain = 32.016 ; free physical = 265 ; free virtual = 8889

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 277029313

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2850.051 ; gain = 32.016 ; free physical = 265 ; free virtual = 8888

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 277029313

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2850.051 ; gain = 32.016 ; free physical = 265 ; free virtual = 8888

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 28a77466a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 270 ; free virtual = 8894

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 27c1d6b48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 269 ; free virtual = 8894

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 266 ; free virtual = 8893

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 27c1d6b48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8892
Phase 2.5 Global Place Phase2 | Checksum: 29fc82700

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 267 ; free virtual = 8894
Phase 2 Global Placement | Checksum: 29fc82700

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 267 ; free virtual = 8894

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 3503f7fbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 267 ; free virtual = 8894

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2b09ba834

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 267 ; free virtual = 8894

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2783d3d0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 267 ; free virtual = 8894

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2783d3d0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 267 ; free virtual = 8894

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 233cb40a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18d3420cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18d3420cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893
Phase 3 Detail Placement | Checksum: 18d3420cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20c02cc49

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.298 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 199fb4260

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 265 ; free virtual = 8893
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ad134c26

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 265 ; free virtual = 8893
Phase 4.1.1.1 BUFG Insertion | Checksum: 20c02cc49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.298. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e05f9691

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893
Phase 4.1 Post Commit Optimization | Checksum: 1e05f9691

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e05f9691

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e05f9691

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893
Phase 4.3 Placer Reporting | Checksum: 1e05f9691

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 265 ; free virtual = 8893

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188d0a151

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893
Ending Placer Task | Checksum: 12670dbfc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2858.055 ; gain = 40.020 ; free physical = 265 ; free virtual = 8893
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file oneHz_generator_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 251 ; free virtual = 8879
INFO: [Vivado 12-24828] Executing command : report_utilization -file oneHz_generator_utilization_placed.rpt -pb oneHz_generator_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file oneHz_generator_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 263 ; free virtual = 8862
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
Wrote PlaceStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 271 ; free virtual = 8870
INFO: [Common 17-1381] The checkpoint '/home/gursimran/Desktop/FPGA/Hello_World/Hello_World.runs/impl_1/oneHz_generator_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 6.298 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 244 ; free virtual = 8844
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 249 ; free virtual = 8849
INFO: [Common 17-1381] The checkpoint '/home/gursimran/Desktop/FPGA/Hello_World/Hello_World.runs/impl_1/oneHz_generator_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 99a87c ConstDB: 0 ShapeSum: 8555d729 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: e296bf6f | NumContArr: 7ed7189f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e6bfcd48

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 282 ; free virtual = 8888

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e6bfcd48

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 282 ; free virtual = 8888

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e6bfcd48

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 282 ; free virtual = 8888
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b270a5b8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 282 ; free virtual = 8888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.292  | TNS=0.000  | WHS=-0.067 | THS=-0.067 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 22b0cd7d3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22b0cd7d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22b0cd7d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c89cfd6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888
Phase 4 Initial Routing | Checksum: 2c89cfd6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.778  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e32a2e49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888
Phase 5 Rip-up And Reroute | Checksum: 1e32a2e49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ccbf7499

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.871  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1ccbf7499

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1ccbf7499

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888
Phase 6 Delay and Skew Optimization | Checksum: 1ccbf7499

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.871  | TNS=0.000  | WHS=0.247  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1ff402922

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888
Phase 7 Post Hold Fix | Checksum: 1ff402922

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00374711 %
  Global Horizontal Routing Utilization  = 0.00507548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1ff402922

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8888

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ff402922

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8887

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ffa8f6dc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8887

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1ffa8f6dc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8887

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.871  | TNS=0.000  | WHS=0.247  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1ffa8f6dc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8887
Total Elapsed time in route_design: 14.57 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 171de0a2a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8887
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 171de0a2a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2858.055 ; gain = 0.000 ; free physical = 281 ; free virtual = 8887
INFO: [Vivado 12-24828] Executing command : report_drc -file oneHz_generator_drc_routed.rpt -pb oneHz_generator_drc_routed.pb -rpx oneHz_generator_drc_routed.rpx
Command: report_drc -file oneHz_generator_drc_routed.rpt -pb oneHz_generator_drc_routed.pb -rpx oneHz_generator_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gursimran/Desktop/FPGA/Hello_World/Hello_World.runs/impl_1/oneHz_generator_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file oneHz_generator_methodology_drc_routed.rpt -pb oneHz_generator_methodology_drc_routed.pb -rpx oneHz_generator_methodology_drc_routed.rpx
Command: report_methodology -file oneHz_generator_methodology_drc_routed.rpt -pb oneHz_generator_methodology_drc_routed.pb -rpx oneHz_generator_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gursimran/Desktop/FPGA/Hello_World/Hello_World.runs/impl_1/oneHz_generator_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file oneHz_generator_timing_summary_routed.rpt -pb oneHz_generator_timing_summary_routed.pb -rpx oneHz_generator_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file oneHz_generator_route_status.rpt -pb oneHz_generator_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file oneHz_generator_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file oneHz_generator_bus_skew_routed.rpt -pb oneHz_generator_bus_skew_routed.pb -rpx oneHz_generator_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file oneHz_generator_power_routed.rpt -pb oneHz_generator_power_summary_routed.pb -rpx oneHz_generator_power_routed.rpx
Command: report_power -file oneHz_generator_power_routed.rpt -pb oneHz_generator_power_summary_routed.pb -rpx oneHz_generator_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file oneHz_generator_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 280 ; free virtual = 8858
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 280 ; free virtual = 8858
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 280 ; free virtual = 8858
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 286 ; free virtual = 8863
Wrote PlaceStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 286 ; free virtual = 8863
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 286 ; free virtual = 8863
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 286 ; free virtual = 8864
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2865.109 ; gain = 0.000 ; free physical = 286 ; free virtual = 8864
INFO: [Common 17-1381] The checkpoint '/home/gursimran/Desktop/FPGA/Hello_World/Hello_World.runs/impl_1/oneHz_generator_routed.dcp' has been generated.
Command: write_bitstream -force oneHz_generator.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./oneHz_generator.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2995.414 ; gain = 130.305 ; free physical = 192 ; free virtual = 8677
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 23:11:48 2025...
