; Top Design: "PowerAmplifier_lib:Harmonic-Balance:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="PowerAmplifier_lib:Harmonic-Balance:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
; Library Name: PowerAmplifier_lib
; Cell Name: IMC
; View Name: schematic
define IMC ( "RF-in"  "RF-out" ) 
;parameters 
#uselib "ckt" , "TLOC"
TLOC:TL2  "RF-in" 0 Z=50.0 Ohm E=76.957 F=2.4 GHz 
TLIN:TL1  "RF-in" "RF-out" Z=50.0 Ohm E=21.650 F=2.4 GHz 
end IMC

; Library Name: PowerAmplifier_lib
; Cell Name: OMC
; View Name: schematic
define OMC ( Load  PA ) 
;parameters 
TLIN:TL1  PA Load Z=50.0 Ohm E=28.462 F=2.4 GHz 
#uselib "ckt" , "TLOC"
TLOC:TL2  Load 0 Z=50.0 Ohm E=68.917 F=2.4 GHz 
end OMC

; Library Name: PowerAmplifier_lib
; Cell Name: PA
; View Name: schematic
define PA ( "DC-VD"  "DC-VG"  "RF-in"  "RF-out" ) 
;parameters 
#uselib "MA_RFP_ADS_v1p5" , "CG2H40010F_v2"
"CG2H40010F_v2":X1  N__2 "DC-VD" 0 Rth=7.83 Tbase=25 VDN=28 x1=1 x2=1 
R:R1  "DC-VG" N__2 R=100 Ohm Noise=yes 
C:C1  "DC-VG" N__2 C=5.6 pF 
C:C2  "RF-in" "DC-VG" C=100 nF 
C:C3  "DC-VD" "RF-out" C=100 nF 
end PA

; Library Name: PowerAmplifier_lib
; Cell Name: VD-DC-Feed
; View Name: schematic
define "VD-DC-Feed" ( "DC-RF"  "DC-VD" ) 
;parameters 
TLIN:TL1  "DC-VD" "DC-RF" Z=50.0 Ohm E=90 F=2.4 GHz 
#uselib "ckt" , "TLOC"
TLOC:TL2  "DC-VD" 0 Z=50.0 Ohm E=90 F=2.4 GHz 
C:C1  0 "DC-VD" C=1.0 pF 
C:C2  0 "DC-VD" C=100 nF 
C:C3  0 "DC-VD" C=1 uF 
C:C4  0 "DC-VD" C=10 uF 
end "VD-DC-Feed"

; Library Name: PowerAmplifier_lib
; Cell Name: VG-DC-Feed
; View Name: schematic
define "VG-DC-Feed" ( "DC-RF"  "DC-VG" ) 
;parameters 
TLIN:TL1  "DC-VG" "DC-RF" Z=50.0 Ohm E=90 F=2.4 GHz 
#uselib "ckt" , "TLOC"
TLOC:TL2  "DC-VG" 0 Z=50.0 Ohm E=90 F=2.4 GHz 
C:C1  0 "DC-VG" C=1.0 pF 
C:C2  0 "DC-VG" C=100 nF 
C:C3  0 "DC-VG" C=1 uF 
C:C4  0 "DC-VG" C=10 uF 
end "VG-DC-Feed"

PA:X1  N__2 N__1 N__3 N__0 
IMC:X2  N__4 N__3 
OMC:X3  V_out N__0 
"VG-DC-Feed":X4  N__1 N__9 
"VD-DC-Feed":X5  N__2 N__11 
V_Source:SRC1  N__11 0 Type="V_DC" Vdc=28 V SaveCurrent=1 
V_Source:SRC2  N__9 0 Type="V_DC" Vdc=-2.8 V SaveCurrent=1 
Port:Term1  V_out 0 Num=1 Z=50 Ohm Noise=yes 
Port:PORT2  N__4 0 Num=2 Z=50 Ohm P[1]=polar(dbmtow(P_in),0) Freq[1]=2.4 GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 

P_in=-10
HB:HB1 MaxOrder=4 Freq[1]=2.4 GHz Order[1]=5 StatusLevel=2 HBSS_WSP=0 OutputPlan="HB1_Output" 

OutputPlan:HB1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Tran:HB1_tran HB_Sol=1 SteadyState=1 StatusLevel=3 \
Freq[1]=2.4 GHz Order[1]=5 

Component:tahb_HB1 Module="ATAHB" Type="ModelExtractor" \ 
 Tran_Analysis="HB1_tran" HB_Analysis="HB1" 

