# RISC-V-processor
COMPONENTS:
Instruction Fetch Unit: Fetches instructions from memory.
Instruction Decode Unit (IDU): Decodes instructions into control signals, determines register sources/destinations, and generates immediate values.
Register File: Manages read/write access to processor registers.
Branch Unit: Handles conditional and unconditional branching operations.
Load/Store Unit: Executes data memory operations, including loading and storing data.
Immediate Generator: Produces immediate values required by instructions.
ALU:Performs arithmetic and logic operations on data operands 
