

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Fri Dec  6 14:23:34 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1209|     1209| 12.090 us | 12.090 us |  1209|  1209|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1     |     1208|     1208|       302|          -|          -|     4|    no    |
        | + TRANSPOSE_LAST_TWO_DIMS_LOOP_2    |      300|      300|        50|          -|          -|     6|    no    |
        |  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3  |       48|       48|         2|          -|          -|    24|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%icmp_ln215 = icmp eq i3 %i_0, -4" [./layer.h:215]   --->   Operation 8 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:215]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %6, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin" [./layer.h:215]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1821) nounwind" [./layer.h:216]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1821)" [./layer.h:216]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [./layer.h:218]   --->   Operation 14 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_2 to i7" [./layer.h:218]   --->   Operation 15 'zext' 'zext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:218]   --->   Operation 16 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i4 %tmp_3 to i7" [./layer.h:218]   --->   Operation 17 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i7 %zext_ln203, %zext_ln203_1" [./layer.h:218]   --->   Operation 18 'sub' 'sub_ln203' <Predicate = (!icmp_ln215)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i7 %sub_ln203 to i8" [./layer.h:218]   --->   Operation 19 'sext' 'sext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 20 'br' <Predicate = (!icmp_ln215)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [./layer.h:219]   --->   Operation 21 'ret' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin ], [ %j, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln216 = icmp eq i3 %j_0, -2" [./layer.h:216]   --->   Operation 23 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 24 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:216]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin" [./layer.h:216]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1822) nounwind" [./layer.h:217]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1822)" [./layer.h:217]   --->   Operation 28 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i3 %j_0 to i9" [./layer.h:218]   --->   Operation 29 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i3 %j_0 to i8" [./layer.h:218]   --->   Operation 30 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %zext_ln203_3, %sext_ln203" [./layer.h:218]   --->   Operation 31 'add' 'add_ln203' <Predicate = (!icmp_ln216)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %add_ln203 to i6" [./layer.h:218]   --->   Operation 32 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln203, i5 0)" [./layer.h:218]   --->   Operation 33 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [./layer.h:218]   --->   Operation 34 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.63ns)   --->   "%sub_ln203_1 = sub i11 %p_shl2_cast, %p_shl3_cast" [./layer.h:218]   --->   Operation 35 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln216)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 36 'br' <Predicate = (!icmp_ln216)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1821, i32 %tmp)" [./layer.h:218]   --->   Operation 37 'specregionend' 'empty_82' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 38 'br' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin ], [ %k, %5 ]"   --->   Operation 39 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln217 = icmp eq i5 %k_0, -8" [./layer.h:217]   --->   Operation 40 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 41 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%k = add i5 %k_0, 1" [./layer.h:217]   --->   Operation 42 'add' 'k' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end, label %4" [./layer.h:217]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i5 %k_0 to i11" [./layer.h:218]   --->   Operation 44 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.63ns)   --->   "%add_ln203_1 = add i11 %sub_ln203_1, %zext_ln203_4" [./layer.h:218]   --->   Operation 45 'add' 'add_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i11 %add_ln203_1 to i64" [./layer.h:218]   --->   Operation 46 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [576 x i40]* %input_V, i64 0, i64 %zext_ln203_5" [./layer.h:218]   --->   Operation 47 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (3.25ns)   --->   "%input_V_load = load i40* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 48 'load' 'input_V_load' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 144> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i5 %k_0 to i2" [./layer.h:218]   --->   Operation 49 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %k_0, i32 2, i32 4)" [./layer.h:218]   --->   Operation 50 'partselect' 'tmp_4' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i3 %tmp_4 to i8" [./layer.h:218]   --->   Operation 51 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln203_2 = add i8 %sext_ln203, %zext_ln203_6" [./layer.h:218]   --->   Operation 52 'add' 'add_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i8 %add_ln203_2 to i6" [./layer.h:218]   --->   Operation 53 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln203_2, i3 0)" [./layer.h:218]   --->   Operation 54 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_2, i1 false)" [./layer.h:218]   --->   Operation 55 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_2 = sub i9 %p_shl4_cast, %p_shl5_cast" [./layer.h:218]   --->   Operation 56 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i9 %sub_ln203_2, %zext_ln203_2" [./layer.h:218]   --->   Operation 57 'add' 'add_ln203_3' <Predicate = (!icmp_ln217)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1822, i32 %tmp_1)" [./layer.h:218]   --->   Operation 58 'specregionend' 'empty_81' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 59 'br' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1823) nounwind" [./layer.h:218]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%input_V_load = load i40* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 61 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 144> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i9 %add_ln203_3 to i64" [./layer.h:218]   --->   Operation 62 'zext' 'zext_ln203_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [144 x i40]* %output_0_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 63 'getelementptr' 'output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%output_1_V_addr = getelementptr [144 x i40]* %output_1_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 64 'getelementptr' 'output_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%output_2_V_addr = getelementptr [144 x i40]* %output_2_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 65 'getelementptr' 'output_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%output_3_V_addr = getelementptr [144 x i40]* %output_3_V, i64 0, i64 %zext_ln203_7" [./layer.h:218]   --->   Operation 66 'getelementptr' 'output_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./layer.h:218]   --->   Operation 67 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store i40 %input_V_load, i40* %output_2_V_addr, align 8" [./layer.h:218]   --->   Operation 68 'store' <Predicate = (trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 144> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 69 'br' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.25ns)   --->   "store i40 %input_V_load, i40* %output_1_V_addr, align 8" [./layer.h:218]   --->   Operation 70 'store' <Predicate = (trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 144> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 71 'br' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (3.25ns)   --->   "store i40 %input_V_load, i40* %output_0_V_addr, align 8" [./layer.h:218]   --->   Operation 72 'store' <Predicate = (trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 144> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 73 'br' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.25ns)   --->   "store i40 %input_V_load, i40* %output_3_V_addr, align 8" [./layer.h:218]   --->   Operation 74 'store' <Predicate = (trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 144> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 75 'br' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:215) [8]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:215) [8]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:218) [20]  (1.83 ns)

 <State 3>: 3.51ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./layer.h:216) [24]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:218) [34]  (1.87 ns)
	'sub' operation ('sub_ln203_1', ./layer.h:218) [38]  (1.64 ns)

 <State 4>: 5.57ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./layer.h:217) [41]  (0 ns)
	'add' operation ('add_ln203_2', ./layer.h:218) [56]  (1.87 ns)
	'sub' operation ('sub_ln203_2', ./layer.h:218) [60]  (0 ns)
	'add' operation ('add_ln203_3', ./layer.h:218) [61]  (3.7 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_V_load', ./layer.h:218) on array 'input_V' [52]  (3.25 ns)
	'store' operation ('store_ln218', ./layer.h:218) of variable 'input_V_load', ./layer.h:218 on array 'output_1_V' [72]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
