Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> 
Reading constraint file D:/Private_project/netlist/pc_cfr_spartan6_v1_1_cw.xcf.
XCF parsing done.
Reading design: pc_cfr_spartan6_v1_1_cw.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pc_cfr_spartan6_v1_1_cw.prj"
Synthesis Constraint File          : "D:/Private_project/netlist/pc_cfr_spartan6_v1_1_cw.xcf"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pc_cfr_spartan6_v1_1_cw"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : pc_cfr_spartan6_v1_1_cw
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : []
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" into library work
Parsing module <bmg_72_02af306bc8bac7b8>.
Parsing module <bmg_72_1071e1009a08056e>.
Parsing module <bmg_72_1a6cb457801618b3>.
Parsing module <bmg_72_a6c4ef01947aacb1>.
Parsing module <dmg_72_195596f332d57672>.
Parsing module <dmg_72_ad5060a4053d2208>.
Parsing module <srl17e>.
Parsing module <synth_reg>.
Parsing module <synth_reg_reg>.
Parsing module <synth_reg_w_init>.
Parsing module <single_reg_w_init>.
Parsing module <cast>.
Parsing module <shift_division_result>.
Parsing module <shift_op>.
Parsing module <pad_lsb>.
Parsing module <zero_ext>.
Parsing module <sign_ext>.
Parsing module <extend_msb>.
Parsing module <align_input>.
Parsing module <round_towards_inf>.
Parsing module <round_towards_even>.
Parsing module <trunc>.
Parsing module <saturation_arith>.
Parsing module <wrap_arith>.
Parsing module <convert_type>.
Parsing module <addsub_82e3896941>.
Parsing module <constant_281c9dad53>.
Parsing module <xldsamp>.
Parsing module <mux_31d78b046f>.
Parsing module <xlregister>.
Parsing module <addsub_f4effc1419>.
Parsing module <xlslice>.
Parsing module <xlconvert>.
Parsing module <xldsp48a>.
Parsing module <opmode_bb63313631>.
Parsing module <opmode_5fb0570878>.
Parsing module <delay_02fc97ff2c>.
Parsing module <constant_2226f4eb84>.
Parsing module <mux_200bef452f>.
Parsing module <addsub_4a36ae9713>.
Parsing module <concat_983f7013a1>.
Parsing module <constant_667e01fdca>.
Parsing module <mux_cec3ff20dd>.
Parsing module <inverter_33a63b558a>.
Parsing module <logical_eb4558179a>.
Parsing module <relational_05044e5b4f>.
Parsing module <constant_8492578f79>.
Parsing module <mux_8cff345167>.
Parsing module <addsub_c2009d8515>.
Parsing module <constant_f12266ed24>.
Parsing module <constant_04e831922d>.
Parsing module <mux_3e1d71756d>.
Parsing module <relational_0d4f3bb1f9>.
Parsing module <constant_ae323e07fc>.
Parsing module <mux_c613b505f8>.
Parsing module <logical_a950764719>.
Parsing module <logical_818bd6d54b>.
Parsing module <logical_ce5967518d>.
Parsing module <logical_7ffc9c41e8>.
Parsing module <constant_d675ccd905>.
Parsing module <counter_2ae9df37c6>.
Parsing module <mux_6450b2c45f>.
Parsing module <mux_a6eee4b271>.
Parsing module <relational_d118cdee66>.
Parsing module <xlusamp>.
Parsing module <constant_07da815359>.
Parsing module <xldpram_pc_cfr_spartan6_v1_1>.
Parsing module <reinterpret_dee95c6dbb>.
Parsing module <delay_dd22755508>.
Parsing module <delay_19fb89c202>.
Parsing module <addsub_c1ccc3be8a>.
Parsing module <addsub_43d22903cb>.
Parsing module <shift_83be7e67ad>.
Parsing module <shift_65a35a0ba3>.
Parsing module <shift_41579f67e2>.
Parsing module <addsub_d546b3de9d>.
Parsing module <shift_242a713649>.
Parsing module <addsub_14dcc7ebeb>.
Parsing module <shift_5423e932f0>.
Parsing module <shift_69c26659b1>.
Parsing module <shift_bf37e7e608>.
Parsing module <shift_8a1f5c0a9e>.
Parsing module <shift_783ce18d91>.
Parsing module <concat_0f2a9029de>.
Parsing module <delay_e7915bbc50>.
Parsing module <delay_fb81ab31ae>.
Parsing module <delay_0512afa688>.
Parsing module <delay_211dcce0ef>.
Parsing module <xlsprom_dist_pc_cfr_spartan6_v1_1>.
Parsing module <mux_4e39b191fc>.
Parsing module <negate_0035cd4950>.
Parsing module <inverter_4b3f1c3888>.
Parsing module <mux_f3921567cd>.
Parsing module <relational_3020c548d1>.
Parsing module <delay_0d84f57931>.
Parsing module <addsub_eb24e14176>.
Parsing module <concat_68bb56ae48>.
Parsing module <constant_5005e9b467>.
Parsing module <constant_5e90e4a8ec>.
Parsing module <constant_3126b6c0ac>.
Parsing module <counter_3635e3b440>.
Parsing module <logical_28d385d867>.
Parsing module <logical_7970a672aa>.
Parsing module <reinterpret_2824f666f2>.
Parsing module <shift_3c3ad6f4c6>.
Parsing module <addsub_9d274f068b>.
Parsing module <addsub_52d6e01024>.
Parsing module <constant_5c1f45c6b5>.
Parsing module <counter_d2efb0480f>.
Parsing module <reinterpret_60dd3f961d>.
Parsing module <constant_bd962aec1b>.
Parsing module <mux_a6b0362cad>.
Parsing module <addsub_0db3d998f7>.
Parsing module <constant_df40b9ce05>.
Parsing module <mux_f8a4f48eeb>.
Parsing module <constant_440fb70725>.
Parsing module <mux_2fa1417e01>.
Parsing module <addsub_710287cc09>.
Parsing module <mux_272b8a229a>.
Parsing module <relational_c8292218b1>.
Parsing module <relational_a2b8e7c11c>.
Parsing module <shift_f768896000>.
Parsing module <mux_485ea02169>.
Parsing module <addsub_3330401e5e>.
Parsing module <addsub_bae7b67bb9>.
Parsing module <mux_57e2a45aaf>.
Parsing module <reinterpret_286cd958f4>.
Parsing module <concat_7e18b92ffa>.
Parsing module <constant_815959c413>.
Parsing module <addsub_c36a8bb0bd>.
Parsing module <accum_im_module_c17f88c368>.
Parsing module <cmplx_mult_module_0d0f8daf20>.
Parsing module <cmplx_mac_module_0fc6883596>.
Parsing module <reg_rst_module_3a804d325f>.
Parsing module <counter_module_a8957b6ea6>.
Parsing module <alloc_counter_module_f68d4d6d43>.
Parsing module <reg_set_module_25d6a667ed>.
Parsing module <counter_module_ce25b37ec0>.
Parsing module <cpg_counter_0_module_5766b9e566>.
Parsing module <reg_rst_module_afcf455317>.
Parsing module <register_module_6b9594ed96>.
Parsing module <cpg_trigger_0_module_d209397741>.
Parsing module <cpg_trigger_1_module_a17c6012c1>.
Parsing module <cpg_trigger_2_module_a183697e4e>.
Parsing module <cpg_trigger_3_module_48c991f924>.
Parsing module <cpg_allocator_module_b8fff9bf22>.
Parsing module <cpg_multiplexing_module_4baeae179e>.
Parsing module <filter_ram_module_b059113fed>.
Parsing module <c_pulses_module_fec2833c89>.
Parsing module <cordic_gain_module_2187187f90>.
Parsing module <cordic_stage_0_module_1e5dae557d>.
Parsing module <cordic_stage_1_module_a3725848b0>.
Parsing module <cordic_stage_2_module_19a7bf6e55>.
Parsing module <cordic_stage_3_module_d6c5cd8853>.
Parsing module <cordic_stage_4_module_31ed9732b8>.
Parsing module <cordic_stage_5_module_2071dc0362>.
Parsing module <sin_cos_lut_module_69890ea6cc>.
Parsing module <cordic_stages_module_9076778cfd>.
Parsing module <demapper_module_3c980c3601>.
Parsing module <mapper_module_9f2966e0ad>.
Parsing module <cordic_mag_sin_cos_module_a40e6e71ab>.
Parsing module <data_in_delay_module_ee1a6424d6>.
Parsing module <peak_align_module_399c124005>.
Parsing module <reg_rst_module_4d3aae9393>.
Parsing module <counter_module_fc3c32733e>.
Parsing module <register_module_75c015c41d>.
Parsing module <register1_module_53fb5c96a7>.
Parsing module <reg_set_module_c43aa373ff>.
Parsing module <rising_edge_module_8bd4dae735>.
Parsing module <delay_counter_module_670b0ca791>.
Parsing module <reg_set_module_3e6a225a04>.
Parsing module <register_module_580d18fc96>.
Parsing module <max_detect_module_285b537564>.
Parsing module <peak_detect_module_f2b10267c7>.
Parsing module <reg_rst_module_adb3a05ebb>.
Parsing module <counter_module_2abb876ca2>.
Parsing module <peak_scale_module_3001a4e404>.
Parsing module <peak_scale_delay_module_f22beb8655>.
Parsing module <subtract_module_3d40ac721b>.
Parsing module <pc_cfr_iteration_1_module_f7db6fa851>.
Parsing module <pc_cfr_virtex4_v1_1_module_fd4ba73d2c>.
Parsing module <pc_cfr_spartan6_v1_1>.
Analyzing Verilog file "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" into library work
Parsing module <xlclockdriver>.
Parsing module <default_clock_driver_pc_cfr_spartan6_v1_1>.
Parsing module <pc_cfr_spartan6_v1_1_cw>.
Parsing module <xlpersistentdff>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pc_cfr_spartan6_v1_1_cw>.
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 345: Port clr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 358: Port clr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 371: Port clr is not connected to this instance

Elaborating module <default_clock_driver_pc_cfr_spartan6_v1_1>.

Elaborating module <xlclockdriver(log_2_period=1,period=1,use_bufg=0)>.
WARNING:HDLCompiler:413 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 200: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <synth_reg_w_init(width=1,init_index=0,init_value=32'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=1,init_index=0,init_value=1'b0)>.

Elaborating module <FDRE>.

Elaborating module <xlclockdriver(log_2_period=2,period=2,use_bufg=0)>.
WARNING:HDLCompiler:413 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 200: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <synth_reg_w_init(width=1,init_index=0,init_value=1'b0,latency=1)>.

Elaborating module <synth_reg_w_init(width=1,init_index=1,init_value=1'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=1,init_index=1,init_value=1'b0)>.

Elaborating module <FDSE>.

Elaborating module <xlclockdriver(log_2_period=3,period=4,use_bufg=0)>.
WARNING:HDLCompiler:413 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 174: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 200: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <pc_cfr_spartan6_v1_1>.

Elaborating module <pc_cfr_virtex4_v1_1_module_fd4ba73d2c>.

Elaborating module <pc_cfr_iteration_1_module_f7db6fa851>.

Elaborating module <c_pulses_module_fec2833c89>.

Elaborating module <cmplx_mac_module_0fc6883596>.

Elaborating module <accum_im_module_c17f88c368>.

Elaborating module <addsub_82e3896941>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 2122: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 2131: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 2141: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <synth_reg_w_init(init_index=2,init_value=3'b010,latency=1,width=3)>.

Elaborating module <single_reg_w_init(width=3,init_index=2,init_value=3'b010)>.

Elaborating module <constant_281c9dad53>.

Elaborating module <xldsamp(d_arith=2,d_bin_pt=0,d_width=16,ds_ratio=4,latency=1,phase=3,q_arith=2,q_bin_pt=0,q_width=16)>.

Elaborating module <synth_reg(width=16,latency=1)>.

Elaborating module <srl17e(width=16,latency=1)>.

Elaborating module <FDE>.

Elaborating module <mux_31d78b046f>.

Elaborating module <xlregister(d_width=16,init_value=16'b0)>.

Elaborating module <synth_reg_w_init(width=16,init_index=2,init_value=16'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=16,init_index=2,init_value=16'b0)>.
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7070: Port carryout is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7135: Port carryout is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7201: Port carryout is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7267: Port carryout is not connected to this instance

Elaborating module <cmplx_mult_module_0d0f8daf20>.

Elaborating module <addsub_f4effc1419>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 2441: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 2451: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <xlslice(new_lsb=13,new_msb=13,x_width=48,y_width=1)>.

Elaborating module <xlslice(new_lsb=14,new_msb=29,x_width=48,y_width=16)>.

Elaborating module <xlconvert(bool_conversion=0,din_arith=2,din_bin_pt=0,din_width=16,dout_arith=2,dout_bin_pt=0,dout_width=18,latency=0,overflow=1,quantization=1)>.

Elaborating module <convert_type(old_width=16,old_bin_pt=0,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=16,old_bin_pt=0,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <trunc(old_width=18,old_bin_pt=0,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <extend_msb(old_width=18,new_width=18,new_arith=2)>.

Elaborating module <sign_ext(old_width=18,new_width=18)>.

Elaborating module <wrap_arith(old_width=18,old_bin_pt=0,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <cast(old_width=18,old_bin_pt=0,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <xldsp48a(a0reg=1,a1reg=1,b0reg=1,b1reg=1,c_use_c=0,c_use_cea=0,c_use_ceb=0,c_use_cec=0,c_use_cecarryin=0,c_use_ced=0,c_use_cem=0,c_use_ceopmode=0,c_use_cep=0,c_use_d=0,c_use_en=0,c_use_pcin=0,c_use_rst=0,c_use_rsta=0,c_use_rstb=0,c_use_rstc=0,c_use_rstcarryin=0,c_use_rstd=0,c_use_rstm=0,c_use_rstopmode=0,c_use_rstp=0,carryinreg=0,carryinsel="OPMODE5",creg=0,dreg=0,mreg=1,opmodereg=1,preg=1,use_c_port=0,use_op=1)>.

Elaborating module <DSP48A(A0REG=1,A1REG=1,B0REG=1,B1REG=1,DREG=0,CARRYINREG=0,CARRYINSEL="OPMODE5",CREG=0,MREG=1,OPMODEREG=1,PREG=1)>.

Elaborating module <xldsp48a(a0reg=1,a1reg=1,b0reg=1,b1reg=1,c_use_c=0,c_use_cea=0,c_use_ceb=0,c_use_cec=0,c_use_cecarryin=0,c_use_ced=0,c_use_cem=0,c_use_ceopmode=0,c_use_cep=0,c_use_d=0,c_use_en=0,c_use_pcin=1,c_use_rst=0,c_use_rsta=0,c_use_rstb=0,c_use_rstc=0,c_use_rstcarryin=0,c_use_rstd=0,c_use_rstm=0,c_use_rstopmode=0,c_use_rstp=0,carryinreg=0,carryinsel="OPMODE5",creg=0,dreg=0,mreg=1,opmodereg=1,preg=1,use_c_port=0,use_op=1)>.

Elaborating module <opmode_bb63313631>.

Elaborating module <opmode_5fb0570878>.

Elaborating module <xlregister(d_width=1,init_value=1'b0)>.

Elaborating module <synth_reg_w_init(width=1,init_index=2,init_value=1'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=1,init_index=2,init_value=1'b0)>.
WARNING:HDLCompiler:552 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7106: Input port c[47] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7171: Input port c[47] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7237: Input port c[47] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 7303: Input port c[47] is not connected on this instance

Elaborating module <delay_02fc97ff2c>.

Elaborating module <cpg_allocator_module_b8fff9bf22>.

Elaborating module <alloc_counter_module_f68d4d6d43>.

Elaborating module <counter_module_a8957b6ea6>.

Elaborating module <addsub_4a36ae9713>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3011: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3020: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3030: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <concat_983f7013a1>.

Elaborating module <constant_2226f4eb84>.

Elaborating module <constant_667e01fdca>.

Elaborating module <mux_cec3ff20dd>.

Elaborating module <reg_rst_module_3a804d325f>.

Elaborating module <mux_200bef452f>.

Elaborating module <xlregister(d_width=8,init_value=8'b0)>.

Elaborating module <synth_reg_w_init(width=8,init_index=2,init_value=8'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=8,init_index=2,init_value=8'b0)>.

Elaborating module <inverter_33a63b558a>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3145: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating module <logical_eb4558179a>.

Elaborating module <relational_05044e5b4f>.

Elaborating module <cpg_counter_0_module_5766b9e566>.

Elaborating module <counter_module_ce25b37ec0>.

Elaborating module <addsub_c2009d8515>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3298: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3307: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3317: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <constant_f12266ed24>.

Elaborating module <constant_04e831922d>.

Elaborating module <mux_3e1d71756d>.

Elaborating module <reg_set_module_25d6a667ed>.

Elaborating module <constant_8492578f79>.

Elaborating module <mux_8cff345167>.

Elaborating module <xlregister(d_width=9,init_value=9'b111111111)>.

Elaborating module <synth_reg_w_init(width=9,init_index=2,init_value=9'b111111111,latency=1)>.

Elaborating module <single_reg_w_init(width=9,init_index=2,init_value=9'b111111111)>.

Elaborating module <relational_0d4f3bb1f9>.

Elaborating module <cpg_trigger_0_module_d209397741>.

Elaborating module <logical_a950764719>.

Elaborating module <reg_rst_module_afcf455317>.

Elaborating module <constant_ae323e07fc>.

Elaborating module <mux_c613b505f8>.

Elaborating module <register_module_6b9594ed96>.

Elaborating module <cpg_trigger_1_module_a17c6012c1>.

Elaborating module <logical_818bd6d54b>.

Elaborating module <cpg_trigger_2_module_a183697e4e>.

Elaborating module <logical_ce5967518d>.

Elaborating module <cpg_trigger_3_module_48c991f924>.

Elaborating module <logical_7ffc9c41e8>.

Elaborating module <cpg_multiplexing_module_4baeae179e>.

Elaborating module <constant_d675ccd905>.

Elaborating module <counter_2ae9df37c6>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 3622: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating module <mux_6450b2c45f>.

Elaborating module <mux_a6eee4b271>.

Elaborating module <relational_d118cdee66>.

Elaborating module <xlusamp(copy_samples=1,d_arith=1,d_bin_pt=0,d_width=9,latency=0,q_arith=1,q_bin_pt=0,q_width=9)>.

Elaborating module <xlusamp(copy_samples=1,d_arith=2,d_bin_pt=0,d_width=16,latency=0,q_arith=2,q_bin_pt=0,q_width=16)>.

Elaborating module <xlusamp(copy_samples=1,d_arith=1,d_bin_pt=0,d_width=1,latency=0,q_arith=1,q_bin_pt=0,q_width=1)>.

Elaborating module <delay_dd22755508>.

Elaborating module <delay_19fb89c202>.
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 9215: Port douta is not connected to this instance

Elaborating module <filter_ram_module_b059113fed>.

Elaborating module <constant_07da815359>.

Elaborating module <xldpram_pc_cfr_spartan6_v1_1(c_address_width_a=9,c_address_width_b=9,c_width_a=32,c_width_b=32,core_name0="bmg_72_1a6cb457801618b3",latency=2)>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4008: Assignment to sinita ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4014: Assignment to sinitb ignored, since the identifier is never used

Elaborating module <bmg_72_1a6cb457801618b3>.
WARNING:HDLCompiler:1499 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 423: Empty module <bmg_72_1a6cb457801618b3> remains a black box.

Elaborating module <xlslice(new_lsb=0,new_msb=15,x_width=32,y_width=16)>.

Elaborating module <xlslice(new_lsb=16,new_msb=31,x_width=32,y_width=16)>.

Elaborating module <reinterpret_dee95c6dbb>.

Elaborating module <cordic_mag_sin_cos_module_a40e6e71ab>.

Elaborating module <cordic_stages_module_9076778cfd>.

Elaborating module <cordic_gain_module_2187187f90>.

Elaborating module <addsub_c1ccc3be8a>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4262: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4272: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <addsub_43d22903cb>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4346: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4356: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <xlconvert(bool_conversion=0,din_arith=2,din_bin_pt=0,din_width=18,dout_arith=2,dout_bin_pt=0,dout_width=26,latency=0,overflow=1,quantization=1)>.

Elaborating module <convert_type(old_width=18,old_bin_pt=0,old_arith=2,new_width=26,new_bin_pt=0,new_arith=2,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=18,old_bin_pt=0,new_width=20,new_bin_pt=0,new_arith=2)>.

Elaborating module <trunc(old_width=20,old_bin_pt=0,old_arith=2,new_width=20,new_bin_pt=0,new_arith=2)>.

Elaborating module <extend_msb(old_width=20,new_width=20,new_arith=2)>.

Elaborating module <sign_ext(old_width=20,new_width=20)>.

Elaborating module <wrap_arith(old_width=20,old_bin_pt=0,old_arith=2,new_width=26,new_bin_pt=0,new_arith=2)>.

Elaborating module <cast(old_width=20,old_bin_pt=0,new_width=26,new_bin_pt=0,new_arith=2)>.

Elaborating module <shift_83be7e67ad>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4396: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <shift_65a35a0ba3>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4433: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <shift_41579f67e2>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4471: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <xlslice(new_lsb=9,new_msb=24,x_width=25,y_width=16)>.

Elaborating module <cordic_stage_0_module_1e5dae557d>.

Elaborating module <addsub_d546b3de9d>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4548: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4558: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <xlslice(new_lsb=15,new_msb=15,x_width=16,y_width=1)>.

Elaborating module <shift_242a713649>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4611: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <cordic_stage_1_module_a3725848b0>.

Elaborating module <addsub_14dcc7ebeb>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4686: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4696: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <xlslice(new_lsb=17,new_msb=17,x_width=18,y_width=1)>.

Elaborating module <shift_5423e932f0>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4750: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <cordic_stage_2_module_19a7bf6e55>.

Elaborating module <shift_69c26659b1>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4786: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <cordic_stage_3_module_d6c5cd8853>.

Elaborating module <shift_bf37e7e608>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4822: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <cordic_stage_4_module_31ed9732b8>.

Elaborating module <shift_8a1f5c0a9e>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4858: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <cordic_stage_5_module_2071dc0362>.

Elaborating module <shift_783ce18d91>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4894: Assignment to op_mem_46_20_back ignored, since the identifier is never used

Elaborating module <sin_cos_lut_module_69890ea6cc>.

Elaborating module <concat_0f2a9029de>.

Elaborating module <xlsprom_dist_pc_cfr_spartan6_v1_1(addr_width=5,c_address_width=5,c_width=14,core_name0="dmg_72_195596f332d57672",latency=1)>.

Elaborating module <dmg_72_195596f332d57672>.
WARNING:HDLCompiler:1499 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 807: Empty module <dmg_72_195596f332d57672> remains a black box.

Elaborating module <delay_e7915bbc50>.

Elaborating module <delay_fb81ab31ae>.

Elaborating module <delay_0512afa688>.

Elaborating module <delay_211dcce0ef>.

Elaborating module <xlsprom_dist_pc_cfr_spartan6_v1_1(addr_width=5,c_address_width=5,c_width=14,core_name0="dmg_72_ad5060a4053d2208",latency=1)>.

Elaborating module <dmg_72_ad5060a4053d2208>.
WARNING:HDLCompiler:1499 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 917: Empty module <dmg_72_ad5060a4053d2208> remains a black box.

Elaborating module <delay_0d84f57931>.

Elaborating module <demapper_module_3c980c3601>.

Elaborating module <mux_4e39b191fc>.

Elaborating module <negate_0035cd4950>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5276: Assignment to op_mem_48_20_back ignored, since the identifier is never used

Elaborating module <mapper_module_9f2966e0ad>.

Elaborating module <inverter_4b3f1c3888>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5325: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating module <mux_f3921567cd>.

Elaborating module <relational_3020c548d1>.
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 11019: Port douta is not connected to this instance

Elaborating module <data_in_delay_module_ee1a6424d6>.

Elaborating module <addsub_eb24e14176>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5515: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5525: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <xlslice(new_lsb=32,new_msb=32,x_width=34,y_width=1)>.

Elaborating module <xlslice(new_lsb=33,new_msb=33,x_width=34,y_width=1)>.

Elaborating module <xlslice(new_lsb=0,new_msb=15,x_width=34,y_width=16)>.

Elaborating module <xlslice(new_lsb=16,new_msb=31,x_width=34,y_width=16)>.

Elaborating module <concat_68bb56ae48>.

Elaborating module <constant_5005e9b467>.

Elaborating module <constant_5e90e4a8ec>.

Elaborating module <constant_3126b6c0ac>.

Elaborating module <counter_3635e3b440>.

Elaborating module <xldpram_pc_cfr_spartan6_v1_1(c_address_width_a=9,c_address_width_b=9,c_width_a=34,c_width_b=34,core_name0="bmg_72_a6c4ef01947aacb1",latency=1)>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4008: Assignment to sinita ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4014: Assignment to sinitb ignored, since the identifier is never used

Elaborating module <bmg_72_a6c4ef01947aacb1>.
WARNING:HDLCompiler:1499 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 615: Empty module <bmg_72_a6c4ef01947aacb1> remains a black box.

Elaborating module <logical_28d385d867>.

Elaborating module <logical_7970a672aa>.

Elaborating module <reinterpret_2824f666f2>.

Elaborating module <shift_3c3ad6f4c6>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5701: Assignment to op_mem_46_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 11341: Port douta is not connected to this instance

Elaborating module <peak_align_module_399c124005>.

Elaborating module <addsub_9d274f068b>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5762: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5771: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5781: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <addsub_52d6e01024>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5853: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 5863: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <constant_5c1f45c6b5>.

Elaborating module <xlconvert(bool_conversion=1,din_arith=1,din_bin_pt=0,din_width=1,dout_arith=1,dout_bin_pt=0,dout_width=1,latency=0,overflow=1,quantization=1)>.

Elaborating module <counter_d2efb0480f>.

Elaborating module <xldpram_pc_cfr_spartan6_v1_1(c_address_width_a=6,c_address_width_b=6,c_width_a=1,c_width_b=1,core_name0="bmg_72_02af306bc8bac7b8",latency=1)>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4008: Assignment to sinita ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4014: Assignment to sinitb ignored, since the identifier is never used

Elaborating module <bmg_72_02af306bc8bac7b8>.
WARNING:HDLCompiler:1499 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 39: Empty module <bmg_72_02af306bc8bac7b8> remains a black box.

Elaborating module <xlregister(d_width=6,init_value=6'b111111)>.

Elaborating module <synth_reg_w_init(width=6,init_index=2,init_value=6'b111111,latency=1)>.

Elaborating module <single_reg_w_init(width=6,init_index=2,init_value=6'b111111)>.

Elaborating module <reinterpret_60dd3f961d>.

Elaborating module <peak_detect_module_f2b10267c7>.

Elaborating module <delay_counter_module_670b0ca791>.

Elaborating module <counter_module_fc3c32733e>.

Elaborating module <addsub_0db3d998f7>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6026: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6035: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6045: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <constant_bd962aec1b>.

Elaborating module <constant_df40b9ce05>.

Elaborating module <mux_f8a4f48eeb>.

Elaborating module <reg_rst_module_4d3aae9393>.

Elaborating module <mux_a6b0362cad>.

Elaborating module <xlregister(d_width=6,init_value=6'b0)>.

Elaborating module <synth_reg_w_init(width=6,init_index=2,init_value=6'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=6,init_index=2,init_value=6'b0)>.

Elaborating module <xlslice(new_lsb=5,new_msb=5,x_width=6,y_width=1)>.

Elaborating module <register1_module_53fb5c96a7>.

Elaborating module <register_module_75c015c41d>.

Elaborating module <rising_edge_module_8bd4dae735>.

Elaborating module <reg_set_module_c43aa373ff>.

Elaborating module <xlregister(d_width=1,init_value=1'b1)>.

Elaborating module <synth_reg_w_init(width=1,init_index=2,init_value=1'b1,latency=1)>.

Elaborating module <single_reg_w_init(width=1,init_index=2,init_value=1'b1)>.

Elaborating module <max_detect_module_285b537564>.

Elaborating module <addsub_710287cc09>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6213: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6222: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6232: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <mux_272b8a229a>.

Elaborating module <register_module_580d18fc96>.

Elaborating module <mux_2fa1417e01>.

Elaborating module <reg_set_module_3e6a225a04>.

Elaborating module <constant_440fb70725>.

Elaborating module <xlregister(d_width=17,init_value=17'b11111111111111111)>.

Elaborating module <synth_reg_w_init(width=17,init_index=2,init_value=17'b11111111111111111,latency=1)>.

Elaborating module <single_reg_w_init(width=17,init_index=2,init_value=17'b11111111111111111)>.

Elaborating module <relational_c8292218b1>.

Elaborating module <relational_a2b8e7c11c>.

Elaborating module <shift_f768896000>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6347: Assignment to op_mem_46_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 12576: Port carryout is not connected to this instance

Elaborating module <peak_scale_module_3001a4e404>.

Elaborating module <addsub_bae7b67bb9>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6535: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6545: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <xlconvert(bool_conversion=0,din_arith=2,din_bin_pt=0,din_width=17,dout_arith=2,dout_bin_pt=0,dout_width=18,latency=0,overflow=1,quantization=1)>.

Elaborating module <convert_type(old_width=17,old_bin_pt=0,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=17,old_bin_pt=0,new_width=19,new_bin_pt=0,new_arith=2)>.

Elaborating module <trunc(old_width=19,old_bin_pt=0,old_arith=2,new_width=19,new_bin_pt=0,new_arith=2)>.

Elaborating module <extend_msb(old_width=19,new_width=19,new_arith=2)>.

Elaborating module <sign_ext(old_width=19,new_width=19)>.

Elaborating module <wrap_arith(old_width=19,old_bin_pt=0,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <cast(old_width=19,old_bin_pt=0,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <xlconvert(bool_conversion=0,din_arith=2,din_bin_pt=0,din_width=48,dout_arith=2,dout_bin_pt=0,dout_width=29,latency=0,overflow=1,quantization=1)>.

Elaborating module <convert_type(old_width=48,old_bin_pt=0,old_arith=2,new_width=29,new_bin_pt=0,new_arith=2,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=48,old_bin_pt=0,new_width=50,new_bin_pt=0,new_arith=2)>.

Elaborating module <trunc(old_width=50,old_bin_pt=0,old_arith=2,new_width=50,new_bin_pt=0,new_arith=2)>.

Elaborating module <extend_msb(old_width=50,new_width=50,new_arith=2)>.

Elaborating module <sign_ext(old_width=50,new_width=50)>.

Elaborating module <wrap_arith(old_width=50,old_bin_pt=0,old_arith=2,new_width=29,new_bin_pt=0,new_arith=2)>.

Elaborating module <cast(old_width=50,old_bin_pt=0,new_width=29,new_bin_pt=0,new_arith=2)>.

Elaborating module <xlconvert(bool_conversion=0,din_arith=2,din_bin_pt=0,din_width=14,dout_arith=2,dout_bin_pt=0,dout_width=18,latency=0,overflow=1,quantization=1)>.

Elaborating module <convert_type(old_width=14,old_bin_pt=0,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=14,old_bin_pt=0,new_width=16,new_bin_pt=0,new_arith=2)>.

Elaborating module <trunc(old_width=16,old_bin_pt=0,old_arith=2,new_width=16,new_bin_pt=0,new_arith=2)>.

Elaborating module <extend_msb(old_width=16,new_width=16,new_arith=2)>.

Elaborating module <sign_ext(old_width=16,new_width=16)>.

Elaborating module <wrap_arith(old_width=16,old_bin_pt=0,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <xlconvert(bool_conversion=0,din_arith=2,din_bin_pt=13,din_width=29,dout_arith=2,dout_bin_pt=0,dout_width=16,latency=0,overflow=1,quantization=1)>.

Elaborating module <convert_type(old_width=29,old_bin_pt=13,old_arith=2,new_width=16,new_bin_pt=0,new_arith=2,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=29,old_bin_pt=13,new_width=31,new_bin_pt=13,new_arith=2)>.

Elaborating module <trunc(old_width=31,old_bin_pt=13,old_arith=2,new_width=18,new_bin_pt=0,new_arith=2)>.

Elaborating module <wrap_arith(old_width=18,old_bin_pt=0,old_arith=2,new_width=16,new_bin_pt=0,new_arith=2)>.

Elaborating module <cast(old_width=18,old_bin_pt=0,new_width=16,new_bin_pt=0,new_arith=2)>.

Elaborating module <counter_module_2abb876ca2>.

Elaborating module <addsub_3330401e5e>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6444: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6453: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6463: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <reg_rst_module_adb3a05ebb>.

Elaborating module <mux_485ea02169>.

Elaborating module <xldsamp(d_arith=2,d_bin_pt=0,d_width=16,ds_ratio=2,latency=1,phase=1,q_arith=2,q_bin_pt=0,q_width=16)>.

Elaborating module <mux_57e2a45aaf>.

Elaborating module <reinterpret_286cd958f4>.

Elaborating module <xlusamp(copy_samples=1,d_arith=2,d_bin_pt=0,d_width=14,latency=0,q_arith=2,q_bin_pt=0,q_width=14)>.

Elaborating module <xlusamp(copy_samples=1,d_arith=1,d_bin_pt=0,d_width=16,latency=0,q_arith=1,q_bin_pt=0,q_width=16)>.
WARNING:HDLCompiler:552 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 12612: Input port c[47] is not connected on this instance
WARNING:HDLCompiler:1016 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 12887: Port douta is not connected to this instance

Elaborating module <peak_scale_delay_module_f22beb8655>.

Elaborating module <concat_7e18b92ffa>.

Elaborating module <constant_815959c413>.

Elaborating module <xldpram_pc_cfr_spartan6_v1_1(c_address_width_a=9,c_address_width_b=9,c_width_a=32,c_width_b=32,core_name0="bmg_72_1071e1009a08056e",latency=1)>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4008: Assignment to sinita ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 4014: Assignment to sinitb ignored, since the identifier is never used

Elaborating module <bmg_72_1071e1009a08056e>.
WARNING:HDLCompiler:1499 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 231: Empty module <bmg_72_1071e1009a08056e> remains a black box.

Elaborating module <subtract_module_3d40ac721b>.

Elaborating module <addsub_c36a8bb0bd>.
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6717: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" Line 6727: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating module <xlpersistentdff>.
WARNING:HDLCompiler:1499 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" Line 497: Empty module <xlpersistentdff> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc_cfr_spartan6_v1_1_cw>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v".
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x9>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_2_sg_x5>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_4_sg_x77>.
    Set property "syn_keep = 1" for signal <persistentdff_inst_q>.
WARNING:Xst - Value "1" of property "keep" is not applicable. List of valid values is "false, no, soft, true, yes" 
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pc_cfr_spartan6_v1_1_cw> synthesized.

Synthesizing Unit <default_clock_driver_pc_cfr_spartan6_v1_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" line 350: Output port <clr> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" line 350: Output port <ce_logic> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" line 363: Output port <clr> of the instance <xlclockdriver_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" line 363: Output port <ce_logic> of the instance <xlclockdriver_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" line 376: Output port <clr> of the instance <xlclockdriver_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" line 376: Output port <ce_logic> of the instance <xlclockdriver_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_pc_cfr_spartan6_v1_1> synthesized.

Synthesizing Unit <xlclockdriver_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v".
        log_2_period = 1
        period = 1
        use_bufg = 0
        pipeline_regs = 5
        max_pipeline_regs = 8
        num_pipeline_regs = 5
        factor = 5
        rem_pipeline_regs = 1
        trunc_period = 1'b1
        period_floor = 2
        power_of_2_counter = 1
        cnt_width = 1
        clk_for_ce_pulse_minus1 = 1'b0
        clk_for_ce_pulse_minus2 = 1'b0
        clk_for_ce_pulse_minus_regs = 1'b0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v" line 230: Output port <o> of the instance <clr_reg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xlclockdriver_1> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 0
        init_value = 1'b0
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 0
        init_value = 1'b0
        init_index_val = 1'b0
        result = 1'b0
        init_const = 1'b0
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <xlclockdriver_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v".
        log_2_period = 2
        period = 2
        use_bufg = 0
        pipeline_regs = 5
        max_pipeline_regs = 8
        num_pipeline_regs = 5
        factor = 2
        rem_pipeline_regs = 2
        trunc_period = 2'b10
        period_floor = 2
        power_of_2_counter = 1
        cnt_width = 1
        clk_for_ce_pulse_minus1 = 1'b0
        clk_for_ce_pulse_minus2 = 1'b0
        clk_for_ce_pulse_minus_regs = 1'b0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[5]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[4]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[3]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[2]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[1]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[0]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[5]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[4]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[3]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[2]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[1]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[0]>.
    Found 1-bit register for signal <clk_num>.
    Found 1-bit adder for signal <clk_num[0]_PWR_7_o_add_4_OUT[0]> created at line 200.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <xlclockdriver_2> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 0
        init_value = 1'b0
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 1
        init_value = 1'b0
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 1
        init_value = 1'b0
        init_index_val = 1'b1
        result = 1'b1
        init_const = 1'b1
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <xlclockdriver_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1_cw.v".
        log_2_period = 3
        period = 4
        use_bufg = 0
        pipeline_regs = 5
        max_pipeline_regs = 8
        num_pipeline_regs = 5
        factor = 1
        rem_pipeline_regs = 2
        trunc_period = 3'b100
        period_floor = 4
        power_of_2_counter = 1
        cnt_width = 2
        clk_for_ce_pulse_minus1 = 2'b10
        clk_for_ce_pulse_minus2 = 2'b01
        clk_for_ce_pulse_minus_regs = 2'b10
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[5]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[4]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[3]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[2]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[1]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec[0]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[5]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[4]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[3]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[2]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[1]>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic[0]>.
    Found 2-bit register for signal <clk_num>.
    Found 2-bit adder for signal <clk_num[1]_GND_12_o_add_4_OUT> created at line 200.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <xlclockdriver_3> synthesized.

Synthesizing Unit <pc_cfr_spartan6_v1_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <pc_cfr_spartan6_v1_1> synthesized.

Synthesizing Unit <pc_cfr_virtex4_v1_1_module_fd4ba73d2c>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <pc_cfr_virtex4_v1_1_module_fd4ba73d2c> synthesized.

Synthesizing Unit <pc_cfr_iteration_1_module_f7db6fa851>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <pc_cfr_iteration_1_module_f7db6fa851> synthesized.

Synthesizing Unit <c_pulses_module_fec2833c89>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <c_pulses_module_fec2833c89> synthesized.

Synthesizing Unit <cmplx_mac_module_0fc6883596>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cmplx_mac_module_0fc6883596> synthesized.

Synthesizing Unit <accum_im_module_c17f88c368>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <accum_im_module_c17f88c368> synthesized.

Synthesizing Unit <addsub_82e3896941>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 2146: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <internal_s_69_5_addsub> created at line 2149.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_82e3896941> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 3
        init_index = 2
        init_value = 3'b010
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 3
        init_index = 2
        init_value = 3'b010
        init_index_val = 1'b0
        result = 3'b000
        init_const = 3'b010
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <constant_281c9dad53>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_281c9dad53> synthesized.

Synthesizing Unit <xldsamp_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 16
        d_bin_pt = 0
        d_arith = 2
        q_width = 16
        q_bin_pt = 0
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 4
        phase = 3
        latency = 1
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_1> synthesized.

Synthesizing Unit <synth_reg>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 16
        latency = 1
        complete_num_srl17es = 0
        remaining_latency = 1
        temp_num_srl17es = 1
        num_srl17es = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg> synthesized.

Synthesizing Unit <srl17e>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 16
        latency = 1
        a = 6'sb111111
    Summary:
	no macro.
Unit <srl17e> synthesized.

Synthesizing Unit <mux_31d78b046f>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_31d78b046f> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 16
        init_value = 16'b0000000000000000
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 16
        init_index = 2
        init_value = 16'b0000000000000000
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_5> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 16
        init_index = 2
        init_value = 16'b0000000000000000
        init_index_val = 1'b0
        result = 16'b0000000000000000
        init_const = 16'b0000000000000000
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <cmplx_mult_module_0d0f8daf20>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:2898 - Port 'c', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'd', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'opmode', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'pcin', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'preaddselect', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'preaddsubtract', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'c', unconnected in block instance 'dsp48a1', is tied to GND.
WARNING:Xst:2898 - Port 'd', unconnected in block instance 'dsp48a1', is tied to GND.
WARNING:Xst:2898 - Port 'opmode', unconnected in block instance 'dsp48a1', is tied to GND.
WARNING:Xst:2898 - Port 'preaddselect', unconnected in block instance 'dsp48a1', is tied to GND.
WARNING:Xst:2898 - Port 'preaddsubtract', unconnected in block instance 'dsp48a1', is tied to GND.
WARNING:Xst:2898 - Port 'c', unconnected in block instance 'dsp48a2', is tied to GND.
WARNING:Xst:2898 - Port 'd', unconnected in block instance 'dsp48a2', is tied to GND.
WARNING:Xst:2898 - Port 'opmode', unconnected in block instance 'dsp48a2', is tied to GND.
WARNING:Xst:2898 - Port 'preaddselect', unconnected in block instance 'dsp48a2', is tied to GND.
WARNING:Xst:2898 - Port 'preaddsubtract', unconnected in block instance 'dsp48a2', is tied to GND.
WARNING:Xst:2898 - Port 'c', unconnected in block instance 'dsp48a3', is tied to GND.
WARNING:Xst:2898 - Port 'd', unconnected in block instance 'dsp48a3', is tied to GND.
WARNING:Xst:2898 - Port 'opmode', unconnected in block instance 'dsp48a3', is tied to GND.
WARNING:Xst:2898 - Port 'pcin', unconnected in block instance 'dsp48a3', is tied to GND.
WARNING:Xst:2898 - Port 'preaddselect', unconnected in block instance 'dsp48a3', is tied to GND.
WARNING:Xst:2898 - Port 'preaddsubtract', unconnected in block instance 'dsp48a3', is tied to GND.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7106: Output port <p> of the instance <dsp48a> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7106: Output port <bcout> of the instance <dsp48a> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7106: Output port <carryout> of the instance <dsp48a> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7171: Output port <pcout> of the instance <dsp48a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7171: Output port <bcout> of the instance <dsp48a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7171: Output port <carryout> of the instance <dsp48a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7237: Output port <pcout> of the instance <dsp48a2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7237: Output port <bcout> of the instance <dsp48a2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7237: Output port <carryout> of the instance <dsp48a2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7303: Output port <p> of the instance <dsp48a3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7303: Output port <bcout> of the instance <dsp48a3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 7303: Output port <carryout> of the instance <dsp48a3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cmplx_mult_module_0d0f8daf20> synthesized.

Synthesizing Unit <addsub_f4effc1419>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 2456: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <op_mem_91_20[0]>.
    Found 17-bit adder for signal <internal_s_69_5_addsub> created at line 2459.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <addsub_f4effc1419> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 13
        new_lsb = 13
        x_width = 48
        y_width = 1
WARNING:Xst:647 - Input <x<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<47:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 29
        new_lsb = 14
        x_width = 48
        y_width = 16
WARNING:Xst:647 - Input <x<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<47:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        din_width = 16
        din_bin_pt = 0
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 0
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_type_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 16
        old_bin_pt = 0
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        quantization = 1
        overflow = 1
        fp_width = 18
        fp_bin_pt = 0
        fp_arith = 2
        q_width = 18
        q_bin_pt = 0
        q_arith = 2
    Summary:
	no macro.
Unit <convert_type_1> synthesized.

Synthesizing Unit <cast_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 16
        old_bin_pt = 0
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_1> synthesized.

Synthesizing Unit <trunc_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        old_bin_pt = 0
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_1> synthesized.

Synthesizing Unit <extend_msb_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        new_width = 18
        new_arith = 2
    Summary:
	no macro.
Unit <extend_msb_1> synthesized.

Synthesizing Unit <sign_ext_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        new_width = 18
    Summary:
	no macro.
Unit <sign_ext_1> synthesized.

Synthesizing Unit <wrap_arith_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        old_bin_pt = 0
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        result_arith = 2
    Summary:
	no macro.
Unit <wrap_arith_1> synthesized.

Synthesizing Unit <cast_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        old_bin_pt = 0
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_2> synthesized.

Synthesizing Unit <xldsp48a_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        a0reg = 1
        a1reg = 1
        b0reg = 1
        b1reg = 1
        carryinreg = 0
        creg = 0
        dreg = 0
        mreg = 1
        opmodereg = 1
        preg = 1
        use_op = 1
        use_c_port = 0
        c_use_c = 0
        c_use_d = 0
        c_use_cea = 0
        c_use_ceb = 0
        c_use_ced = 0
        c_use_cem = 0
        c_use_cep = 0
        c_use_cec = 0
        c_use_cecarryin = 0
        c_use_ceopmode = 0
        c_use_en = 0
        c_use_rst = 0
        c_use_rsta = 0
        c_use_rstb = 0
        c_use_rstd = 0
        c_use_rstp = 0
        c_use_rstc = 0
        c_use_rstcarryin = 0
        c_use_rstopmode = 0
        c_use_rstm = 0
        c_use_pcin = 0
        carryinsel = "OPMODE5"
WARNING:Xst:647 - Input <c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opmode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <carryin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cea> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ceb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ced> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cecarryin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ceopmode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstcarryin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstopmode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <preaddselect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <subtract> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <preaddsubtract> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsp48a_1> synthesized.

Synthesizing Unit <xldsp48a_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        a0reg = 1
        a1reg = 1
        b0reg = 1
        b1reg = 1
        carryinreg = 0
        creg = 0
        dreg = 0
        mreg = 1
        opmodereg = 1
        preg = 1
        use_op = 1
        use_c_port = 0
        c_use_c = 0
        c_use_d = 0
        c_use_cea = 0
        c_use_ceb = 0
        c_use_ced = 0
        c_use_cem = 0
        c_use_cep = 0
        c_use_cec = 0
        c_use_cecarryin = 0
        c_use_ceopmode = 0
        c_use_en = 0
        c_use_rst = 0
        c_use_rsta = 0
        c_use_rstb = 0
        c_use_rstd = 0
        c_use_rstp = 0
        c_use_rstc = 0
        c_use_rstcarryin = 0
        c_use_rstopmode = 0
        c_use_rstm = 0
        c_use_pcin = 1
        carryinsel = "OPMODE5"
WARNING:Xst:647 - Input <c> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opmode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <carryin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cea> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ceb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ced> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cecarryin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ceopmode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstcarryin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstopmode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <preaddselect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <subtract> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <preaddsubtract> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsp48a_2> synthesized.

Synthesizing Unit <opmode_bb63313631>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <opmode_bb63313631> synthesized.

Synthesizing Unit <opmode_5fb0570878>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <opmode_5fb0570878> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 1
        init_value = 1'b0
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 2
        init_value = 1'b0
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_6> synthesized.

Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 2
        init_value = 1'b0
        init_index_val = 1'b0
        result = 1'b0
        init_const = 1'b0
    Summary:
	no macro.
Unit <single_reg_w_init_5> synthesized.

Synthesizing Unit <delay_02fc97ff2c>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_02fc97ff2c> synthesized.

Synthesizing Unit <cpg_allocator_module_b8fff9bf22>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cpg_allocator_module_b8fff9bf22> synthesized.

Synthesizing Unit <alloc_counter_module_f68d4d6d43>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <alloc_counter_module_f68d4d6d43> synthesized.

Synthesizing Unit <counter_module_a8957b6ea6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <counter_module_a8957b6ea6> synthesized.

Synthesizing Unit <addsub_4a36ae9713>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 3035: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 9-bit adder for signal <internal_s_69_5_addsub> created at line 3038.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_4a36ae9713> synthesized.

Synthesizing Unit <concat_983f7013a1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_983f7013a1> synthesized.

Synthesizing Unit <constant_2226f4eb84>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_2226f4eb84> synthesized.

Synthesizing Unit <constant_667e01fdca>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_667e01fdca> synthesized.

Synthesizing Unit <mux_cec3ff20dd>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 3102.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_cec3ff20dd> synthesized.

Synthesizing Unit <reg_rst_module_3a804d325f>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <reg_rst_module_3a804d325f> synthesized.

Synthesizing Unit <mux_200bef452f>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_200bef452f> synthesized.

Synthesizing Unit <xlregister_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 8
        init_value = 8'b00000000
    Summary:
	no macro.
Unit <xlregister_3> synthesized.

Synthesizing Unit <synth_reg_w_init_7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 8
        init_index = 2
        init_value = 8'b00000000
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_7> synthesized.

Synthesizing Unit <single_reg_w_init_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 8
        init_index = 2
        init_value = 8'b00000000
        init_index_val = 1'b0
        result = 8'b00000000
        init_const = 8'b00000000
    Summary:
	no macro.
Unit <single_reg_w_init_6> synthesized.

Synthesizing Unit <inverter_33a63b558a>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_33a63b558a> synthesized.

Synthesizing Unit <logical_eb4558179a>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_eb4558179a> synthesized.

Synthesizing Unit <relational_05044e5b4f>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator greater for signal <result_16_3_rel> created at line 3200
    Summary:
	inferred   1 Comparator(s).
Unit <relational_05044e5b4f> synthesized.

Synthesizing Unit <cpg_counter_0_module_5766b9e566>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cpg_counter_0_module_5766b9e566> synthesized.

Synthesizing Unit <counter_module_ce25b37ec0>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <counter_module_ce25b37ec0> synthesized.

Synthesizing Unit <addsub_c2009d8515>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 3322: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 10-bit adder for signal <internal_s_69_5_addsub> created at line 3325.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c2009d8515> synthesized.

Synthesizing Unit <constant_f12266ed24>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_f12266ed24> synthesized.

Synthesizing Unit <constant_04e831922d>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_04e831922d> synthesized.

Synthesizing Unit <mux_3e1d71756d>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 3381.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_3e1d71756d> synthesized.

Synthesizing Unit <reg_set_module_25d6a667ed>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <reg_set_module_25d6a667ed> synthesized.

Synthesizing Unit <constant_8492578f79>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_8492578f79> synthesized.

Synthesizing Unit <mux_8cff345167>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_8cff345167> synthesized.

Synthesizing Unit <xlregister_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 9
        init_value = 9'b111111111
    Summary:
	no macro.
Unit <xlregister_4> synthesized.

Synthesizing Unit <synth_reg_w_init_8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 9
        init_index = 2
        init_value = 9'b111111111
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_8> synthesized.

Synthesizing Unit <single_reg_w_init_7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 9
        init_index = 2
        init_value = 9'b111111111
        init_index_val = 1'b0
        result = 9'b000000000
        init_const = 9'b111111111
    Summary:
	no macro.
Unit <single_reg_w_init_7> synthesized.

Synthesizing Unit <relational_0d4f3bb1f9>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator greater for signal <result_16_3_rel> created at line 3419
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0d4f3bb1f9> synthesized.

Synthesizing Unit <cpg_trigger_0_module_d209397741>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cpg_trigger_0_module_d209397741> synthesized.

Synthesizing Unit <logical_a950764719>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_a950764719> synthesized.

Synthesizing Unit <reg_rst_module_afcf455317>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <reg_rst_module_afcf455317> synthesized.

Synthesizing Unit <constant_ae323e07fc>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_ae323e07fc> synthesized.

Synthesizing Unit <mux_c613b505f8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_c613b505f8> synthesized.

Synthesizing Unit <register_module_6b9594ed96>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <register_module_6b9594ed96> synthesized.

Synthesizing Unit <cpg_trigger_1_module_a17c6012c1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cpg_trigger_1_module_a17c6012c1> synthesized.

Synthesizing Unit <logical_818bd6d54b>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_818bd6d54b> synthesized.

Synthesizing Unit <cpg_trigger_2_module_a183697e4e>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cpg_trigger_2_module_a183697e4e> synthesized.

Synthesizing Unit <logical_ce5967518d>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_ce5967518d> synthesized.

Synthesizing Unit <cpg_trigger_3_module_48c991f924>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cpg_trigger_3_module_48c991f924> synthesized.

Synthesizing Unit <logical_7ffc9c41e8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_7ffc9c41e8> synthesized.

Synthesizing Unit <cpg_multiplexing_module_4baeae179e>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cpg_multiplexing_module_4baeae179e> synthesized.

Synthesizing Unit <constant_d675ccd905>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_d675ccd905> synthesized.

Synthesizing Unit <counter_2ae9df37c6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <count_reg_20_23>.
    Found 2-bit adder for signal <count_reg_20_23[1]_GND_95_o_add_4_OUT> created at line 3618.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <counter_2ae9df37c6> synthesized.

Synthesizing Unit <mux_6450b2c45f>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <pipe_20_22[0]>.
    Found 9-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 3689.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_6450b2c45f> synthesized.

Synthesizing Unit <mux_a6eee4b271>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pipe_20_22[0]>.
    Found 16-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 3757.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_a6eee4b271> synthesized.

Synthesizing Unit <relational_d118cdee66>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 3814
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_d118cdee66> synthesized.

Synthesizing Unit <xlusamp_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 9
        d_bin_pt = 0
        d_arith = 1
        q_width = 9
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        sampling_ratio = 2
        latency = 0
        copy_samples = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlusamp_1> synthesized.

Synthesizing Unit <xlusamp_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 16
        d_bin_pt = 0
        d_arith = 2
        q_width = 16
        q_bin_pt = 0
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        sampling_ratio = 2
        latency = 0
        copy_samples = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlusamp_2> synthesized.

Synthesizing Unit <xlusamp_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 1
        d_bin_pt = 0
        d_arith = 1
        q_width = 1
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        sampling_ratio = 2
        latency = 0
        copy_samples = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlusamp_3> synthesized.

Synthesizing Unit <delay_dd22755508>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <n0013[31:0]>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_dd22755508> synthesized.

Synthesizing Unit <delay_19fb89c202>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_19fb89c202> synthesized.

Synthesizing Unit <filter_ram_module_b059113fed>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 9223: Output port <douta> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <filter_ram_module_b059113fed> synthesized.

Synthesizing Unit <constant_07da815359>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_07da815359> synthesized.

Synthesizing Unit <xldpram_pc_cfr_spartan6_v1_1_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        core_name0 = "bmg_72_1a6cb457801618b3"
        c_width_a = 32
        c_address_width_a = 9
        c_width_b = 32
        c_address_width_b = 9
        latency = 2
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_pc_cfr_spartan6_v1_1_1> synthesized.

Synthesizing Unit <xlslice_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 15
        new_lsb = 0
        x_width = 32
        y_width = 16
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_3> synthesized.

Synthesizing Unit <xlslice_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 31
        new_lsb = 16
        x_width = 32
        y_width = 16
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_4> synthesized.

Synthesizing Unit <reinterpret_dee95c6dbb>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_dee95c6dbb> synthesized.

Synthesizing Unit <cordic_mag_sin_cos_module_a40e6e71ab>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_mag_sin_cos_module_a40e6e71ab> synthesized.

Synthesizing Unit <cordic_stages_module_9076778cfd>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_stages_module_9076778cfd> synthesized.

Synthesizing Unit <cordic_gain_module_2187187f90>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_gain_module_2187187f90> synthesized.

Synthesizing Unit <addsub_c1ccc3be8a>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 4277: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 26-bit register for signal <op_mem_91_20[0]>.
    Found 26-bit subtractor for signal <internal_s_71_5_addsub[25:0]> created at line 4246.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <addsub_c1ccc3be8a> synthesized.

Synthesizing Unit <addsub_43d22903cb>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 4361: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 25-bit register for signal <op_mem_91_20[0]>.
    Found 27-bit adder for signal <internal_s_69_5_addsub> created at line 4364.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <addsub_43d22903cb> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        din_width = 18
        din_bin_pt = 0
        din_arith = 2
        dout_width = 26
        dout_bin_pt = 0
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_type_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        old_bin_pt = 0
        old_arith = 2
        new_width = 26
        new_bin_pt = 0
        new_arith = 2
        quantization = 1
        overflow = 1
        fp_width = 20
        fp_bin_pt = 0
        fp_arith = 2
        q_width = 20
        q_bin_pt = 0
        q_arith = 2
    Summary:
	no macro.
Unit <convert_type_2> synthesized.

Synthesizing Unit <cast_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        old_bin_pt = 0
        new_width = 20
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_3> synthesized.

Synthesizing Unit <trunc_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 20
        old_bin_pt = 0
        old_arith = 2
        new_width = 20
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_2> synthesized.

Synthesizing Unit <extend_msb_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 20
        new_width = 20
        new_arith = 2
    Summary:
	no macro.
Unit <extend_msb_2> synthesized.

Synthesizing Unit <sign_ext_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 20
        new_width = 20
    Summary:
	no macro.
Unit <sign_ext_2> synthesized.

Synthesizing Unit <wrap_arith_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 20
        old_bin_pt = 0
        old_arith = 2
        new_width = 26
        new_bin_pt = 0
        new_arith = 2
        result_arith = 2
    Summary:
	no macro.
Unit <wrap_arith_2> synthesized.

Synthesizing Unit <cast_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 20
        old_bin_pt = 0
        new_width = 26
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_4> synthesized.

Synthesizing Unit <shift_83be7e67ad>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_83be7e67ad> synthesized.

Synthesizing Unit <shift_65a35a0ba3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_65a35a0ba3> synthesized.

Synthesizing Unit <shift_41579f67e2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_41579f67e2> synthesized.

Synthesizing Unit <xlslice_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 24
        new_lsb = 9
        x_width = 25
        y_width = 16
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_5> synthesized.

Synthesizing Unit <cordic_stage_0_module_1e5dae557d>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_stage_0_module_1e5dae557d> synthesized.

Synthesizing Unit <addsub_d546b3de9d>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 4563: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 18-bit register for signal <op_mem_91_20[0]>.
    Found 17-bit subtractor for signal <cast_internal_s_69_5_addsub_a[16]_cast_internal_s_69_5_addsub_b[16]_sub_17_OUT> created at line 4577.
    Found 17-bit adder for signal <cast_internal_s_69_5_addsub_a[16]_cast_internal_s_69_5_addsub_b[16]_add_15_OUT> created at line 4573.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <addsub_d546b3de9d> synthesized.

Synthesizing Unit <xlslice_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 15
        new_lsb = 15
        x_width = 16
        y_width = 1
WARNING:Xst:647 - Input <x<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_6> synthesized.

Synthesizing Unit <shift_242a713649>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_242a713649> synthesized.

Synthesizing Unit <cordic_stage_1_module_a3725848b0>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_stage_1_module_a3725848b0> synthesized.

Synthesizing Unit <addsub_14dcc7ebeb>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 4701: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 18-bit register for signal <op_mem_91_20[0]>.
    Found 19-bit subtractor for signal <cast_internal_s_69_5_addsub_a[18]_cast_internal_s_69_5_addsub_b[18]_sub_17_OUT> created at line 4715.
    Found 19-bit adder for signal <cast_internal_s_69_5_addsub_a[18]_cast_internal_s_69_5_addsub_b[18]_add_15_OUT> created at line 4711.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <addsub_14dcc7ebeb> synthesized.

Synthesizing Unit <xlslice_7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 17
        new_lsb = 17
        x_width = 18
        y_width = 1
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_7> synthesized.

Synthesizing Unit <shift_5423e932f0>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_5423e932f0> synthesized.

Synthesizing Unit <cordic_stage_2_module_19a7bf6e55>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_stage_2_module_19a7bf6e55> synthesized.

Synthesizing Unit <shift_69c26659b1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_69c26659b1> synthesized.

Synthesizing Unit <cordic_stage_3_module_d6c5cd8853>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_stage_3_module_d6c5cd8853> synthesized.

Synthesizing Unit <shift_bf37e7e608>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_bf37e7e608> synthesized.

Synthesizing Unit <cordic_stage_4_module_31ed9732b8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_stage_4_module_31ed9732b8> synthesized.

Synthesizing Unit <shift_8a1f5c0a9e>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_8a1f5c0a9e> synthesized.

Synthesizing Unit <cordic_stage_5_module_2071dc0362>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <cordic_stage_5_module_2071dc0362> synthesized.

Synthesizing Unit <shift_783ce18d91>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_783ce18d91> synthesized.

Synthesizing Unit <sin_cos_lut_module_69890ea6cc>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <sin_cos_lut_module_69890ea6cc> synthesized.

Synthesizing Unit <concat_0f2a9029de>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_0f2a9029de> synthesized.

Synthesizing Unit <xlsprom_dist_pc_cfr_spartan6_v1_1_1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        core_name0 = "dmg_72_195596f332d57672"
        addr_width = 5
        latency = 1
        c_width = 14
        c_address_width = 5
    Summary:
	no macro.
Unit <xlsprom_dist_pc_cfr_spartan6_v1_1_1> synthesized.

Synthesizing Unit <delay_e7915bbc50>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_e7915bbc50> synthesized.

Synthesizing Unit <delay_fb81ab31ae>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_fb81ab31ae> synthesized.

Synthesizing Unit <delay_0512afa688>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_0512afa688> synthesized.

Synthesizing Unit <delay_211dcce0ef>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_211dcce0ef> synthesized.

Synthesizing Unit <xlsprom_dist_pc_cfr_spartan6_v1_1_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        core_name0 = "dmg_72_ad5060a4053d2208"
        addr_width = 5
        latency = 1
        c_width = 14
        c_address_width = 5
    Summary:
	no macro.
Unit <xlsprom_dist_pc_cfr_spartan6_v1_1_2> synthesized.

Synthesizing Unit <delay_0d84f57931>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <delay_0d84f57931> synthesized.

Synthesizing Unit <demapper_module_3c980c3601>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <demapper_module_3c980c3601> synthesized.

Synthesizing Unit <mux_4e39b191fc>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <pipe_20_22[0]>.
    Found 14-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 5225.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_4e39b191fc> synthesized.

Synthesizing Unit <negate_0035cd4950>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit subtractor for signal <internal_ip_35_9_neg> created at line 5286.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <negate_0035cd4950> synthesized.

Synthesizing Unit <mapper_module_9f2966e0ad>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <mapper_module_9f2966e0ad> synthesized.

Synthesizing Unit <inverter_4b3f1c3888>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_4b3f1c3888> synthesized.

Synthesizing Unit <mux_f3921567cd>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pipe_16_22[0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_f3921567cd> synthesized.

Synthesizing Unit <relational_3020c548d1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator lessequal for signal <n0002> created at line 5411
    Summary:
	inferred   1 Comparator(s).
Unit <relational_3020c548d1> synthesized.

Synthesizing Unit <data_in_delay_module_ee1a6424d6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 11027: Output port <douta> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <data_in_delay_module_ee1a6424d6> synthesized.

Synthesizing Unit <addsub_eb24e14176>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 5530: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <op_mem_91_20[0]>.
    Found 9-bit subtractor for signal <internal_s_71_5_addsub[8:0]> created at line 5499.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <addsub_eb24e14176> synthesized.

Synthesizing Unit <xlslice_8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 32
        new_lsb = 32
        x_width = 34
        y_width = 1
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<33:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_8> synthesized.

Synthesizing Unit <xlslice_9>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 33
        new_lsb = 33
        x_width = 34
        y_width = 1
WARNING:Xst:647 - Input <x<32:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_9> synthesized.

Synthesizing Unit <xlslice_10>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 15
        new_lsb = 0
        x_width = 34
        y_width = 16
WARNING:Xst:647 - Input <x<33:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_10> synthesized.

Synthesizing Unit <xlslice_11>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 31
        new_lsb = 16
        x_width = 34
        y_width = 16
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<33:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_11> synthesized.

Synthesizing Unit <concat_68bb56ae48>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_68bb56ae48> synthesized.

Synthesizing Unit <constant_5005e9b467>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_5005e9b467> synthesized.

Synthesizing Unit <constant_5e90e4a8ec>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_5e90e4a8ec> synthesized.

Synthesizing Unit <constant_3126b6c0ac>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_3126b6c0ac> synthesized.

Synthesizing Unit <counter_3635e3b440>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <count_reg_20_23>.
    Found 9-bit adder for signal <count_reg_20_23[8]_GND_173_o_add_2_OUT> created at line 5619.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <counter_3635e3b440> synthesized.

Synthesizing Unit <xldpram_pc_cfr_spartan6_v1_1_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        core_name0 = "bmg_72_a6c4ef01947aacb1"
        c_width_a = 34
        c_address_width_a = 9
        c_width_b = 34
        c_address_width_b = 9
        latency = 1
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_pc_cfr_spartan6_v1_1_2> synthesized.

Synthesizing Unit <logical_28d385d867>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_28d385d867> synthesized.

Synthesizing Unit <logical_7970a672aa>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_7970a672aa> synthesized.

Synthesizing Unit <reinterpret_2824f666f2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_2824f666f2> synthesized.

Synthesizing Unit <shift_3c3ad6f4c6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_3c3ad6f4c6> synthesized.

Synthesizing Unit <peak_align_module_399c124005>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 11349: Output port <douta> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <peak_align_module_399c124005> synthesized.

Synthesizing Unit <addsub_9d274f068b>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 5786: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 6-bit subtractor for signal <internal_s_71_5_addsub[5:0]> created at line 5755.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_9d274f068b> synthesized.

Synthesizing Unit <addsub_52d6e01024>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 5868: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <op_mem_91_20[0]>.
    Found 7-bit adder for signal <internal_s_69_5_addsub> created at line 5871.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <addsub_52d6e01024> synthesized.

Synthesizing Unit <constant_5c1f45c6b5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_5c1f45c6b5> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 1
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <counter_d2efb0480f>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <count_reg_20_23>.
    Found 6-bit adder for signal <count_reg_20_23[5]_GND_185_o_add_2_OUT> created at line 5910.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <counter_d2efb0480f> synthesized.

Synthesizing Unit <xldpram_pc_cfr_spartan6_v1_1_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        core_name0 = "bmg_72_02af306bc8bac7b8"
        c_width_a = 1
        c_address_width_a = 6
        c_width_b = 1
        c_address_width_b = 6
        latency = 1
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_pc_cfr_spartan6_v1_1_3> synthesized.

Synthesizing Unit <xlregister_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 6
        init_value = 6'b111111
    Summary:
	no macro.
Unit <xlregister_5> synthesized.

Synthesizing Unit <synth_reg_w_init_9>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 6
        init_index = 2
        init_value = 6'b111111
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_9> synthesized.

Synthesizing Unit <single_reg_w_init_8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 6
        init_index = 2
        init_value = 6'b111111
        init_index_val = 1'b0
        result = 6'b000000
        init_const = 6'b111111
    Summary:
	no macro.
Unit <single_reg_w_init_8> synthesized.

Synthesizing Unit <reinterpret_60dd3f961d>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_60dd3f961d> synthesized.

Synthesizing Unit <peak_detect_module_f2b10267c7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <peak_detect_module_f2b10267c7> synthesized.

Synthesizing Unit <delay_counter_module_670b0ca791>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <delay_counter_module_670b0ca791> synthesized.

Synthesizing Unit <counter_module_fc3c32733e>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <counter_module_fc3c32733e> synthesized.

Synthesizing Unit <addsub_0db3d998f7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 6050: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 7-bit adder for signal <internal_s_69_5_addsub> created at line 6053.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_0db3d998f7> synthesized.

Synthesizing Unit <constant_bd962aec1b>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_bd962aec1b> synthesized.

Synthesizing Unit <constant_df40b9ce05>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_df40b9ce05> synthesized.

Synthesizing Unit <mux_f8a4f48eeb>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 6098.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_f8a4f48eeb> synthesized.

Synthesizing Unit <reg_rst_module_4d3aae9393>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <reg_rst_module_4d3aae9393> synthesized.

Synthesizing Unit <mux_a6b0362cad>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_a6b0362cad> synthesized.

Synthesizing Unit <xlregister_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 6
        init_value = 6'b000000
    Summary:
	no macro.
Unit <xlregister_6> synthesized.

Synthesizing Unit <synth_reg_w_init_10>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 6
        init_index = 2
        init_value = 6'b000000
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_10> synthesized.

Synthesizing Unit <single_reg_w_init_9>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 6
        init_index = 2
        init_value = 6'b000000
        init_index_val = 1'b0
        result = 6'b000000
        init_const = 6'b000000
    Summary:
	no macro.
Unit <single_reg_w_init_9> synthesized.

Synthesizing Unit <xlslice_12>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        new_msb = 5
        new_lsb = 5
        x_width = 6
        y_width = 1
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_12> synthesized.

Synthesizing Unit <register1_module_53fb5c96a7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <register1_module_53fb5c96a7> synthesized.

Synthesizing Unit <register_module_75c015c41d>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <register_module_75c015c41d> synthesized.

Synthesizing Unit <rising_edge_module_8bd4dae735>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <rising_edge_module_8bd4dae735> synthesized.

Synthesizing Unit <reg_set_module_c43aa373ff>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <reg_set_module_c43aa373ff> synthesized.

Synthesizing Unit <xlregister_7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 1
        init_value = 1'b1
    Summary:
	no macro.
Unit <xlregister_7> synthesized.

Synthesizing Unit <synth_reg_w_init_11>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 2
        init_value = 1'b1
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_11> synthesized.

Synthesizing Unit <single_reg_w_init_10>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 1
        init_index = 2
        init_value = 1'b1
        init_index_val = 1'b0
        result = 1'b0
        init_const = 1'b1
    Summary:
	no macro.
Unit <single_reg_w_init_10> synthesized.

Synthesizing Unit <max_detect_module_285b537564>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <max_detect_module_285b537564> synthesized.

Synthesizing Unit <addsub_710287cc09>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 6237: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <internal_s_69_5_addsub> created at line 6240.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_710287cc09> synthesized.

Synthesizing Unit <mux_272b8a229a>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_272b8a229a> synthesized.

Synthesizing Unit <register_module_580d18fc96>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <register_module_580d18fc96> synthesized.

Synthesizing Unit <mux_2fa1417e01>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2fa1417e01> synthesized.

Synthesizing Unit <reg_set_module_3e6a225a04>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <reg_set_module_3e6a225a04> synthesized.

Synthesizing Unit <constant_440fb70725>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_440fb70725> synthesized.

Synthesizing Unit <xlregister_8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 17
        init_value = 17'b11111111111111111
    Summary:
	no macro.
Unit <xlregister_8> synthesized.

Synthesizing Unit <synth_reg_w_init_12>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 17
        init_index = 2
        init_value = 17'b11111111111111111
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_12> synthesized.

Synthesizing Unit <single_reg_w_init_11>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        width = 17
        init_index = 2
        init_value = 17'b11111111111111111
        init_index_val = 1'b0
        result = 17'b00000000000000000
        init_const = 17'b11111111111111111
    Summary:
	no macro.
Unit <single_reg_w_init_11> synthesized.

Synthesizing Unit <relational_c8292218b1>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator lessequal for signal <n0003> created at line 6301
    Summary:
	inferred   1 Comparator(s).
Unit <relational_c8292218b1> synthesized.

Synthesizing Unit <relational_a2b8e7c11c>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator greater for signal <result_18_3_rel> created at line 6321
    Summary:
	inferred   1 Comparator(s).
Unit <relational_a2b8e7c11c> synthesized.

Synthesizing Unit <shift_f768896000>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_f768896000> synthesized.

Synthesizing Unit <peak_scale_module_3001a4e404>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:2898 - Port 'c', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'd', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'opmode', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'pcin', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'preaddselect', unconnected in block instance 'dsp48a', is tied to GND.
WARNING:Xst:2898 - Port 'preaddsubtract', unconnected in block instance 'dsp48a', is tied to GND.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 12612: Output port <pcout> of the instance <dsp48a> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 12612: Output port <bcout> of the instance <dsp48a> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 12612: Output port <carryout> of the instance <dsp48a> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <peak_scale_module_3001a4e404> synthesized.

Synthesizing Unit <addsub_bae7b67bb9>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 6550: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 17-bit register for signal <op_mem_91_20[0]>.
    Found 17-bit subtractor for signal <internal_s_71_5_addsub[16:0]> created at line 6519.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <addsub_bae7b67bb9> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        din_width = 17
        din_bin_pt = 0
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 0
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_type_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 17
        old_bin_pt = 0
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        quantization = 1
        overflow = 1
        fp_width = 19
        fp_bin_pt = 0
        fp_arith = 2
        q_width = 19
        q_bin_pt = 0
        q_arith = 2
    Summary:
	no macro.
Unit <convert_type_3> synthesized.

Synthesizing Unit <cast_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 17
        old_bin_pt = 0
        new_width = 19
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_5> synthesized.

Synthesizing Unit <trunc_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 19
        old_bin_pt = 0
        old_arith = 2
        new_width = 19
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_3> synthesized.

Synthesizing Unit <extend_msb_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 19
        new_width = 19
        new_arith = 2
    Summary:
	no macro.
Unit <extend_msb_3> synthesized.

Synthesizing Unit <sign_ext_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 19
        new_width = 19
    Summary:
	no macro.
Unit <sign_ext_3> synthesized.

Synthesizing Unit <wrap_arith_3>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 19
        old_bin_pt = 0
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        result_arith = 2
    Summary:
	no macro.
Unit <wrap_arith_3> synthesized.

Synthesizing Unit <cast_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 19
        old_bin_pt = 0
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
WARNING:Xst:647 - Input <inp<18:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <cast_6> synthesized.

Synthesizing Unit <xlconvert_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        din_width = 48
        din_bin_pt = 0
        din_arith = 2
        dout_width = 29
        dout_bin_pt = 0
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_5> synthesized.

Synthesizing Unit <convert_type_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 48
        old_bin_pt = 0
        old_arith = 2
        new_width = 29
        new_bin_pt = 0
        new_arith = 2
        quantization = 1
        overflow = 1
        fp_width = 50
        fp_bin_pt = 0
        fp_arith = 2
        q_width = 50
        q_bin_pt = 0
        q_arith = 2
    Summary:
	no macro.
Unit <convert_type_4> synthesized.

Synthesizing Unit <cast_7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 48
        old_bin_pt = 0
        new_width = 50
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_7> synthesized.

Synthesizing Unit <trunc_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 50
        old_bin_pt = 0
        old_arith = 2
        new_width = 50
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_4> synthesized.

Synthesizing Unit <extend_msb_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 50
        new_width = 50
        new_arith = 2
    Summary:
	no macro.
Unit <extend_msb_4> synthesized.

Synthesizing Unit <sign_ext_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 50
        new_width = 50
    Summary:
	no macro.
Unit <sign_ext_4> synthesized.

Synthesizing Unit <wrap_arith_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 50
        old_bin_pt = 0
        old_arith = 2
        new_width = 29
        new_bin_pt = 0
        new_arith = 2
        result_arith = 2
    Summary:
	no macro.
Unit <wrap_arith_4> synthesized.

Synthesizing Unit <cast_8>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 50
        old_bin_pt = 0
        new_width = 29
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
WARNING:Xst:647 - Input <inp<49:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <cast_8> synthesized.

Synthesizing Unit <xlconvert_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        din_width = 14
        din_bin_pt = 0
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 0
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_6> synthesized.

Synthesizing Unit <convert_type_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 14
        old_bin_pt = 0
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        quantization = 1
        overflow = 1
        fp_width = 16
        fp_bin_pt = 0
        fp_arith = 2
        q_width = 16
        q_bin_pt = 0
        q_arith = 2
    Summary:
	no macro.
Unit <convert_type_5> synthesized.

Synthesizing Unit <cast_9>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 14
        old_bin_pt = 0
        new_width = 16
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_9> synthesized.

Synthesizing Unit <trunc_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 16
        old_bin_pt = 0
        old_arith = 2
        new_width = 16
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_5> synthesized.

Synthesizing Unit <extend_msb_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 16
        new_width = 16
        new_arith = 2
    Summary:
	no macro.
Unit <extend_msb_5> synthesized.

Synthesizing Unit <sign_ext_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 16
        new_width = 16
    Summary:
	no macro.
Unit <sign_ext_5> synthesized.

Synthesizing Unit <wrap_arith_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 16
        old_bin_pt = 0
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        result_arith = 2
    Summary:
	no macro.
Unit <wrap_arith_5> synthesized.

Synthesizing Unit <xlconvert_7>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        din_width = 29
        din_bin_pt = 13
        din_arith = 2
        dout_width = 16
        dout_bin_pt = 0
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_7> synthesized.

Synthesizing Unit <convert_type_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 29
        old_bin_pt = 13
        old_arith = 2
        new_width = 16
        new_bin_pt = 0
        new_arith = 2
        quantization = 1
        overflow = 1
        fp_width = 31
        fp_bin_pt = 13
        fp_arith = 2
        q_width = 18
        q_bin_pt = 0
        q_arith = 2
    Summary:
	no macro.
Unit <convert_type_6> synthesized.

Synthesizing Unit <cast_10>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 29
        old_bin_pt = 13
        new_width = 31
        new_bin_pt = 13
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_10> synthesized.

Synthesizing Unit <trunc_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 31
        old_bin_pt = 13
        old_arith = 2
        new_width = 18
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 13
        abs_right_of_dp = 13
WARNING:Xst:647 - Input <inp<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <trunc_6> synthesized.

Synthesizing Unit <wrap_arith_6>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        old_bin_pt = 0
        old_arith = 2
        new_width = 16
        new_bin_pt = 0
        new_arith = 2
        result_arith = 2
    Summary:
	no macro.
Unit <wrap_arith_6> synthesized.

Synthesizing Unit <cast_11>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        old_width = 18
        old_bin_pt = 0
        new_width = 16
        new_bin_pt = 0
        new_arith = 2
        right_of_dp = 0
WARNING:Xst:647 - Input <inp<17:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <cast_11> synthesized.

Synthesizing Unit <counter_module_2abb876ca2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <counter_module_2abb876ca2> synthesized.

Synthesizing Unit <addsub_3330401e5e>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 6468: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 2-bit adder for signal <internal_s_69_5_addsub> created at line 6471.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_3330401e5e> synthesized.

Synthesizing Unit <reg_rst_module_adb3a05ebb>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <reg_rst_module_adb3a05ebb> synthesized.

Synthesizing Unit <mux_485ea02169>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_485ea02169> synthesized.

Synthesizing Unit <xldsamp_2>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 16
        d_bin_pt = 0
        d_arith = 2
        q_width = 16
        q_bin_pt = 0
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2
        phase = 1
        latency = 1
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_2> synthesized.

Synthesizing Unit <mux_57e2a45aaf>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <pipe_16_22[0]>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_57e2a45aaf> synthesized.

Synthesizing Unit <reinterpret_286cd958f4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_286cd958f4> synthesized.

Synthesizing Unit <xlusamp_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 14
        d_bin_pt = 0
        d_arith = 2
        q_width = 14
        q_bin_pt = 0
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        sampling_ratio = 2
        latency = 0
        copy_samples = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlusamp_4> synthesized.

Synthesizing Unit <xlusamp_5>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        d_width = 16
        d_bin_pt = 0
        d_arith = 1
        q_width = 16
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        sampling_ratio = 2
        latency = 0
        copy_samples = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlusamp_5> synthesized.

Synthesizing Unit <peak_scale_delay_module_f22beb8655>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 12895: Output port <douta> of the instance <dual_port_ram> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <peak_scale_delay_module_f22beb8655> synthesized.

Synthesizing Unit <concat_7e18b92ffa>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_7e18b92ffa> synthesized.

Synthesizing Unit <constant_815959c413>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_815959c413> synthesized.

Synthesizing Unit <xldpram_pc_cfr_spartan6_v1_1_4>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
        core_name0 = "bmg_72_1071e1009a08056e"
        c_width_a = 32
        c_address_width_a = 9
        c_width_b = 32
        c_address_width_b = 9
        latency = 1
WARNING:Xst:647 - Input <rsta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rstb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldpram_pc_cfr_spartan6_v1_1_4> synthesized.

Synthesizing Unit <subtract_module_3d40ac721b>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
    Summary:
	no macro.
Unit <subtract_module_3d40ac721b> synthesized.

Synthesizing Unit <addsub_c36a8bb0bd>.
    Related source file is "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v".
INFO:Xst:3210 - "D:\Private_project\netlist\pc_cfr_spartan6_v1_1.v" line 6732: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <op_mem_91_20[0]>.
    Found 16-bit subtractor for signal <internal_s_71_5_addsub[15:0]> created at line 6701.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <addsub_c36a8bb0bd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 42
 1-bit adder                                           : 1
 10-bit adder                                          : 5
 15-bit subtractor                                     : 2
 16-bit subtractor                                     : 2
 17-bit adder                                          : 5
 17-bit addsub                                         : 2
 17-bit subtractor                                     : 1
 19-bit addsub                                         : 9
 2-bit adder                                           : 3
 26-bit subtractor                                     : 2
 27-bit adder                                          : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 2
# Registers                                            : 49
 1-bit register                                        : 3
 14-bit register                                       : 3
 16-bit register                                       : 8
 17-bit register                                       : 1
 18-bit register                                       : 11
 2-bit register                                        : 4
 25-bit register                                       : 1
 26-bit register                                       : 2
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 3
 7-bit register                                        : 3
 9-bit register                                        : 5
# Comparators                                          : 9
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 4
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 14
 14-bit 2-to-1 multiplexer                             : 1
 14-bit 4-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 3
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 4
 9-bit 4-to-1 multiplexer                              : 5

=========================================================================
WARNING:Xst:638 - in unit xlclockdriver_2 Conflict on KEEP property on signal ce_vec_logic[5] and ce_vec[5] ce_vec[5] signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_3 Conflict on KEEP property on signal ce_vec_logic[5] and ce_vec[5] ce_vec[5] signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <op_mem_91_20_0_16> in Unit <addsub> is equivalent to the following FF/Latch, which will be removed : <op_mem_91_20_0_17> 
INFO:Xst:2261 - The FF/Latch <op_mem_91_20_0_16> in Unit <addsub1> is equivalent to the following FF/Latch, which will be removed : <op_mem_91_20_0_17> 
WARNING:Xst:2677 - Node <op_mem_91_20_0_0> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_1> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_2> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_3> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_4> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_5> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_6> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_7> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_8> of sequential type is unconnected in block <addsub2>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_0> of sequential type is unconnected in block <addsub1>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_1> of sequential type is unconnected in block <addsub1>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_2> of sequential type is unconnected in block <addsub1>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_3> of sequential type is unconnected in block <addsub1>.
WARNING:Xst:2677 - Node <op_mem_91_20_0_4> of sequential type is unconnected in block <addsub1>.

Synthesizing (advanced) Unit <counter_2ae9df37c6>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_2ae9df37c6> synthesized (advanced).

Synthesizing (advanced) Unit <counter_3635e3b440>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_3635e3b440> synthesized (advanced).

Synthesizing (advanced) Unit <counter_d2efb0480f>.
The following registers are absorbed into counter <count_reg_20_23>: 1 register on signal <count_reg_20_23>.
Unit <counter_d2efb0480f> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_2>.
The following registers are absorbed into counter <clk_num_0>: 1 register on signal <clk_num_0>.
Unit <xlclockdriver_2> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_3>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 36
 1-bit adder                                           : 1
 14-bit subtractor                                     : 2
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 17-bit adder                                          : 1
 17-bit addsub                                         : 2
 17-bit subtractor                                     : 1
 19-bit addsub                                         : 9
 25-bit adder                                          : 1
 26-bit subtractor                                     : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 5
 9-bit subtractor                                      : 2
# Counters                                             : 6
 1-bit up counter                                      : 1
 2-bit up counter                                      : 2
 6-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 1199
 Flip-Flops                                            : 1199
# Comparators                                          : 9
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 4
# Multiplexers                                         : 37
 14-bit 2-to-1 multiplexer                             : 1
 14-bit 4-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 3
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 4
 9-bit 4-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <cmplx_mac_module_0fc6883596>: instances <cmplx_mult_0d0f8daf20/opmode3>, <cmplx_mult_0d0f8daf20/opmode1> of unit <opmode_5fb0570878> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <cmplx_mac_module_0fc6883596>: instances <cmplx_mult_0d0f8daf20/opmode2>, <cmplx_mult_0d0f8daf20/opmode> of unit <opmode_bb63313631> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <cmplx_mac_module_0fc6883596>: instances <accum_re_fdfd7b917b/constant_x0>, <accum_im_c17f88c368/constant_x0> of unit <constant_281c9dad53> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <peak_align_module_399c124005>: instances <constant1>, <constant3> of unit <constant_5e90e4a8ec> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <op_mem_91_20_0_16> in Unit <addsub_d546b3de9d> is equivalent to the following FF/Latch, which will be removed : <op_mem_91_20_0_17> 
WARNING:Xst:1293 - FF/Latch <addsub1/op_mem_91_20_0_2> has a constant value of 0 in block <cordic_gain_module_2187187f90>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addsub1/op_mem_91_20_0_1> has a constant value of 0 in block <cordic_gain_module_2187187f90>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addsub1/op_mem_91_20_0_0> has a constant value of 0 in block <cordic_gain_module_2187187f90>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mux3/pipe_16_22_0_15> has a constant value of 0 in block <mapper_module_9f2966e0ad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mux2/pipe_16_22_0_15> has a constant value of 0 in block <mapper_module_9f2966e0ad>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance cmplx_mult_0d0f8daf20/dsp48a3/dsp48a_inst in unit cmplx_mac_module_0fc6883596 of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance cmplx_mult_0d0f8daf20/dsp48a/dsp48a_inst in unit cmplx_mac_module_0fc6883596 of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance cmplx_mult_0d0f8daf20/dsp48a2/dsp48a_inst in unit cmplx_mac_module_0fc6883596 of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance cmplx_mult_0d0f8daf20/dsp48a1/dsp48a_inst in unit cmplx_mac_module_0fc6883596 of type DSP48A has been replaced by DSP48A1
INFO:Xst:1901 - Instance dsp48a/dsp48a_inst in unit peak_scale_module_3001a4e404 of type DSP48A has been replaced by DSP48A1
INFO:Xst:2261 - The FF/Latch <addsub1/op_mem_91_20_0_25> in Unit <cordic_gain_module_2187187f90> is equivalent to the following FF/Latch, which will be removed : <addsub1/op_mem_91_20_0_24> 

Optimizing unit <single_reg_w_init_6> ...

Optimizing unit <single_reg_w_init_7> ...

Optimizing unit <single_reg_w_init_4> ...

Optimizing unit <srl17e> ...

Optimizing unit <delay_dd22755508> ...

Optimizing unit <addsub_bae7b67bb9> ...

Optimizing unit <cordic_gain_module_2187187f90> ...

Optimizing unit <addsub_43d22903cb> ...

Optimizing unit <addsub_d546b3de9d> ...

Optimizing unit <cordic_stage_5_module_2071dc0362> ...

Optimizing unit <sin_cos_lut_module_69890ea6cc> ...

Optimizing unit <single_reg_w_init_11> ...

Optimizing unit <addsub_c36a8bb0bd> ...

Optimizing unit <pc_cfr_spartan6_v1_1_cw> ...

Optimizing unit <pc_cfr_iteration_1_module_f7db6fa851> ...

Optimizing unit <cpg_allocator_module_b8fff9bf22> ...

Optimizing unit <cmplx_mac_module_0fc6883596> ...

Optimizing unit <cpg_multiplexing_module_4baeae179e> ...

Optimizing unit <mux_6450b2c45f> ...

Optimizing unit <mux_a6eee4b271> ...

Optimizing unit <peak_scale_module_3001a4e404> ...

Optimizing unit <mux_57e2a45aaf> ...

Optimizing unit <cordic_stages_module_9076778cfd> ...

Optimizing unit <cordic_stage_3_module_d6c5cd8853> ...

Optimizing unit <cordic_stage_4_module_31ed9732b8> ...

Optimizing unit <mapper_module_9f2966e0ad> ...

Optimizing unit <data_in_delay_module_ee1a6424d6> ...

Optimizing unit <peak_align_module_399c124005> ...

Optimizing unit <delay_counter_module_670b0ca791> ...

Optimizing unit <max_detect_module_285b537564> ...

Optimizing unit <peak_scale_delay_module_f22beb8655> ...
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/op_mem_91_20_0_16> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/op_mem_91_20_0_17> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/op_mem_91_20_0_25> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_8> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_7> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_6> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_5> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_4> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_3> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_2> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_1> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/op_mem_91_20_0_0> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/op_mem_91_20_0_4> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/op_mem_91_20_0_3> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/op_mem_91_20_0_2> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/op_mem_91_20_0_1> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:2677 - Node <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/op_mem_91_20_0_0> of sequential type is unconnected in block <pc_cfr_spartan6_v1_1_cw>.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/op_mem_91_20_0_1> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/op_mem_91_20_0_4> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/op_mem_91_20_0_2> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/op_mem_91_20_0_5> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay3/op_mem_20_24_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay/op_mem_20_24_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/op_mem_91_20_0_17> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/op_mem_91_20_0_16> 
INFO:Xst:2261 - The FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/pipelined_ce.ce_pipeline_logic[4].ce_reg_logic/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clk_num_0> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/op_mem_91_20_0_17> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/op_mem_91_20_0_16> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay2/op_mem_20_24_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay1/op_mem_20_24_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/counter/count_reg_20_23_0> <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_0> <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_1> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_1> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_2> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_2> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_3> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_3> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_4> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_4> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_5> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_5> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_6> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_6> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_7> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_7> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/counter/count_reg_20_23_8> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/counter/count_reg_20_23_8> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/op_mem_91_20_0_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay5/op_mem_20_24_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> 
INFO:Xst:2261 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/op_mem_91_20_0_0> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch, which will be removed : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/op_mem_91_20_0_3> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
Annotating constraints using XCF file 'D:/Private_project/netlist/pc_cfr_spartan6_v1_1_cw.xcf'
XCF parsing done.
WARNING:Xst:2173 - Found black boxes on which forward tracing can not be performed on edge 'ce_4_sg_x77':
 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/filter_ram_b059113fed/dual_port_ram/comp0.core_instance0 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/cos_lut/comp1.core_instance0 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/sin_lut/comp3.core_instance1 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/dual_port_ram/comp1.core_instance1 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/dual_port_ram/comp2.core_instance2 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/dual_port_ram/comp3.core_instance3
WARNING:Xst:2174 - These might be cores which have not been read
WARNING:Xst:2173 - Found black boxes on which forward tracing can not be performed on edge 'clk':
 persistentdff_inst pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/filter_ram_b059113fed/dual_port_ram/comp0.core_instance0 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/cos_lut/comp1.core_instance0 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/sin_lut/comp3.core_instance1 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/dual_port_ram/comp1.core_instance1 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/dual_port_ram/comp2.core_instance2 pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/dual_port_ram/comp3.core_instance3
WARNING:Xst:2174 - These might be cores which have not been read
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc_cfr_spartan6_v1_1_cw, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[12].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[12].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[6].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[6].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[10].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[10].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[6].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[6].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[4].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[4].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[14].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[14].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[15].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[15].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[9].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[9].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[4].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[4].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[12].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[12].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[13].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[13].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[9].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[9].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[10].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[10].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[7].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[5].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[5].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[15].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[15].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[5].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[5].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[3].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[3].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[13].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[13].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[14].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[14].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[8].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[3].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[3].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[1].rst_comp.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/mapper_9f2966e0ad/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp> in Unit <pc_cfr_spartan6_v1_1_cw> is equivalent to the following FF/Latch : <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/register4/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[11].rst_comp.fdre_comp> 
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <pc_cfr_spartan6_v1_1_cw> :
	Found 7-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/delay1/op_mem_20_24_6>.
	Found 7-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/delay2/op_mem_20_24_6>.
	Found 7-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/delay4/op_mem_20_24_6>.
	Found 8-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/delay2/op_mem_20_24_5>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay1/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_15>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_14>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_13>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_12>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/delay4/op_mem_20_24_1_0>.
	Found 5-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay3/op_mem_20_24_4>.
	Found 4-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay2/op_mem_20_24_3>.
	Found 3-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay1/op_mem_20_24_2>.
	Found 2-bit shift register for signal <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/sin_cos_lut_69890ea6cc/delay/op_mem_20_24_1>.
Unit <pc_cfr_spartan6_v1_1_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1073
 Flip-Flops                                            : 1073
# Shift Registers                                      : 40
 2-bit shift register                                  : 33
 3-bit shift register                                  : 1
 4-bit shift register                                  : 1
 5-bit shift register                                  : 1
 7-bit shift register                                  : 3
 8-bit shift register                                  : 1

=========================================================================
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_0_1e5dae557d/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_3_d6c5cd8853/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_4_31ed9732b8/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_5_2071dc0362/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/data_in_delay_ee1a6424d6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_align_399c124005/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/delay_counter_670b0ca791/counter_fc3c32733e/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_detect_f2b10267c7/max_detect_285b537564/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_delay_f22beb8655/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/subtract_3d40ac721b/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_4/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_3_8aedbaaa12/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_2_d4de6f8d6e/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_1_9cfa1b507c/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_counter_0_5766b9e566/counter_ce25b37ec0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_re_fdfd7b917b/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/accum_im_c17f88c368/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cmplx_mac_0fc6883596/cmplx_mult_0d0f8daf20/addsub2/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_2_19a7bf6e55/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_stage_1_a3725848b0/addsub1/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/cordic_mag_sin_cos_a40e6e71ab/cordic_stages_9076778cfd/cordic_gain_2187187f90/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <pc_cfr_spartan6_v1_1_cw>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pc_cfr_spartan6_v1_1_cw.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1822
#      GND                         : 1
#      INV                         : 51
#      LUT1                        : 64
#      LUT2                        : 177
#      LUT3                        : 285
#      LUT4                        : 100
#      LUT5                        : 99
#      LUT6                        : 163
#      MUXCY                       : 459
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 421
# FlipFlops/Latches                : 1113
#      FDE                         : 583
#      FDRE                        : 428
#      FDSE                        : 102
# Shift Registers                  : 40
#      SRLC16E                     : 40
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 143
#      IBUF                        : 110
#      OBUF                        : 33
# DSPs                             : 5
#      DSP48A1                     : 5
# Others                           : 8
#      bmg_72_02af306bc8bac7b8     : 1
#      bmg_72_1071e1009a08056e     : 1
#      bmg_72_1a6cb457801618b3     : 1
#      bmg_72_a6c4ef01947aacb1     : 1
#      dmg_72_195596f332d57672     : 1
#      dmg_72_ad5060a4053d2208     : 1
#      TIMESPEC                    : 1
#      xlpersistentdff             : 1

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1113  out of  184304     0%  
 Number of Slice LUTs:                  979  out of  92152     1%  
    Number used as Logic:               939  out of  92152     1%  
    Number used as Memory:               40  out of  21680     0%  
       Number used as SRL:               40

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1285
   Number with an unused Flip Flop:     172  out of   1285    13%  
   Number with an unused LUT:           306  out of   1285    23%  
   Number of fully used LUT-FF pairs:   807  out of   1285    62%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         144
 Number of bonded IOBs:                 143  out of    338    42%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      5  out of    180     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 1158  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.651ns (Maximum Frequency: 150.349MHz)
   Minimum input arrival time before clock: 7.425ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 1.222ns

=========================================================================
Timing constraint: TS_clk_c10bed9e = PERIOD TIMEGRP "clk_c10bed9e" 3.500 nS HIGH 1.750 nS
WARNING:Xst:2245 - Timing constraint is not met.
  Clock period: 6.651ns (frequency: 150.349MHz)
  Total number of paths / destination ports: 26742 / 2111
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  -3.151ns
  Source:               pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (FF)
  Destination:          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
  Data Path Delay:      6.651ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 3.500ns

  Data Path: pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (FF) to pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/Madd_internal_s_69_5_addsub_Madd_lut[2])
     LUT6:I3->O            1   0.205   0.579  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x03 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x01)
     MUXF7:S->O            1   0.148   0.580  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x01 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x02)
     LUT5:I4->O           77   0.205   1.726  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x021 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x0)
     LUT6:I5->O           33   0.205   1.306  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/logical/fully_2_1_bit1 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/logical_y_net_x2)
     LUT3:I2->O            1   0.205   0.000  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/mux/Mmux_unregy_join_6_117 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/mux_y_net[0])
     FDRE:D                    0.102          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
    ----------------------------------------
    Total                      6.651ns (1.517ns logic, 5.134ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: TS_ce_2_c10bed9e_group_to_ce_2_c10bed9e_group = MAXDELAY FROM TIMEGRP "ce_2_c10bed9e_group" TO TIMEGRP "ce_2_c10bed9e_group" 7 nS
  Clock period: 2.389ns (frequency: 418.663MHz)
  Total number of paths / destination ports: 67 / 67
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  1.111ns
  Source:               default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
  Destination:          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
  Data Path Delay:      2.389ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 7.000ns

  Data Path: default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF) to pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            61   0.447   1.620  default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (ce_2_sg_x5)
     FDRE:CE                   0.322          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
    ----------------------------------------
    Total                      2.389ns (0.769ns logic, 1.620ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: TS_ce_4_c10bed9e_group_to_ce_4_c10bed9e_group = MAXDELAY FROM TIMEGRP "ce_4_c10bed9e_group" TO TIMEGRP "ce_4_c10bed9e_group" 14 nS
WARNING:Xst:2245 - Timing constraint is not met.
  Clock period: 6.651ns (frequency: 150.349MHz)
  Total number of paths / destination ports: 23411 / 616
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  -3.151ns
  Source:               pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (FF)
  Destination:          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
  Data Path Delay:      6.651ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.000ns

  Data Path: pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (FF) to pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/Madd_internal_s_69_5_addsub_Madd_lut[2])
     LUT6:I3->O            1   0.205   0.579  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x03 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x01)
     MUXF7:S->O            1   0.148   0.580  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x01 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x02)
     LUT5:I4->O           77   0.205   1.726  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x021 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x0)
     LUT6:I5->O           33   0.205   1.306  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/logical/fully_2_1_bit1 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/logical_y_net_x2)
     LUT3:I2->O            1   0.205   0.000  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/mux/Mmux_unregy_join_6_117 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/mux_y_net[0])
     FDRE:D                    0.102          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
    ----------------------------------------
    Total                      6.651ns (1.517ns logic, 5.134ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: TS_ce_2_c10bed9e_group_to_ce_4_c10bed9e_group = MAXDELAY FROM TIMEGRP "ce_2_c10bed9e_group" TO TIMEGRP "ce_4_c10bed9e_group" 7 nS
WARNING:Xst:2245 - Timing constraint is not met.
  Clock period: 6.651ns (frequency: 150.349MHz)
  Total number of paths / destination ports: 32 / 32
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  -3.151ns
  Source:               pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (FF)
  Destination:          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
  Data Path Delay:      6.651ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 7.000ns

  Data Path: pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (FF) to pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.943  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/reg_rst_3a804d325f/register_x0/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[2].rst_comp.fdre_comp (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/counter_a8957b6ea6/addsub/Madd_internal_s_69_5_addsub_Madd_lut[2])
     LUT6:I3->O            1   0.205   0.579  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x03 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x01)
     MUXF7:S->O            1   0.148   0.580  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x01 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x02)
     LUT5:I4->O           77   0.205   1.726  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x021 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/alloc_counter_f68d4d6d43/relational_op_net_x0)
     LUT6:I5->O           33   0.205   1.306  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/logical/fully_2_1_bit1 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/logical_y_net_x2)
     LUT3:I2->O            1   0.205   0.000  pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/mux/Mmux_unregy_join_6_117 (pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/mux_y_net[0])
     FDRE:D                    0.102          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/c_pulses_fec2833c89/cpg_allocator_b8fff9bf22/cpg_trigger_3_48c991f924/register_20ca6f096b/register3/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
    ----------------------------------------
    Total                      6.651ns (1.517ns logic, 5.134ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: TS_ce_4_c10bed9e_group_to_ce_2_c10bed9e_group = MAXDELAY FROM TIMEGRP "ce_4_c10bed9e_group" TO TIMEGRP "ce_2_c10bed9e_group" 7 nS
  Clock period: 2.389ns (frequency: 418.663MHz)
  Total number of paths / destination ports: 317 / 32
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  1.111ns
  Source:               default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
  Destination:          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
  Data Path Delay:      2.389ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 7.000ns

  Data Path: default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF) to pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            61   0.447   1.620  default_clock_driver_pc_cfr_spartan6_v1_1_x0/xlclockdriver_2/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp (ce_2_sg_x5)
     FDRE:CE                   0.322          pc_cfr_spartan6_v1_1_x0/pc_cfr_virtex4_v1_1_fd4ba73d2c/pc_cfr_iteration_1_f7db6fa851/peak_scale_3001a4e404/counter_2abb876ca2/addsub/prev_mode_93_22_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
    ----------------------------------------
    Total                      2.389ns (0.769ns logic, 1.620ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.651|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.59 secs
 
--> 

Total memory usage is 312180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1260 (   0 filtered)
Number of infos    :  104 (   0 filtered)

