

================================================================
== Vivado HLS Report for 'operator_int_div3'
================================================================
* Date:           Fri Aug 31 16:19:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.387|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   23|   23|   23|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_66  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      14|      39|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     144|
|Register         |        -|      -|      79|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      93|     183|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+----+----+
    |         Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------+---------+-------+----+----+
    |grp_lut_div3_chunk_fu_66  |lut_div3_chunk  |        0|      0|  14|  39|
    +--------------------------+----------------+---------+-------+----+----+
    |Total                     |                |        0|      0|  14|  39|
    +--------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  85|         17|    1|         17|
    |grp_lut_div3_chunk_fu_66_d_V     |  44|          9|    4|         36|
    |grp_lut_div3_chunk_fu_66_r_in_V  |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 144|         29|    7|         59|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  16|   0|   16|          0|
    |d_chunk_V_1_reg_191                    |   4|   0|    4|          0|
    |d_chunk_V_2_reg_196                    |   4|   0|    4|          0|
    |d_chunk_V_3_reg_201                    |   4|   0|    4|          0|
    |d_chunk_V_4_reg_206                    |   4|   0|    4|          0|
    |d_chunk_V_5_reg_211                    |   4|   0|    4|          0|
    |d_chunk_V_6_reg_216                    |   4|   0|    4|          0|
    |d_chunk_V_7_reg_221                    |   4|   0|    4|          0|
    |d_chunk_V_reg_186                      |   4|   0|    4|          0|
    |grp_lut_div3_chunk_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |q_chunk_V_1_reg_231                    |   4|   0|    4|          0|
    |q_chunk_V_2_reg_236                    |   4|   0|    4|          0|
    |q_chunk_V_3_reg_241                    |   4|   0|    4|          0|
    |q_chunk_V_4_reg_246                    |   4|   0|    4|          0|
    |q_chunk_V_5_reg_251                    |   4|   0|    4|          0|
    |q_chunk_V_6_reg_256                    |   4|   0|    4|          0|
    |q_chunk_V_reg_226                      |   4|   0|    4|          0|
    |reg_93                                 |   2|   0|    2|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  79|   0|   79|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_int_div3 | return value |
|in_r       |  in |   32|   ap_none  |        in_r       |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 17 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_chunk_V = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %in_read, i32 28, i32 31) nounwind" [test.cpp:65->test.cpp:93]   --->   Operation 18 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.38ns)   --->   "%call_ret1_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:66->test.cpp:93]   --->   Operation 19 'call' 'call_ret1_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %in_read, i32 24, i32 27) nounwind" [test.cpp:68->test.cpp:93]   --->   Operation 20 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %in_read, i32 20, i32 23) nounwind" [test.cpp:71->test.cpp:93]   --->   Operation 21 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %in_read, i32 16, i32 19) nounwind" [test.cpp:74->test.cpp:93]   --->   Operation 22 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %in_read, i32 12, i32 15) nounwind" [test.cpp:77->test.cpp:93]   --->   Operation 23 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %in_read, i32 8, i32 11) nounwind" [test.cpp:80->test.cpp:93]   --->   Operation 24 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %in_read, i32 4, i32 7) nounwind" [test.cpp:83->test.cpp:93]   --->   Operation 25 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = trunc i32 %in_read to i4" [test.cpp:86->test.cpp:93]   --->   Operation 26 'trunc' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 27 [1/2] (1.33ns)   --->   "%call_ret1_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:66->test.cpp:93]   --->   Operation 27 'call' 'call_ret1_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret1_i, 0" [test.cpp:66->test.cpp:93]   --->   Operation 28 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i, 1" [test.cpp:66->test.cpp:93]   --->   Operation 29 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 30 [2/2] (1.38ns)   --->   "%call_ret2_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:69->test.cpp:93]   --->   Operation 30 'call' 'call_ret2_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 31 [1/2] (1.33ns)   --->   "%call_ret2_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:69->test.cpp:93]   --->   Operation 31 'call' 'call_ret2_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret2_i, 0" [test.cpp:69->test.cpp:93]   --->   Operation 32 'extractvalue' 'q_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i, 1" [test.cpp:69->test.cpp:93]   --->   Operation 33 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.38>
ST_5 : Operation 34 [2/2] (1.38ns)   --->   "%call_ret3_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:72->test.cpp:93]   --->   Operation 34 'call' 'call_ret3_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 35 [1/2] (1.33ns)   --->   "%call_ret3_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:72->test.cpp:93]   --->   Operation 35 'call' 'call_ret3_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret3_i, 0" [test.cpp:72->test.cpp:93]   --->   Operation 36 'extractvalue' 'q_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i, 1" [test.cpp:72->test.cpp:93]   --->   Operation 37 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.38>
ST_7 : Operation 38 [2/2] (1.38ns)   --->   "%call_ret4_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:75->test.cpp:93]   --->   Operation 38 'call' 'call_ret4_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 39 [1/2] (1.33ns)   --->   "%call_ret4_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:75->test.cpp:93]   --->   Operation 39 'call' 'call_ret4_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret4_i, 0" [test.cpp:75->test.cpp:93]   --->   Operation 40 'extractvalue' 'q_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i, 1" [test.cpp:75->test.cpp:93]   --->   Operation 41 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.38>
ST_9 : Operation 42 [2/2] (1.38ns)   --->   "%call_ret5_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:78->test.cpp:93]   --->   Operation 42 'call' 'call_ret5_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 43 [1/2] (1.33ns)   --->   "%call_ret5_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:78->test.cpp:93]   --->   Operation 43 'call' 'call_ret5_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret5_i, 0" [test.cpp:78->test.cpp:93]   --->   Operation 44 'extractvalue' 'q_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i, 1" [test.cpp:78->test.cpp:93]   --->   Operation 45 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.38>
ST_11 : Operation 46 [2/2] (1.38ns)   --->   "%call_ret6_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:81->test.cpp:93]   --->   Operation 46 'call' 'call_ret6_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 47 [1/2] (1.33ns)   --->   "%call_ret6_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:81->test.cpp:93]   --->   Operation 47 'call' 'call_ret6_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret6_i, 0" [test.cpp:81->test.cpp:93]   --->   Operation 48 'extractvalue' 'q_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i, 1" [test.cpp:81->test.cpp:93]   --->   Operation 49 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.38>
ST_13 : Operation 50 [2/2] (1.38ns)   --->   "%call_ret7_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:84->test.cpp:93]   --->   Operation 50 'call' 'call_ret7_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 51 [1/2] (1.33ns)   --->   "%call_ret7_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:84->test.cpp:93]   --->   Operation 51 'call' 'call_ret7_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%q_chunk_V_6 = extractvalue { i4, i2 } %call_ret7_i, 0" [test.cpp:84->test.cpp:93]   --->   Operation 52 'extractvalue' 'q_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i4, i2 } %call_ret7_i, 1" [test.cpp:84->test.cpp:93]   --->   Operation 53 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.38>
ST_15 : Operation 54 [2/2] (1.38ns)   --->   "%call_ret_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:87->test.cpp:93]   --->   Operation 54 'call' 'call_ret_i' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !124"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !130"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @operator_int_div3_st) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (1.33ns)   --->   "%call_ret_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:87->test.cpp:93]   --->   Operation 58 'call' 'call_ret_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%q_chunk_V_7 = extractvalue { i4, i2 } %call_ret_i, 0" [test.cpp:87->test.cpp:93]   --->   Operation 59 'extractvalue' 'q_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5, i4 %q_chunk_V_6, i4 %q_chunk_V_7) nounwind" [test.cpp:88->test.cpp:93]   --->   Operation 60 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "ret i32 %p_Result_s" [test.cpp:93]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read     (read          ) [ 00000000000000000]
d_chunk_V   (partselect    ) [ 00100000000000000]
d_chunk_V_1 (partselect    ) [ 00111000000000000]
d_chunk_V_2 (partselect    ) [ 00111110000000000]
d_chunk_V_3 (partselect    ) [ 00111111100000000]
d_chunk_V_4 (partselect    ) [ 00111111111000000]
d_chunk_V_5 (partselect    ) [ 00111111111110000]
d_chunk_V_6 (partselect    ) [ 00111111111111100]
d_chunk_V_7 (trunc         ) [ 00111111111111111]
call_ret1_i (call          ) [ 00000000000000000]
q_chunk_V   (extractvalue  ) [ 00011111111111111]
r_V         (extractvalue  ) [ 00011000000000000]
call_ret2_i (call          ) [ 00000000000000000]
q_chunk_V_1 (extractvalue  ) [ 00000111111111111]
r_V_1       (extractvalue  ) [ 00000110000000000]
call_ret3_i (call          ) [ 00000000000000000]
q_chunk_V_2 (extractvalue  ) [ 00000001111111111]
r_V_2       (extractvalue  ) [ 00000001100000000]
call_ret4_i (call          ) [ 00000000000000000]
q_chunk_V_3 (extractvalue  ) [ 00000000011111111]
r_V_3       (extractvalue  ) [ 00000000011000000]
call_ret5_i (call          ) [ 00000000000000000]
q_chunk_V_4 (extractvalue  ) [ 00000000000111111]
r_V_4       (extractvalue  ) [ 00000000000110000]
call_ret6_i (call          ) [ 00000000000000000]
q_chunk_V_5 (extractvalue  ) [ 00000000000001111]
r_V_5       (extractvalue  ) [ 00000000000001100]
call_ret7_i (call          ) [ 00000000000000000]
q_chunk_V_6 (extractvalue  ) [ 00000000000000011]
r_V_6       (extractvalue  ) [ 00000000000000011]
StgValue_55 (specbitsmap   ) [ 00000000000000000]
StgValue_56 (specbitsmap   ) [ 00000000000000000]
StgValue_57 (spectopmodule ) [ 00000000000000000]
call_ret_i  (call          ) [ 00000000000000000]
q_chunk_V_7 (extractvalue  ) [ 00000000000000000]
p_Result_s  (bitconcatenate) [ 00000000000000000]
StgValue_61 (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_int_div3_st"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="in_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_lut_div3_chunk_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="0" index="4" bw="1" slack="0"/>
<pin id="72" dir="0" index="5" bw="1" slack="0"/>
<pin id="73" dir="0" index="6" bw="1" slack="0"/>
<pin id="74" dir="0" index="7" bw="1" slack="0"/>
<pin id="75" dir="0" index="8" bw="1" slack="0"/>
<pin id="76" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i/1 call_ret2_i/3 call_ret3_i/5 call_ret4_i/7 call_ret5_i/9 call_ret6_i/11 call_ret7_i/13 call_ret_i/15 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/2 q_chunk_V_1/4 q_chunk_V_2/6 q_chunk_V_3/8 q_chunk_V_4/10 q_chunk_V_5/12 q_chunk_V_6/14 q_chunk_V_7/16 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/2 r_V_1/4 r_V_2/6 r_V_3/8 r_V_4/10 r_V_5/12 r_V_6/14 "/>
</bind>
</comp>

<comp id="93" class="1005" name="reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="1"/>
<pin id="95" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="d_chunk_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="0" index="3" bw="6" slack="0"/>
<pin id="103" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="d_chunk_V_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="0" index="3" bw="6" slack="0"/>
<pin id="114" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="d_chunk_V_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="4" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="d_chunk_V_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="0" index="3" bw="6" slack="0"/>
<pin id="134" dir="1" index="4" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="d_chunk_V_4_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="0" index="3" bw="5" slack="0"/>
<pin id="144" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="d_chunk_V_5_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="0" index="3" bw="5" slack="0"/>
<pin id="154" dir="1" index="4" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="d_chunk_V_6_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="4" slack="0"/>
<pin id="164" dir="1" index="4" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="d_chunk_V_7_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_7/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="14"/>
<pin id="176" dir="0" index="2" bw="4" slack="12"/>
<pin id="177" dir="0" index="3" bw="4" slack="10"/>
<pin id="178" dir="0" index="4" bw="4" slack="8"/>
<pin id="179" dir="0" index="5" bw="4" slack="6"/>
<pin id="180" dir="0" index="6" bw="4" slack="4"/>
<pin id="181" dir="0" index="7" bw="4" slack="2"/>
<pin id="182" dir="0" index="8" bw="4" slack="0"/>
<pin id="183" dir="1" index="9" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="186" class="1005" name="d_chunk_V_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="191" class="1005" name="d_chunk_V_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="2"/>
<pin id="193" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="d_chunk_V_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="4"/>
<pin id="198" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="d_chunk_V_3_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="6"/>
<pin id="203" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="d_chunk_V_4_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="8"/>
<pin id="208" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="d_chunk_V_5_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="10"/>
<pin id="213" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="d_chunk_V_6_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="12"/>
<pin id="218" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="d_chunk_V_7_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="14"/>
<pin id="223" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="226" class="1005" name="q_chunk_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="14"/>
<pin id="228" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="q_chunk_V "/>
</bind>
</comp>

<comp id="231" class="1005" name="q_chunk_V_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="12"/>
<pin id="233" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="q_chunk_V_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="q_chunk_V_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="10"/>
<pin id="238" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="q_chunk_V_2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="q_chunk_V_3_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="8"/>
<pin id="243" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="q_chunk_V_3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="q_chunk_V_4_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="6"/>
<pin id="248" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="q_chunk_V_4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="q_chunk_V_5_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="4"/>
<pin id="253" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="q_chunk_V_6_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="2"/>
<pin id="258" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="66" pin=8"/></net>

<net id="88"><net_src comp="66" pin="9"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="66" pin="9"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="60" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="108"><net_src comp="98" pin="4"/><net_sink comp="66" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="60" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="60" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="60" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="60" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="60" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="60" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="60" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="85" pin="1"/><net_sink comp="173" pin=8"/></net>

<net id="189"><net_src comp="98" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="194"><net_src comp="109" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="199"><net_src comp="119" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="204"><net_src comp="129" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="209"><net_src comp="139" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="214"><net_src comp="149" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="219"><net_src comp="159" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="224"><net_src comp="169" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="229"><net_src comp="85" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="234"><net_src comp="85" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="239"><net_src comp="85" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="244"><net_src comp="85" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="249"><net_src comp="85" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="254"><net_src comp="85" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="259"><net_src comp="85" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="173" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_int_div3 : in_r | {1 }
	Port: operator_int_div3 : r0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: operator_int_div3 : r1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: operator_int_div3 : q0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: operator_int_div3 : q1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: operator_int_div3 : q2 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: operator_int_div3 : q3 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  - Chain level:
	State 1
		call_ret1_i : 1
	State 2
		q_chunk_V : 1
		r_V : 1
	State 3
	State 4
		q_chunk_V_1 : 1
		r_V_1 : 1
	State 5
	State 6
		q_chunk_V_2 : 1
		r_V_2 : 1
	State 7
	State 8
		q_chunk_V_3 : 1
		r_V_3 : 1
	State 9
	State 10
		q_chunk_V_4 : 1
		r_V_4 : 1
	State 11
	State 12
		q_chunk_V_5 : 1
		r_V_5 : 1
	State 13
	State 14
		q_chunk_V_6 : 1
		r_V_6 : 1
	State 15
	State 16
		q_chunk_V_7 : 1
		p_Result_s : 2
		StgValue_61 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_66 |  6.366  |    36   |    54   |
|----------|--------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_60    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|extractvalue|         grp_fu_85        |    0    |    0    |    0    |
|          |         grp_fu_89        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      d_chunk_V_fu_98     |    0    |    0    |    0    |
|          |    d_chunk_V_1_fu_109    |    0    |    0    |    0    |
|          |    d_chunk_V_2_fu_119    |    0    |    0    |    0    |
|partselect|    d_chunk_V_3_fu_129    |    0    |    0    |    0    |
|          |    d_chunk_V_4_fu_139    |    0    |    0    |    0    |
|          |    d_chunk_V_5_fu_149    |    0    |    0    |    0    |
|          |    d_chunk_V_6_fu_159    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    d_chunk_V_7_fu_169    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_s_fu_173    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  6.366  |    36   |    54   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|d_chunk_V_1_reg_191|    4   |
|d_chunk_V_2_reg_196|    4   |
|d_chunk_V_3_reg_201|    4   |
|d_chunk_V_4_reg_206|    4   |
|d_chunk_V_5_reg_211|    4   |
|d_chunk_V_6_reg_216|    4   |
|d_chunk_V_7_reg_221|    4   |
| d_chunk_V_reg_186 |    4   |
|q_chunk_V_1_reg_231|    4   |
|q_chunk_V_2_reg_236|    4   |
|q_chunk_V_3_reg_241|    4   |
|q_chunk_V_4_reg_246|    4   |
|q_chunk_V_5_reg_251|    4   |
|q_chunk_V_6_reg_256|    4   |
| q_chunk_V_reg_226 |    4   |
|       reg_93      |    2   |
+-------------------+--------+
|       Total       |   62   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_66 |  p1  |   9  |   4  |   36   ||    44   |
| grp_lut_div3_chunk_fu_66 |  p2  |   2  |   2  |    4   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   40   ||  2.474  ||    53   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   36   |   54   |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    2   |    -   |   53   |
|  Register |    -   |    -   |   62   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   104  |   113  |
+-----------+--------+--------+--------+--------+
