#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55c201f03030 .scope module, "Register_File_tb" "Register_File_tb" 2 1;
 .timescale 0 0;
P_0x55c201efed60 .param/l "CLK_PERIOD" 0 2 3, +C4<00000000000000000000000000001010>;
v0x55c201f35af0_0 .var "clk", 0 0;
v0x55c201f35bb0_0 .var "rd_addr", 4 0;
v0x55c201f35c80_0 .var "reg_write", 0 0;
v0x55c201f35d80_0 .var "reset", 0 0;
v0x55c201f35e50_0 .var "rs1_addr", 4 0;
v0x55c201f35ef0_0 .net "rs1_data", 31 0, L_0x55c201f465d0;  1 drivers
v0x55c201f35fc0_0 .var "rs2_addr", 4 0;
v0x55c201f36090_0 .net "rs2_data", 31 0, L_0x55c201f46b90;  1 drivers
v0x55c201f36160_0 .var "write_data", 31 0;
S_0x55c201f03210 .scope module, "dut" "Register_File" 2 19, 3 1 0, S_0x55c201f03030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "rs1_addr";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_0x7f27d313c018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c201f03440_0 .net/2u *"_ivl_0", 4 0, L_0x7f27d313c018;  1 drivers
L_0x7f27d313c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c201f34720_0 .net *"_ivl_11", 1 0, L_0x7f27d313c0a8;  1 drivers
L_0x7f27d313c0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c201f34800_0 .net/2u *"_ivl_14", 4 0, L_0x7f27d313c0f0;  1 drivers
v0x55c201f348c0_0 .net *"_ivl_16", 0 0, L_0x55c201f467e0;  1 drivers
L_0x7f27d313c138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c201f34980_0 .net/2u *"_ivl_18", 31 0, L_0x7f27d313c138;  1 drivers
v0x55c201f34ab0_0 .net *"_ivl_2", 0 0, L_0x55c201f36260;  1 drivers
v0x55c201f34b70_0 .net *"_ivl_20", 31 0, L_0x55c201f46970;  1 drivers
v0x55c201f34c50_0 .net *"_ivl_22", 6 0, L_0x55c201f46a50;  1 drivers
L_0x7f27d313c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c201f34d30_0 .net *"_ivl_25", 1 0, L_0x7f27d313c180;  1 drivers
L_0x7f27d313c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c201f34e10_0 .net/2u *"_ivl_4", 31 0, L_0x7f27d313c060;  1 drivers
v0x55c201f34ef0_0 .net *"_ivl_6", 31 0, L_0x55c201f46390;  1 drivers
v0x55c201f34fd0_0 .net *"_ivl_8", 6 0, L_0x55c201f46490;  1 drivers
v0x55c201f350b0_0 .net "clk", 0 0, v0x55c201f35af0_0;  1 drivers
v0x55c201f35170_0 .var/i "i", 31 0;
v0x55c201f35250_0 .net "rd_addr", 4 0, v0x55c201f35bb0_0;  1 drivers
v0x55c201f35330_0 .net "reg_write", 0 0, v0x55c201f35c80_0;  1 drivers
v0x55c201f353f0 .array "registers", 31 0, 31 0;
v0x55c201f354b0_0 .net "reset", 0 0, v0x55c201f35d80_0;  1 drivers
v0x55c201f35570_0 .net "rs1_addr", 4 0, v0x55c201f35e50_0;  1 drivers
v0x55c201f35650_0 .net "rs1_data", 31 0, L_0x55c201f465d0;  alias, 1 drivers
v0x55c201f35730_0 .net "rs2_addr", 4 0, v0x55c201f35fc0_0;  1 drivers
v0x55c201f35810_0 .net "rs2_data", 31 0, L_0x55c201f46b90;  alias, 1 drivers
v0x55c201f358f0_0 .net "write_data", 31 0, v0x55c201f36160_0;  1 drivers
E_0x55c201efecc0 .event posedge, v0x55c201f354b0_0, v0x55c201f350b0_0;
L_0x55c201f36260 .cmp/eq 5, v0x55c201f35e50_0, L_0x7f27d313c018;
L_0x55c201f46390 .array/port v0x55c201f353f0, L_0x55c201f46490;
L_0x55c201f46490 .concat [ 5 2 0 0], v0x55c201f35e50_0, L_0x7f27d313c0a8;
L_0x55c201f465d0 .functor MUXZ 32, L_0x55c201f46390, L_0x7f27d313c060, L_0x55c201f36260, C4<>;
L_0x55c201f467e0 .cmp/eq 5, v0x55c201f35fc0_0, L_0x7f27d313c0f0;
L_0x55c201f46970 .array/port v0x55c201f353f0, L_0x55c201f46a50;
L_0x55c201f46a50 .concat [ 5 2 0 0], v0x55c201f35fc0_0, L_0x7f27d313c180;
L_0x55c201f46b90 .functor MUXZ 32, L_0x55c201f46970, L_0x7f27d313c138, L_0x55c201f467e0, C4<>;
    .scope S_0x55c201f03210;
T_0 ;
    %wait E_0x55c201efecc0;
    %load/vec4 v0x55c201f354b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c201f35170_0, 0, 32;
T_0.2 ; Top of for-loop
    %load/vec4 v0x55c201f35170_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55c201f35170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c201f353f0, 0, 4;
T_0.4 ; for-loop step statement
    %load/vec4 v0x55c201f35170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c201f35170_0, 0, 32;
    %jmp T_0.2;
T_0.3 ; for-loop exit label
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c201f35330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x55c201f35250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x55c201f358f0_0;
    %load/vec4 v0x55c201f35250_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c201f353f0, 0, 4;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c201f03030;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35af0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x55c201f35af0_0;
    %inv;
    %store/vec4 v0x55c201f35af0_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55c201f03030;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c201f35d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c201f35fc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35d80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 63 "$display", "Test 1 Failed: rs1_data = %h, expected = %h", v0x55c201f35ef0_0, 32'b10100101101001011010010110100101 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 65 "$display", "Test 1 Passed: rs1_data = %h", v0x55c201f35ef0_0 {0 0 0};
T_2.1 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c201f35fc0_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/1 T_2.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x55c201f36090_0;
    %cmpi/ne 1515870810, 0, 32;
    %flag_or 6, 8;
T_2.4;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 80 "$display", "Test 2 Failed: rs1_data = %h, rs2_data = %h", v0x55c201f35ef0_0, v0x55c201f36090_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 82 "$display", "Test 2 Passed: rs1_data = %h, rs2_data = %h", v0x55c201f35ef0_0, v0x55c201f36090_0 {0 0 0};
T_2.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.5, 6;
    %vpi_call 2 96 "$display", "Test 3 Failed: rs1_data = %h, expected = %h", v0x55c201f35ef0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %jmp T_2.6;
T_2.5 ;
    %vpi_call 2 98 "$display", "Test 3 Passed: x0 remains 0 as expected" {0 0 0};
T_2.6 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.7, 6;
    %vpi_call 2 111 "$display", "Test 4 Failed: rs1_data = %h, expected = %h", v0x55c201f35ef0_0, 32'b00000000000000000000000000000000 {0 0 0};
    %jmp T_2.8;
T_2.7 ;
    %vpi_call 2 113 "$display", "Test 4 Passed: No write occurred when reg_write=0" {0 0 0};
T_2.8 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 858993459, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 1145324612, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55c201f35bb0_0, 0, 5;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x55c201f36160_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35c80_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 858993459, 0, 32;
    %jmp/0xz  T_2.9, 6;
    %vpi_call 2 139 "$display", "Test 5a Failed: rs1_data (x3) = %h", v0x55c201f35ef0_0 {0 0 0};
    %jmp T_2.10;
T_2.9 ;
    %vpi_call 2 141 "$display", "Test 5a Passed: rs1_data (x3) = %h", v0x55c201f35ef0_0 {0 0 0};
T_2.10 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 1145324612, 0, 32;
    %jmp/0xz  T_2.11, 6;
    %vpi_call 2 148 "$display", "Test 5b Failed: rs1_data (x4) = %h", v0x55c201f35ef0_0 {0 0 0};
    %jmp T_2.12;
T_2.11 ;
    %vpi_call 2 150 "$display", "Test 5b Passed: rs1_data (x4) = %h", v0x55c201f35ef0_0 {0 0 0};
T_2.12 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 1431655765, 0, 32;
    %jmp/0xz  T_2.13, 6;
    %vpi_call 2 157 "$display", "Test 5c Failed: rs1_data (x5) = %h", v0x55c201f35ef0_0 {0 0 0};
    %jmp T_2.14;
T_2.13 ;
    %vpi_call 2 159 "$display", "Test 5c Passed: rs1_data (x5) = %h", v0x55c201f35ef0_0 {0 0 0};
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c201f35d80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c201f35d80_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c201f35e50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c201f35fc0_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x55c201f35ef0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_2.17, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x55c201f36090_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_2.17;
    %jmp/0xz  T_2.15, 6;
    %vpi_call 2 173 "$display", "Test 6 Failed: After reset, rs1_data = %h, rs2_data = %h", v0x55c201f35ef0_0, v0x55c201f36090_0 {0 0 0};
    %jmp T_2.16;
T_2.15 ;
    %vpi_call 2 175 "$display", "Test 6 Passed: All registers reset to 0" {0 0 0};
T_2.16 ;
    %vpi_call 2 178 "$display", "All tests completed" {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55c201f03030;
T_3 ;
    %vpi_call 2 184 "$dumpfile", "register_file_waveform.vcd" {0 0 0};
    %vpi_call 2 185 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c201f03030 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_File_tb.v";
    "Register_File.v";
