{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port rst_0 -pg 1 -y 190 -defaultsOSRD
preplace port clk_0 -pg 1 -y 160 -defaultsOSRD
preplace port branchTaken_0 -pg 1 -y 260 -defaultsOSRD
preplace port freeze_0 -pg 1 -y -40 -defaultsOSRD
preplace port freeze_1 -pg 1 -y 290 -defaultsOSRD
preplace portBus MEM_ReadyOut_0 -pg 1 -y 350 -defaultsOSRD
preplace portBus SRAM_OE_NOut_0 -pg 1 -y 490 -defaultsOSRD
preplace portBus SRAM_CE_NOut_0 -pg 1 -y 520 -defaultsOSRD
preplace portBus SRAM_WE_NOut_0 -pg 1 -y 450 -defaultsOSRD
preplace portBus SRAM_DQInOut_0 -pg 1 -y 220 -defaultsOSRD
preplace portBus SRAM_UB_NOut_0 -pg 1 -y 250 -defaultsOSRD
preplace portBus SRAM_ADDROut_0 -pg 1 -y 390 -defaultsOSRD
preplace portBus DataMemoryOut_0 -pg 1 -y 420 -defaultsOSRD
preplace portBus branchAddress_0 -pg 1 -y 390 -defaultsOSRD
preplace portBus SRAM_LB_NOut_0 -pg 1 -y 190 -defaultsOSRD
preplace inst StatusRegister_0 -pg 1 -lvl 5 -y 860 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 770 -defaultsOSRD
preplace inst ID_Stage_Reg_0 -pg 1 -lvl 4 -y 370 -defaultsOSRD
preplace inst ID_Stage_0 -pg 1 -lvl 3 -y 420 -defaultsOSRD
preplace inst EXE_Stage_0 -pg 1 -lvl 5 -y 390 -defaultsOSRD
preplace inst EXE_Stage_Reg_0 -pg 1 -lvl 6 -y 380 -defaultsOSRD
preplace inst MEM_Stage_Reg_0 -pg 1 -lvl 8 -y 380 -defaultsOSRD
preplace inst MEM_Stage_0 -pg 1 -lvl 7 -y 410 -defaultsOSRD
preplace inst RegsIfId_0 -pg 1 -lvl 2 -y 400 -defaultsOSRD
preplace inst IF_0 -pg 1 -lvl 1 -y 350 -defaultsOSRD
preplace netloc EXE_Stage_Reg_0_ALU_ResOut 1 6 2 2600 260 2970
preplace netloc branchAddress_0_1 1 0 1 NJ
preplace netloc RegsIfId_0_instructionOut 1 2 1 760
preplace netloc ID_Stage_Reg_0_MEM_W_ENOut 1 4 2 1640 150 2160J
preplace netloc ID_Stage_0_src2Out 1 3 1 N
preplace netloc ID_Stage_0_Val_RmOut 1 3 1 1160
preplace netloc ID_Stage_0_MEM_R_ENOut 1 3 1 1170
preplace netloc ID_Stage_0_Imm24Out 1 3 1 1230
preplace netloc EXE_Stage_0_ALU_ResOut 1 5 1 2130
preplace netloc RegsIfId_0_pcOut 1 2 2 750 220 1150J
preplace netloc ID_Stage_Reg_0_IOut 1 4 1 N
preplace netloc MEM_Stage_0_SRAM_UB_NOut 1 7 2 3020J 210 3440J
preplace netloc EXE_Stage_Reg_0_WB_ENOut 1 6 2 2550J 250 3030
preplace netloc clk_0_1 1 0 8 -20 230 370 230 760 190 1200 110 1700 140 2170 210 2590 210 3010
preplace netloc MEM_Stage_0_SRAM_WE_NOut 1 7 2 2950J 540 3420J
preplace netloc MEM_Stage_0_SRAM_LB_NOut 1 7 2 3000J 190 NJ
preplace netloc EXE_Stage_Reg_0_MEM_R_ENOut 1 6 2 2560 240 3040
preplace netloc ID_Stage_Reg_0_shiftOperandOut 1 4 1 N
preplace netloc ID_Stage_Reg_0_MEM_R_ENOut 1 4 2 1650 170 2150J
preplace netloc MEM_Stage_0_MEM_ReadyOut 1 7 2 2990J 230 3430J
preplace netloc EXE_Stage_Reg_0_Val_RmOut 1 6 1 2540
preplace netloc EXE_Stage_Reg_0_MEM_W_ENOut 1 6 1 2550
preplace netloc ID_Stage_Reg_0_statusOut 1 4 1 1710
preplace netloc EXE_Stage_Reg_0_DestOut 1 6 2 2580J 270 2960
preplace netloc IF_0_PC 1 1 1 340
preplace netloc ID_Stage_Reg_0_Val_RnOut 1 4 1 1690
preplace netloc ID_Stage_0_WB_ENOut 1 3 1 1200
preplace netloc MEM_Stage_0_DataMemoryOut 1 7 1 2950
preplace netloc rst_0_1 1 0 8 -40 250 350 250 770 200 1210 120 1670 130 2180 220 2570 220 2950
preplace netloc IF_0_instruction 1 1 1 330
preplace netloc ID_Stage_Reg_0_src2Out 1 4 1 1630
preplace netloc xlconstant_0_dout 1 2 4 770 620 1240 620 1720 610 2140
preplace netloc ID_Stage_Reg_0_WB_ENOut 1 4 2 1630 180 2140J
preplace netloc ID_Stage_Reg_0_PCOut 1 4 1 1720
preplace netloc ID_Stage_Reg_0_Imm24Out 1 4 1 N
preplace netloc ID_Stage_0_src1Out 1 3 1 N
preplace netloc ID_Stage_0_shiftOperandOut 1 3 1 1220
preplace netloc EXE_Stage_0_statusOut 1 4 2 1730 160 2120
preplace netloc freeze_1_1 1 0 8 -30 220 380 210 NJ 210 1230 100 NJ 100 2190J 230 N 230 2940
preplace netloc ID_Stage_0_MEM_W_ENOut 1 3 1 1150
preplace netloc ID_Stage_0_IOut 1 3 1 N
preplace netloc MEM_Stage_0_SRAM_CE_NOut 1 7 2 3010J 520 NJ
preplace netloc Net 1 7 2 2980J 220 NJ
preplace netloc ID_Stage_0_Val_RnOut 1 3 1 1180
preplace netloc ID_Stage_0_BOut 1 3 1 N
preplace netloc branchTaken_0_1 1 0 8 -10 240 360 180 NJ 180 1180 90 NJ 90 2200J 200 N 200 3060
preplace netloc ID_Stage_Reg_0_src1Out 1 4 1 1660
preplace netloc ID_Stage_Reg_0_DestOut 1 4 2 1650J 600 2190
preplace netloc ID_Stage_0_SOut 1 3 1 1140
preplace netloc MEM_Stage_0_SRAM_OE_NOut 1 7 2 2940J 530 3440J
preplace netloc MEM_Stage_0_SRAM_ADDROut 1 7 2 3050J 240 3420J
preplace netloc MEM_Stage_Reg_0_DataMemoryOut 1 8 1 3430
preplace netloc ID_Stage_Reg_0_Val_RmOut 1 4 1 1680
preplace netloc ID_Stage_Reg_0_SOut 1 4 1 1640J
preplace netloc ID_Stage_Reg_0_EXE_CMDOut 1 4 1 1630
preplace netloc ID_Stage_0_EXE_CMDOut 1 3 1 1190
preplace netloc ID_Stage_0_DestOut 1 3 1 1210
levelinfo -pg 1 -60 170 580 970 1450 1930 2370 2770 3240 3460 -top -60 -bot 950
"
}
0
