---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---
- **Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration**,\
  International Conference on Field-Programmable Technology (**FPT**), December 2022 \
  **Dongjoon Park**, Yuanlong Xiao, and Andrè DeHon \
  [![](../images/icons8-github-24.png)][nested_dfx_repo]
  [![](../images/icons8-pdf-24.png)][nested_dfx_pdf]

- **HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation**,\
  International Conference on Field Programmable Logic and Applications (**FPL**), August 2022 — **Best Paper Nominee** \
  Yuanlong Xiao, Aditya Hota, **Dongjoon Park**, and Andrè DeHon \
  [![](../images/icons8-github-24.png)][hipr_repo]
  [![](../images/icons8-pdf-24.png)][hipr_pdf]

- **Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks**, \
  International Conference on Field-Programmable Technology (**FPT**), December 2019 \
  Yuanlong Xiao, **Dongjoon Park**, Andrew Butt, Hans Giesen, Zhaoyang Han, Rui Ding, Nevo Magnezi, Raphael Rubin, and Andrè DeHon \
  [![](../images/icons8-pdf-24.png)][prflow_fpt2019_pdf]

- **Case for Fast FPGA Compilation using Partial Reconfiguration**, \
  International Conference on Field Programmable Logic and Applications (**FPL**), August 2018 \
  **Dongjoon Park**, Yuanlong Xiao, Nevo Magnezi, and Andrè DeHon \
  [![](../images/icons8-pdf-24.png)][prflow_fpl2018_pdf]

[nested_dfx_repo]: https://github.com/icgrp/prflow_nested_dfx
[hipr_repo]: https://github.com/icgrp/hipr

[nested_dfx_pdf]: https://ic.ese.upenn.edu/pdf/nested_dfx_fpt2022.pdf
[hipr_pdf]: https://ic.ese.upenn.edu/pdf/hipr_fpl2022.pdf
[prflow_fpt2019_pdf]: https://ic.ese.upenn.edu/pdf/prflow_fpt2019.pdf
[prflow_fpl2018_pdf]: https://ic.ese.upenn.edu/pdf/prflow_fpl2018.pdf
