# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\altera\Quartus projects\Projeto final - MIPS uniciclo\MIPS_Processor_Unicycle.csv
# Generated on: Fri Jul 06 20:55:25 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
clock,Input,PIN_G26,5,B5_N0,,,,
keys[7],Input,PIN_C13,3,B3_N0,,,,
keys[6],Input,PIN_AC13,8,B8_N0,,,,
keys[5],Input,PIN_AD13,8,B8_N0,,,,
keys[4],Input,PIN_AF14,7,B7_N1,,,,
keys[3],Input,PIN_AE14,7,B7_N1,,,,
keys[2],Input,PIN_P25,6,B6_N0,,,,
keys[1],Input,PIN_N26,5,B5_N1,,,,
keys[0],Input,PIN_N25,5,B5_N1,,,,
keys_input,Input,PIN_B13,4,B4_N1,,,,
nibble_codes[0],Output,PIN_AF10,8,B8_N0,,,,
nibble_codes[1],Output,PIN_AB12,8,B8_N0,,,,
nibble_codes[2],Output,PIN_AC12,8,B8_N0,,,,
nibble_codes[3],Output,PIN_AD11,8,B8_N0,,,,
nibble_codes[4],Output,PIN_AE11,8,B8_N0,,,,
nibble_codes[5],Output,PIN_V14,8,B8_N0,,,,
nibble_codes[6],Output,PIN_V13,8,B8_N0,,,,
nibble_codes[7],Output,PIN_V20,6,B6_N1,,,,
nibble_codes[8],Output,PIN_V21,6,B6_N1,,,,
nibble_codes[9],Output,PIN_W21,6,B6_N1,,,,
nibble_codes[10],Output,PIN_Y22,6,B6_N1,,,,
nibble_codes[11],Output,PIN_AA24,6,B6_N1,,,,
nibble_codes[12],Output,PIN_AA23,6,B6_N1,,,,
nibble_codes[13],Output,PIN_AB24,6,B6_N1,,,,
nibble_codes[14],Output,PIN_AB23,6,B6_N1,,,,
nibble_codes[15],Output,PIN_V22,6,B6_N1,,,,
nibble_codes[16],Output,PIN_AC25,6,B6_N1,,,,
nibble_codes[17],Output,PIN_AC26,6,B6_N1,,,,
nibble_codes[18],Output,PIN_AB26,6,B6_N1,,,,
nibble_codes[19],Output,PIN_AB25,6,B6_N1,,,,
nibble_codes[20],Output,PIN_Y24,6,B6_N1,,,,
nibble_codes[21],Output,PIN_Y23,6,B6_N1,,,,
nibble_codes[22],Output,PIN_AA25,6,B6_N1,,,,
nibble_codes[23],Output,PIN_AA26,6,B6_N1,,,,
nibble_codes[24],Output,PIN_Y26,6,B6_N1,,,,
nibble_codes[25],Output,PIN_Y25,6,B6_N1,,,,
nibble_codes[26],Output,PIN_U22,6,B6_N1,,,,
nibble_codes[27],Output,PIN_W24,6,B6_N1,,,,
nibble_codes[28],Output,PIN_U9,1,B1_N0,,,,
nibble_codes[29],Output,PIN_U1,1,B1_N0,,,,
nibble_codes[30],Output,PIN_U2,1,B1_N0,,,,
nibble_codes[31],Output,PIN_T4,1,B1_N0,,,,
nibble_codes[32],Output,PIN_R7,1,B1_N0,,,,
nibble_codes[33],Output,PIN_R6,1,B1_N0,,,,
nibble_codes[34],Output,PIN_T3,1,B1_N0,,,,
nibble_codes[35],Output,PIN_T2,1,B1_N0,,,,
nibble_codes[36],Output,PIN_P6,1,B1_N0,,,,
nibble_codes[37],Output,PIN_P7,1,B1_N0,,,,
nibble_codes[38],Output,PIN_T9,1,B1_N0,,,,
nibble_codes[39],Output,PIN_R5,1,B1_N0,,,,
nibble_codes[40],Output,PIN_R4,1,B1_N0,,,,
nibble_codes[41],Output,PIN_R3,1,B1_N0,,,,
nibble_codes[42],Output,PIN_R2,1,B1_N0,,,,
nibble_codes[43],Output,PIN_P4,1,B1_N0,,,,
nibble_codes[44],Output,PIN_P3,1,B1_N0,,,,
nibble_codes[45],Output,PIN_M2,2,B2_N1,,,,
nibble_codes[46],Output,PIN_M3,2,B2_N1,,,,
nibble_codes[47],Output,PIN_M5,2,B2_N1,,,,
nibble_codes[48],Output,PIN_M4,2,B2_N1,,,,
nibble_codes[49],Output,PIN_L3,2,B2_N1,,,,
nibble_codes[50],Output,PIN_L2,2,B2_N1,,,,
nibble_codes[51],Output,PIN_L9,2,B2_N1,,,,
nibble_codes[52],Output,PIN_L6,2,B2_N1,,,,
nibble_codes[53],Output,PIN_L7,2,B2_N1,,,,
nibble_codes[54],Output,PIN_P9,2,B2_N1,,,,
nibble_codes[55],Output,PIN_N9,2,B2_N1,,,,
nibble_view[2],Input,PIN_V1,,,,,,
nibble_view[1],Input,PIN_U4,1,B1_N0,,,,
nibble_view[0],Input,PIN_U3,1,B1_N0,,,,
overflow,Output,PIN_AF23,7,B7_N0,,,,
reset,Input,PIN_W26,6,B6_N1,,,,
run,Input,PIN_V2,1,B1_N0,,,,
unknown_op,Output,PIN_AE23,7,B7_N0,,,,
