(S (NP (DT A) (NN machine) (NN learning) (PRN (-LRB- -LRB-) (NNP ML) (-RRB- -RRB-)) (NN design) (NN framework)) (VP (VBZ is) (VP (VBN proposed) (PP (IN for) (S (VP (ADVP (RB adaptively)) (VBG adjusting) (NP (NN clock) (NN frequency)) (PP (VBN based) (PP (IN on) (NP (NP (NN propagation) (NN delay)) (PP (IN of) (NP (JJ individual) (NNS instructions))))))))))) (. .))
(S (NP (DT A) (JJ random) (NN forest) (NN model)) (VP (VBZ is) (VP (VBN trained) (S (VP (TO to) (VP (VB classify) (NP (NN propagation) (NNS delays)) (PP (IN in) (NP (JJ real) (NN time))) (, ,) (S (VP (JJ utilizing) (NP (NP (JJ current) (NN operation) (NN type)) (, ,) (NP (JJ current) (NNS operands)) (, ,) (CC and) (NP (NN computation) (NN history))) (PP (IN as) (NP (NNP ML) (NNS features)))))))))) (. .))
(S (NP (DT The) (JJ trained) (NN model)) (VP (VBZ is) (VP (VBN implemented) (PP (IN in) (NP (NNP Verilog))) (PP (IN as) (NP (NP (DT an) (JJ additional) (NN pipeline) (NN stage)) (PP (IN within) (NP (DT a) (NN baseline) (NN processor))))))) (. .))
(S (NP (DT The) (JJ modified) (NN system)) (VP (VBZ is) (VP (ADVP (RB experimentally)) (VBN tested) (PP (IN at) (NP (DT the) (NN gate) (NN level))) (PP (IN in) (NP (ADJP (CD 45) (JJ nm)) (NNP CMOS) (NN technology))) (, ,) (S (VP (VBG exhibiting) (NP (NP (NP (DT a) (NN speedup)) (PP (IN of) (NP (CD 70) (NN %)))) (CC and) (NP (NP (NN energy) (NN reduction)) (PP (IN of) (NP (CD 30) (NN %))))) (PP (IN with) (NP (JJ coarse-grained) (NNP ML) (NN classification))))))) (. .))
(S (NP (NP (DT A) (NN speedup)) (PP (IN of) (NP (CD 89) (NN %)))) (VP (VBZ is) (VP (VBN demonstrated) (PP (IN with) (NP (NN finer) (NNS granularities))) (PP (IN with) (NP (NP (ADJP (CD 15.5) (NN %)) (NN reduction)) (PP (IN in) (NP (NN energy) (NN consumption))))))) (. .))
