{
    "name": "Xilinx Adler32 HLS Test",
    "description": "Test Design to validate Xilinx Adler32 module",
    "flow": "hls",
    "platform_allowlist": [
        "vck190",
        "aws-vu9p-f1"
    ],
    "platform_blocklist": [],
    "part_allowlist": [],
    "part_blocklist": [],
    "project": "adler32",
    "solution": "sol1",
    "clock": "3.3",
    "topfunction": "hls_adler32",
    "top": {
        "source": [
            "adler32_test.cpp"
        ],
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/hw -I${XF_PROJ_ROOT}/../security/L1/include"
    },
    "testbench": {
        "source": [
            "adler32_test.cpp"
        ],
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/hw -I${XF_PROJ_ROOT}/../security/L1/include",
        "argv": {
            "hls_csim": "${XF_PROJ_ROOT}/L1/tests/adler32/sample.txt",
            "hls_cosim": "${XF_PROJ_ROOT}/L1/tests/adler32/sample.txt"
        }
    },
    "testinfo": {
        "disable": false,
        "jobs": [
            {
                "index": 0,
                "dependency": [],
                "env": "",
                "cmd": "",
                "max_memory_MB": {
                    "vivado_syn": 32768,
                    "hls_csim": 10240,
                    "hls_cosim": 16384,
                    "vivado_impl": 16384,
                    "hls_csynth": 10240
                },
                "max_time_min": {
                    "vivado_syn": 300,
                    "hls_csim": 60,
                    "hls_cosim": 300,
                    "vivado_impl": 300,
                    "hls_csynth": 60
                }
            }
        ],
        "targets": [
            "hls_csim",
            "hls_csynth",
            "hls_cosim",
            "vivado_syn",
            "vivado_impl"
        ],
        "category": "canary"
    },
    "gui": true
}