Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper_xst.prj"
Verilog Include Directory          : {"/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper.ngc"

---- Source Options
Top Module Name                    : system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v" into library adcdac_2g_ctrl_v1_00_a
Parsing module <adcdac_2g_ctrl>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/uart_rx6.v" into library adcdac_2g_ctrl_v1_00_a
Parsing module <uart_rx6>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/uart_tx6.v" into library adcdac_2g_ctrl_v1_00_a
Parsing module <uart_tx6>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/hdl/system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper.v" into library work
Parsing module <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>.

Elaborating module <adcdac_2g_ctrl>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_25")>.

Elaborating module <IBUFDS(IOSTANDARD="LVDS_25")>.

Elaborating module <uart_tx6>.

Elaborating module <SRL16E(INIT=16'b0)>.

Elaborating module <FD>.

Elaborating module <LUT6(INIT=64'b1111111100000000111111100000000011111111100000001111111100000000)>.

Elaborating module <FDR>.

Elaborating module <LUT6(INIT=64'b1111000011110000111000011110000011111000011110001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b1100110010010000011000001100110010101010010100000101000010101010)>.

Elaborating module <LUT6_2(INIT=64'b1111010011111100111101001111110000000100000000000000010011000000)>.

Elaborating module <LUT6_2(INIT=64'b01000000000000000010000000000000000000000000000000)>.

Elaborating module <LUT6(INIT=64'b1111111100000000111100001111000011001100110011001010101010101010)>.

Elaborating module <LUT6_2(INIT=64'b1100111110101010110011000000111100001111111111111111111111111111)>.

Elaborating module <LUT6(INIT=64'b1000010101010000000000000000000010101010101010101010101010101010)>.

Elaborating module <LUT6(INIT=64'b010011001100001000000000000000011001100110011001100110011001100)>.

Elaborating module <LUT6(INIT=64'b1000100001110000000000000000000011110000111100001111000011110000)>.

Elaborating module <LUT6(INIT=64'b1000011101000100000000000000000011111111000000001111111100000000)>.

Elaborating module <LUT6_2(INIT=64'b0110110000000000000000000000000001011010000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0111111110000000111111110000000001111000011110001111000011110000)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000000000000)>.
WARNING:HDLCompiler:1127 - "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v" Line 72: Assignment to uart_tx_data_present ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v" Line 73: Assignment to uart_tx_half_full ignored, since the identifier is never used

Elaborating module <uart_rx6>.

Elaborating module <LUT6_2(INIT=64'b1100110011110000000000000000000010101010110011000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b1100101011111111110010101111111100000000000000001100000011000000)>.

Elaborating module <LUT6_2(INIT=64'b1111000011001100111111111111111111001100101010101111111111111111)>.

Elaborating module <LUT6(INIT=64'b010111100101111101011111010111100000000000000001111111100000000)>.

Elaborating module <LUT6(INIT=64'b010001000100010000000001111000000000000000000000000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b0110110011001100000000000000000001011010101010100000000000000000)>.

Elaborating module <LUT6_2(INIT=64'b010000000000000000000000010001000100010001000100010001000)>.
WARNING:HDLCompiler:1127 - "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v" Line 94: Assignment to uart_rx_half_full ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/hdl/system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper.v".
    Summary:
	no macro.
Unit <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper> synthesized.

Synthesizing Unit <adcdac_2g_ctrl>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v".
INFO:Xst:3210 - "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v" line 65: Output port <buffer_data_present> of the instance <tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v" line 65: Output port <buffer_half_full> of the instance <tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/adcdac_2g_ctrl.v" line 86: Output port <buffer_half_full> of the instance <rx> is unconnected or connected to loadless signal.
    Register <just_read_from_rx> equivalent to <capture_rx_val> has been removed
    Found 1-bit register for signal <capture_rx_val>.
    Found 8-bit register for signal <capture_rx_data>.
    Found 1-bit register for signal <read_from_uart_rx>.
    Found 11-bit register for signal <baud_count>.
    Found 1-bit register for signal <en_16_x_baud>.
    Found 11-bit adder for signal <baud_count[10]_GND_2_o_add_6_OUT> created at line 171.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <adcdac_2g_ctrl> synthesized.

Synthesizing Unit <uart_tx6>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/uart_tx6.v".
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_TX6_4" for instance <full_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <lsb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <msb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <read_flop>.
    Summary:
	no macro.
Unit <uart_tx6> synthesized.

Synthesizing Unit <uart_rx6>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29_wvl/XPS_ROACH2_base/pcores/adcdac_2g_ctrl_v1_00_a/hdl/verilog/uart_rx6.v".
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <full_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_dly_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <buffer_write_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data01_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data0_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data1_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data23_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data2_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data3_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data45_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data4_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data5_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data67_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data6_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data7_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_flop>.
    Summary:
	no macro.
Unit <uart_rx6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 3
 11-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <adcdac_2g_ctrl>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
Unit <adcdac_2g_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper> ...

Optimizing unit <uart_tx6> ...

Optimizing unit <uart_rx6> ...

Optimizing unit <adcdac_2g_ctrl> ...
WARNING:Xst:1293 - FF/Latch <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/baud_count_10> has a constant value of 0 in block <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/baud_count_9> has a constant value of 0 in block <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/baud_count_8> has a constant value of 0 in block <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/baud_count_7> has a constant value of 0 in block <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/baud_count_6> has a constant value of 0 in block <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/baud_count_5> has a constant value of 0 in block <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/read_from_uart_rx> in Unit <system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper> is equivalent to the following FF/Latch, which will be removed : <darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/capture_rx_val> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 49
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 1
#      LUT5                        : 1
#      LUT6                        : 12
#      LUT6_2                      : 19
#      MUXCY                       : 4
#      VCC                         : 1
#      XORCY                       : 5
# FlipFlops/Latches                : 63
#      FD                          : 40
#      FDE                         : 8
#      FDR                         : 15
# Shift Registers                  : 16
#      SRL16E                      : 16
# IO Buffers                       : 2
#      IBUFDS                      : 1
#      OBUFDS                      : 1

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  595200     0%  
 Number of Slice LUTs:                   54  out of  297600     0%  
    Number used as Logic:                38  out of  297600     0%  
    Number used as Memory:               16  out of  122240     0%  
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     67
   Number with an unused Flip Flop:       4  out of     67     5%  
   Number with an unused LUT:            13  out of     67    19%  
   Number of fully used LUT-FF pairs:    50  out of     67    74%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                   4  out of    840     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------------+-------+
fpga_clk                           | NONE(darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/baud_count_4)| 79    |
-----------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.996ns (Maximum Frequency: 333.778MHz)
   Minimum input arrival time before clock: 1.304ns
   Maximum output required time after clock: 1.293ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk'
  Clock period: 2.996ns (frequency: 333.778MHz)
  Total number of paths / destination ports: 500 / 156
-------------------------------------------------------------------------
Delay:               2.996ns (Levels of Logic = 3)
  Source:            darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop (FF)
  Destination:       darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop (FF)
  Source Clock:      fpga_clk rising
  Destination Clock: fpga_clk rising

  Data Path: darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop to darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.375   0.471  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop (darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer<0>)
     LUT6_2:I0->O6         1   0.447   0.399  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/full_lut (darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/zero)
     LUT6_2:I0->O5         1   0.447   0.399  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/data_present_lut (darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/en_pointer)
     LUT6_2:I2->O6         1   0.447   0.000  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer01_lut (darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer_value<1>)
     FDR:D                     0.011          darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer1_flop
    ----------------------------------------
    Total                      2.996ns (1.727ns logic, 1.269ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_clk'
  Total number of paths / destination ports: 37 / 33
-------------------------------------------------------------------------
Offset:              1.304ns (Levels of Logic = 2)
  Source:            user_tx_val (PAD)
  Destination:       darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop (FF)
  Destination Clock: fpga_clk rising

  Data Path: user_tx_val to darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6_2:I2->O5         1   0.447   0.399  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/data_present_lut (darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/en_pointer)
     LUT6_2:I2->O6         1   0.447   0.000  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer01_lut (darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer_value<1>)
     FDR:D                     0.011          darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer1_flop
    ----------------------------------------
    Total                      1.304ns (0.905ns logic, 0.399ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk'
  Total number of paths / destination ports: 19 / 13
-------------------------------------------------------------------------
Offset:              1.293ns (Levels of Logic = 1)
  Source:            darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop (FF)
  Destination:       user_tx_full (PAD)
  Source Clock:      fpga_clk rising

  Data Path: darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop to user_tx_full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.375   0.471  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer0_flop (darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/pointer<0>)
     LUT6_2:I0->O5         1   0.447   0.000  darkquad29_wvl_a2g_ctrl_adcdac_2g_ctrl/tx/full_lut (user_tx_full)
    ----------------------------------------
    Total                      1.293ns (0.822ns logic, 0.471ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    2.996|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.99 secs
 
--> 


Total memory usage is 503256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    5 (   0 filtered)

