{
  "Top": "axis",
  "RtlTop": "axis",
  "RtlPrefix": "",
  "RtlSubPrefix": "axis_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "strm_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=all"
    ],
    "DirectiveTcl": ["set_directive_top axis -name axis"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "axis"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "22",
    "Latency": "21"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axis",
    "Version": "1.0",
    "DisplayName": "Axis",
    "Revision": "2113419242",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_axis_1_0.zip"
  },
  "Files": {
    "CSource": ["src\/axis.cpp"],
    "Vhdl": [
      "impl\/vhdl\/axis_axis_Pipeline_PROCESS_DATA.vhd",
      "impl\/vhdl\/axis_axis_Pipeline_READ_IN.vhd",
      "impl\/vhdl\/axis_axis_Pipeline_WRITE_OUT.vhd",
      "impl\/vhdl\/axis_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/axis_regslice_both.vhd",
      "impl\/vhdl\/axis.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axis_axis_Pipeline_PROCESS_DATA.v",
      "impl\/verilog\/axis_axis_Pipeline_READ_IN.v",
      "impl\/verilog\/axis_axis_Pipeline_WRITE_OUT.v",
      "impl\/verilog\/axis_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/axis_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/axis_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/axis_regslice_both.v",
      "impl\/verilog\/axis.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/axis.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "strm_in:strm_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "strm_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "strm_in_",
      "ports": [
        "strm_in_TDATA",
        "strm_in_TKEEP",
        "strm_in_TLAST",
        "strm_in_TREADY",
        "strm_in_TSTRB",
        "strm_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "strm_in"
        }]
    },
    "strm_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "strm_out_",
      "ports": [
        "strm_out_TDATA",
        "strm_out_TKEEP",
        "strm_out_TLAST",
        "strm_out_TREADY",
        "strm_out_TSTRB",
        "strm_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "strm_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "strm_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "strm_in_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "strm_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "strm_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "strm_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "strm_out_TSTRB": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "axis",
      "Instances": [
        {
          "ModuleName": "axis_Pipeline_READ_IN",
          "InstanceName": "grp_axis_Pipeline_READ_IN_fu_68"
        },
        {
          "ModuleName": "axis_Pipeline_PROCESS_DATA",
          "InstanceName": "grp_axis_Pipeline_PROCESS_DATA_fu_88"
        },
        {
          "ModuleName": "axis_Pipeline_WRITE_OUT",
          "InstanceName": "grp_axis_Pipeline_WRITE_OUT_fu_104"
        }
      ]
    },
    "Info": {
      "axis_Pipeline_READ_IN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axis_Pipeline_PROCESS_DATA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axis_Pipeline_WRITE_OUT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axis": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "axis_Pipeline_READ_IN": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.100"
        },
        "Loops": [{
            "Name": "READ_IN",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "axis_Pipeline_PROCESS_DATA": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.013"
        },
        "Loops": [{
            "Name": "PROCESS_DATA",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "214",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "axis_Pipeline_WRITE_OUT": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.100"
        },
        "Loops": [{
            "Name": "WRITE_OUT",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "180",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "axis": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.013"
        },
        "Area": {
          "FF": "288",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "561",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-08 16:02:43 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1.1"
  }
}
