

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_3u_array_ap_fixed_24_9_5_3_0_52u_config11_s'
================================================================
* Date:           Fri Jul 18 02:22:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                    |                                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_array_array_ap_fixed_24_9_5_3_0_52u_config11_Pipeline_DataPrepare_fu_333  |dense_array_array_ap_fixed_24_9_5_3_0_52u_config11_Pipeline_DataPrepare  |       27|       27|   0.135 us|   0.135 us|   27|   27|       no|
        |grp_dense_latency_wrapper_ap_ufixed_ap_fixed_24_9_5_3_0_config11_s_fu_414           |dense_latency_wrapper_ap_ufixed_ap_fixed_24_9_5_3_0_config11_s           |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|    23276|   161351|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       85|     -|
|Register             |        -|      -|     1259|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|    24535|   161438|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        2|       37|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        9|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+--------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+--------+-----+
    |grp_dense_array_array_ap_fixed_24_9_5_3_0_52u_config11_Pipeline_DataPrepare_fu_333  |dense_array_array_ap_fixed_24_9_5_3_0_52u_config11_Pipeline_DataPrepare  |        0|   0|    613|      73|    0|
    |grp_dense_latency_wrapper_ap_ufixed_ap_fixed_24_9_5_3_0_config11_s_fu_414           |dense_latency_wrapper_ap_ufixed_ap_fixed_24_9_5_3_0_config11_s           |        0|   0|  22663|  161278|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+--------+-----+
    |Total                                                                               |                                                                         |        0|   0|  23276|  161351|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  49|          9|    1|          9|
    |ap_done            |   9|          2|    1|          2|
    |layer11_out_blk_n  |   9|          2|    1|          2|
    |layer9_out_read    |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  85|         17|    5|         17|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                        |   8|   0|    8|          0|
    |ap_done_reg                                                                                      |   1|   0|    1|          0|
    |grp_dense_array_array_ap_fixed_24_9_5_3_0_52u_config11_Pipeline_DataPrepare_fu_333_ap_start_reg  |   1|   0|    1|          0|
    |res_100_reg_1933                                                                                 |  24|   0|   24|          0|
    |res_101_reg_1938                                                                                 |  24|   0|   24|          0|
    |res_102_reg_1943                                                                                 |  24|   0|   24|          0|
    |res_103_reg_1948                                                                                 |  24|   0|   24|          0|
    |res_104_reg_1953                                                                                 |  24|   0|   24|          0|
    |res_105_reg_1958                                                                                 |  24|   0|   24|          0|
    |res_106_reg_1963                                                                                 |  24|   0|   24|          0|
    |res_107_reg_1968                                                                                 |  24|   0|   24|          0|
    |res_108_reg_1973                                                                                 |  24|   0|   24|          0|
    |res_109_reg_1978                                                                                 |  24|   0|   24|          0|
    |res_110_reg_1983                                                                                 |  24|   0|   24|          0|
    |res_111_reg_1988                                                                                 |  24|   0|   24|          0|
    |res_61_reg_1738                                                                                  |  24|   0|   24|          0|
    |res_62_reg_1743                                                                                  |  24|   0|   24|          0|
    |res_63_reg_1748                                                                                  |  24|   0|   24|          0|
    |res_64_reg_1753                                                                                  |  24|   0|   24|          0|
    |res_65_reg_1758                                                                                  |  24|   0|   24|          0|
    |res_66_reg_1763                                                                                  |  24|   0|   24|          0|
    |res_67_reg_1768                                                                                  |  24|   0|   24|          0|
    |res_68_reg_1773                                                                                  |  24|   0|   24|          0|
    |res_69_reg_1778                                                                                  |  24|   0|   24|          0|
    |res_70_reg_1783                                                                                  |  24|   0|   24|          0|
    |res_71_reg_1788                                                                                  |  24|   0|   24|          0|
    |res_72_reg_1793                                                                                  |  24|   0|   24|          0|
    |res_73_reg_1798                                                                                  |  24|   0|   24|          0|
    |res_74_reg_1803                                                                                  |  24|   0|   24|          0|
    |res_75_reg_1808                                                                                  |  24|   0|   24|          0|
    |res_76_reg_1813                                                                                  |  24|   0|   24|          0|
    |res_77_reg_1818                                                                                  |  24|   0|   24|          0|
    |res_78_reg_1823                                                                                  |  24|   0|   24|          0|
    |res_79_reg_1828                                                                                  |  24|   0|   24|          0|
    |res_80_reg_1833                                                                                  |  24|   0|   24|          0|
    |res_81_reg_1838                                                                                  |  24|   0|   24|          0|
    |res_82_reg_1843                                                                                  |  24|   0|   24|          0|
    |res_83_reg_1848                                                                                  |  24|   0|   24|          0|
    |res_84_reg_1853                                                                                  |  24|   0|   24|          0|
    |res_85_reg_1858                                                                                  |  24|   0|   24|          0|
    |res_86_reg_1863                                                                                  |  24|   0|   24|          0|
    |res_87_reg_1868                                                                                  |  24|   0|   24|          0|
    |res_88_reg_1873                                                                                  |  24|   0|   24|          0|
    |res_89_reg_1878                                                                                  |  24|   0|   24|          0|
    |res_90_reg_1883                                                                                  |  24|   0|   24|          0|
    |res_91_reg_1888                                                                                  |  24|   0|   24|          0|
    |res_92_reg_1893                                                                                  |  24|   0|   24|          0|
    |res_93_reg_1898                                                                                  |  24|   0|   24|          0|
    |res_94_reg_1903                                                                                  |  24|   0|   24|          0|
    |res_95_reg_1908                                                                                  |  24|   0|   24|          0|
    |res_96_reg_1913                                                                                  |  24|   0|   24|          0|
    |res_97_reg_1918                                                                                  |  24|   0|   24|          0|
    |res_98_reg_1923                                                                                  |  24|   0|   24|          0|
    |res_99_reg_1928                                                                                  |  24|   0|   24|          0|
    |res_reg_1733                                                                                     |  24|   0|   24|          0|
    |start_once_reg                                                                                   |   1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            |1259|   0| 1259|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|start_full_n                |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|start_out                   |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|start_write                 |  out|     1|  ap_ctrl_hs|  dense<array<ap_ufixed,3u>,array<ap_fixed<24,9,5,3,0>,52u>,config11>|  return value|
|layer9_out_dout             |   in|    24|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_num_data_valid   |   in|     6|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_fifo_cap         |   in|     6|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_empty_n          |   in|     1|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_read             |  out|     1|     ap_fifo|                                                           layer9_out|       pointer|
|layer11_out_din             |  out|  1248|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|     2|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|     2|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_full_n          |   in|     1|     ap_fifo|                                                          layer11_out|       pointer|
|layer11_out_write           |  out|     1|     ap_fifo|                                                          layer11_out|       pointer|
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+

