{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702150630145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702150630145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 16:37:10 2023 " "Processing started: Sat Dec  9 16:37:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702150630145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150630145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150630145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702150630524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702150630524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevador-Elevator " "Found design unit 1: elevador-Elevator" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150637901 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150637901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150637901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file elevador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 elevador_block " "Found entity 1: elevador_block" {  } { { "elevador_block.bdf" "" { Schematic "C:/Users/14783553/Downloads/Elevador 2/elevador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150637902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150637902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevador " "Elaborating entity \"elevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702150637932 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_estado elevador.vhd(67) " "VHDL Process Statement warning at elevador.vhd(67): inferring latch(es) for signal or variable \"prox_estado\", which holds its previous value in one or more paths through the process" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702150637935 "|elevador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.descendo elevador.vhd(67) " "Inferred latch for \"prox_estado.descendo\" at elevador.vhd(67)" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150637937 "|elevador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.subindo elevador.vhd(67) " "Inferred latch for \"prox_estado.subindo\" at elevador.vhd(67)" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150637937 "|elevador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.parado elevador.vhd(67) " "Inferred latch for \"prox_estado.parado\" at elevador.vhd(67)" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150637937 "|elevador"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150637954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702150637954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:D1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:D1\"" {  } { { "elevador.vhd" "D1" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702150637955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702150637956 "|elevador|debouncer:D1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.subindo_153 " "Latch prox_estado.subindo_153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.parado " "Ports D and ENA on the latch are fed by the same signal estado.parado" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702150638341 ""}  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702150638341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.descendo_140 " "Latch prox_estado.descendo_140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.parado " "Ports D and ENA on the latch are fed by the same signal estado.parado" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702150638341 ""}  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702150638341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.parado_166 " "Latch prox_estado.parado_166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.parado " "Ports D and ENA on the latch are fed by the same signal estado.parado" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702150638342 ""}  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702150638342 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|out_key debouncer:D1\|out_key~_emulated debouncer:D1\|out_key~1 " "Register \"debouncer:D1\|out_key\" is converted into an equivalent circuit using register \"debouncer:D1\|out_key~_emulated\" and latch \"debouncer:D1\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D1|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|out_key debouncer:D2\|out_key~_emulated debouncer:D2\|out_key~1 " "Register \"debouncer:D2\|out_key\" is converted into an equivalent circuit using register \"debouncer:D2\|out_key~_emulated\" and latch \"debouncer:D2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D2|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|out_key debouncer:D3\|out_key~_emulated debouncer:D3\|out_key~1 " "Register \"debouncer:D3\|out_key\" is converted into an equivalent circuit using register \"debouncer:D3\|out_key~_emulated\" and latch \"debouncer:D3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D3|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|out_key debouncer:D4\|out_key~_emulated debouncer:D4\|out_key~1 " "Register \"debouncer:D4\|out_key\" is converted into an equivalent circuit using register \"debouncer:D4\|out_key~_emulated\" and latch \"debouncer:D4\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D4|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|out_key debouncer:D5\|out_key~_emulated debouncer:D5\|out_key~1 " "Register \"debouncer:D5\|out_key\" is converted into an equivalent circuit using register \"debouncer:D5\|out_key~_emulated\" and latch \"debouncer:D5\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D5|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D6\|out_key debouncer:D6\|out_key~_emulated debouncer:D6\|out_key~1 " "Register \"debouncer:D6\|out_key\" is converted into an equivalent circuit using register \"debouncer:D6\|out_key~_emulated\" and latch \"debouncer:D6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D6|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|intermediate debouncer:D1\|intermediate~_emulated debouncer:D1\|out_key~1 " "Register \"debouncer:D1\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D1\|intermediate~_emulated\" and latch \"debouncer:D1\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D1|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|intermediate debouncer:D2\|intermediate~_emulated debouncer:D2\|out_key~1 " "Register \"debouncer:D2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D2\|intermediate~_emulated\" and latch \"debouncer:D2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D2|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|intermediate debouncer:D3\|intermediate~_emulated debouncer:D3\|out_key~1 " "Register \"debouncer:D3\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D3\|intermediate~_emulated\" and latch \"debouncer:D3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D3|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|intermediate debouncer:D4\|intermediate~_emulated debouncer:D4\|out_key~1 " "Register \"debouncer:D4\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D4\|intermediate~_emulated\" and latch \"debouncer:D4\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D4|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|intermediate debouncer:D5\|intermediate~_emulated debouncer:D5\|out_key~1 " "Register \"debouncer:D5\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D5\|intermediate~_emulated\" and latch \"debouncer:D5\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D5|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D6\|intermediate debouncer:D6\|intermediate~_emulated debouncer:D6\|out_key~1 " "Register \"debouncer:D6\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D6\|intermediate~_emulated\" and latch \"debouncer:D6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150638343 "|elevador|debouncer:D6|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702150638343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702150638447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702150638726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702150638726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702150638763 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702150638763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702150638763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702150638763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702150638774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 16:37:18 2023 " "Processing ended: Sat Dec  9 16:37:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702150638774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702150638774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702150638774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150638774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702150639879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702150639879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 16:37:19 2023 " "Processing started: Sat Dec  9 16:37:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702150639879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702150639879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702150639879 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702150639966 ""}
{ "Info" "0" "" "Project  = elevador" {  } {  } 0 0 "Project  = elevador" 0 0 "Fitter" 0 0 1702150639967 ""}
{ "Info" "0" "" "Revision = elevador" {  } {  } 0 0 "Revision = elevador" 0 0 "Fitter" 0 0 1702150639968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702150640080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702150640080 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "elevador 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"elevador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702150640089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702150640121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702150640121 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702150640328 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702150640354 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702150640463 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702150640635 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702150644120 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 108 global CLKCTRL_G10 " "clk~inputCLKENA0 with 108 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702150644193 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702150644193 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702150644193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702150644198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702150644198 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702150644199 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702150644199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702150644199 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702150644199 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702150644659 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador.sdc " "Synopsys Design Constraints File file not found: 'elevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702150644660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702150644660 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|out_key~2  from: datac  to: combout " "Cell: D1\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D2\|out_key~2  from: datac  to: combout " "Cell: D2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D3\|out_key~2  from: datac  to: combout " "Cell: D3\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D4\|out_key~2  from: datac  to: combout " "Cell: D4\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|out_key~2  from: datac  to: combout " "Cell: D5\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datac  to: combout " "Cell: Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datad  to: combout " "Cell: Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: datac  to: combout " "Cell: Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: datad  to: combout " "Cell: Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150644662 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1702150644662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702150644664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702150644664 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702150644664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702150644693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702150644693 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702150644693 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702150644715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702150646784 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702150646902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702150648174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702150648892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702150649986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702150649986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702150650807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y11 X10_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22" {  } { { "loc" "" { Generic "C:/Users/14783553/Downloads/Elevador 2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22"} { { 12 { 0 ""} 0 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702150653179 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702150653179 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1702150655949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702150657990 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702150657990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702150657994 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702150659010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702150659024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702150659336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702150659336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702150659648 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702150662167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/14783553/Downloads/Elevador 2/output_files/elevador.fit.smsg " "Generated suppressed messages file C:/Users/14783553/Downloads/Elevador 2/output_files/elevador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702150662440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6242 " "Peak virtual memory: 6242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702150662852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 16:37:42 2023 " "Processing ended: Sat Dec  9 16:37:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702150662852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702150662852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702150662852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702150662852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702150663918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702150663919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 16:37:43 2023 " "Processing started: Sat Dec  9 16:37:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702150663919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702150663919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off elevador -c elevador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702150663919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702150664529 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702150666628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702150666833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 16:37:46 2023 " "Processing ended: Sat Dec  9 16:37:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702150666833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702150666833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702150666833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702150666833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702150667504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702150668016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702150668016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 16:37:47 2023 " "Processing started: Sat Dec  9 16:37:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702150668016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702150668016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta elevador -c elevador " "Command: quartus_sta elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702150668016 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702150668105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702150668600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702150668600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668633 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1702150668895 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elevador.sdc " "Synopsys Design Constraints File file not found: 'elevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702150668916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668916 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702150668917 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_debouncer reset_debouncer " "create_clock -period 1.000 -name reset_debouncer reset_debouncer" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702150668917 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150668917 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|out_key~2  from: datad  to: combout " "Cell: D1\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D2\|out_key~2  from: datad  to: combout " "Cell: D2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D3\|out_key~2  from: datac  to: combout " "Cell: D3\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D4\|out_key~2  from: datad  to: combout " "Cell: D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|out_key~2  from: datac  to: combout " "Cell: D5\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datab  to: combout " "Cell: Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: datab  to: combout " "Cell: Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150668919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150668919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702150668920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150668921 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702150668921 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702150668927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150668952 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150668952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.722 " "Worst-case setup slack is -9.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.722             -64.305 reset_debouncer  " "   -9.722             -64.305 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.569            -285.985 clk  " "   -3.569            -285.985 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.044 " "Worst-case hold slack is -1.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044              -1.231 reset_debouncer  " "   -1.044              -1.231 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 clk  " "    0.423               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.835 " "Worst-case recovery slack is -3.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.835             -26.356 reset_debouncer  " "   -3.835             -26.356 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125            -219.063 clk  " "   -2.125            -219.063 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.964 " "Worst-case removal slack is 0.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 clk  " "    0.964               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 reset_debouncer  " "    1.113               0.000 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.521 " "Worst-case minimum pulse width slack is -1.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521             -35.881 reset_debouncer  " "   -1.521             -35.881 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -84.559 clk  " "   -0.538             -84.559 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150668982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150668982 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702150668995 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702150669026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702150669775 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|out_key~2  from: datad  to: combout " "Cell: D1\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D2\|out_key~2  from: datad  to: combout " "Cell: D2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D3\|out_key~2  from: datac  to: combout " "Cell: D3\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D4\|out_key~2  from: datad  to: combout " "Cell: D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|out_key~2  from: datac  to: combout " "Cell: D5\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datab  to: combout " "Cell: Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: datab  to: combout " "Cell: Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150669838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150669838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150669838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150669845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150669845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.452 " "Worst-case setup slack is -9.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.452             -63.179 reset_debouncer  " "   -9.452             -63.179 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.306            -271.962 clk  " "   -3.306            -271.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150669850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.126 " "Worst-case hold slack is -1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126              -1.449 reset_debouncer  " "   -1.126              -1.449 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 clk  " "    0.213               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150669855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.812 " "Worst-case recovery slack is -3.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.812             -25.969 reset_debouncer  " "   -3.812             -25.969 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895            -194.610 clk  " "   -1.895            -194.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150669865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.706 " "Worst-case removal slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 clk  " "    0.706               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.170               0.000 reset_debouncer  " "    1.170               0.000 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150669870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.552 " "Worst-case minimum pulse width slack is -1.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.552             -37.765 reset_debouncer  " "   -1.552             -37.765 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -85.636 clk  " "   -0.538             -85.636 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150669876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150669876 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702150669889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702150670034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702150670644 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|out_key~2  from: datad  to: combout " "Cell: D1\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D2\|out_key~2  from: datad  to: combout " "Cell: D2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D3\|out_key~2  from: datac  to: combout " "Cell: D3\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D4\|out_key~2  from: datad  to: combout " "Cell: D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|out_key~2  from: datac  to: combout " "Cell: D5\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datab  to: combout " "Cell: Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: datab  to: combout " "Cell: Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150670690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150670691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150670694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150670694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.370 " "Worst-case setup slack is -5.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.370             -36.033 reset_debouncer  " "   -5.370             -36.033 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925            -132.404 clk  " "   -1.925            -132.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.783 " "Worst-case hold slack is -0.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -0.876 reset_debouncer  " "   -0.783              -0.876 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.070 clk  " "   -0.057              -0.070 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.665 " "Worst-case recovery slack is -2.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.665             -18.607 reset_debouncer  " "   -2.665             -18.607 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234            -126.242 clk  " "   -1.234            -126.242 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.183 " "Worst-case removal slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 reset_debouncer  " "    0.739               0.000 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.842 " "Worst-case minimum pulse width slack is -0.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842             -20.129 reset_debouncer  " "   -0.842             -20.129 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -9.739 clk  " "   -0.093              -9.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670718 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702150670729 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|out_key~2  from: datad  to: combout " "Cell: D1\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D2\|out_key~2  from: datad  to: combout " "Cell: D2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D3\|out_key~2  from: datac  to: combout " "Cell: D3\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D4\|out_key~2  from: datad  to: combout " "Cell: D4\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D5\|out_key~2  from: datac  to: combout " "Cell: D5\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: datab  to: combout " "Cell: Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~0  from: dataf  to: combout " "Cell: Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: datab  to: combout " "Cell: Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal0~1  from: dataf  to: combout " "Cell: Equal0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1702150670867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1702150670867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702150670868 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702150670871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702150670871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.721 " "Worst-case setup slack is -4.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.721             -32.507 reset_debouncer  " "   -4.721             -32.507 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.707            -119.453 clk  " "   -1.707            -119.453 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.759 " "Worst-case hold slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -0.867 reset_debouncer  " "   -0.759              -0.867 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.272 clk  " "   -0.108              -0.272 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.390 " "Worst-case recovery slack is -2.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390             -16.693 reset_debouncer  " "   -2.390             -16.693 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087            -111.007 clk  " "   -1.087            -111.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.085 " "Worst-case removal slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 clk  " "    0.085               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 reset_debouncer  " "    0.655               0.000 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.746 " "Worst-case minimum pulse width slack is -0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746             -17.316 reset_debouncer  " "   -0.746             -17.316 reset_debouncer " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095             -10.023 clk  " "   -0.095             -10.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702150670894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702150670894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702150672037 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702150672038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702150672094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 16:37:52 2023 " "Processing ended: Sat Dec  9 16:37:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702150672094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702150672094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702150672094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702150672094 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702150672839 ""}
