// Seed: 1833456039
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply0 id_6
);
  wire id_8;
  wire id_9;
  assign module_1.id_3 = 0;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output logic id_2,
    output tri1 id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    output tri id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wire id_13,
    output supply1 id_14,
    output supply1 id_15
);
  module_0 modCall_1 (
      id_15,
      id_5,
      id_14,
      id_10,
      id_1,
      id_1,
      id_14
  );
  always @(*) begin : LABEL_0
    id_2 <= 1;
  end
  always @(posedge 1) begin : LABEL_0
    id_7 = id_11;
  end
  tri1 id_17;
  assign id_17 = id_17;
  wire id_18;
  assign id_17 = 1;
  wire id_19;
endmodule
