Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 30 22:07:14 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.742        0.000                      0                  181        0.057        0.000                      0                  181        3.000        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.742        0.000                      0                  177        0.057        0.000                      0                  177       19.363        0.000                       0                   120  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.998        0.000                      0                    4        0.804        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.742ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.824ns  (logic 2.767ns (23.401%)  route 9.057ns (76.599%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.923     7.944    graph_inst/ball12_LCRC__0
    SLICE_X104Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.068 r  graph_inst/BALL_2_Dy[1]_i_29/O
                         net (fo=2, routed)           0.534     8.602    graph_inst/BALL_2_Dy[1]_i_29_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     8.726 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=2, routed)           1.146     9.872    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X106Y99        LUT5 (Prop_lut5_I2_O)        0.152    10.024 r  graph_inst/BALL_2_Dy[1]_i_5/O
                         net (fo=4, routed)           0.590    10.615    graph_inst/BALL_2_Dy[1]_i_5_n_0
    SLICE_X110Y99        LUT3 (Prop_lut3_I1_O)        0.326    10.941 r  graph_inst/ball2_vy_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.941    graph_inst/ball2_vy_reg[1]_i_1_n_0
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.690    38.209    graph_inst/CLK
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[1]/C
                         clock pessimism              0.608    38.817    
                         clock uncertainty           -0.164    38.654    
    SLICE_X110Y99        FDPE (Setup_fdpe_C_D)        0.029    38.683    graph_inst/ball2_vy_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                 27.742    

Slack (MET) :             27.794ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.818ns  (logic 2.761ns (23.362%)  route 9.057ns (76.638%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.209 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.923     7.944    graph_inst/ball12_LCRC__0
    SLICE_X104Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.068 r  graph_inst/BALL_2_Dy[1]_i_29/O
                         net (fo=2, routed)           0.534     8.602    graph_inst/BALL_2_Dy[1]_i_29_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     8.726 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=2, routed)           1.146     9.872    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X106Y99        LUT5 (Prop_lut5_I2_O)        0.152    10.024 r  graph_inst/BALL_2_Dy[1]_i_5/O
                         net (fo=4, routed)           0.590    10.615    graph_inst/BALL_2_Dy[1]_i_5_n_0
    SLICE_X110Y99        LUT3 (Prop_lut3_I1_O)        0.320    10.935 r  graph_inst/ball2_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.935    graph_inst/ball2_vy_reg[9]_i_1_n_0
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.690    38.209    graph_inst/CLK
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/C
                         clock pessimism              0.608    38.817    
                         clock uncertainty           -0.164    38.654    
    SLICE_X110Y99        FDPE (Setup_fdpe_C_D)        0.075    38.729    graph_inst/ball2_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 27.794    

Slack (MET) :             27.974ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.625ns  (logic 2.537ns (21.823%)  route 9.088ns (78.177%))
  Logic Levels:           9  (CARRY4=2 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.380 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.923     7.944    graph_inst/ball12_LCRC__0
    SLICE_X104Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.068 r  graph_inst/BALL_2_Dy[1]_i_29/O
                         net (fo=2, routed)           0.534     8.602    graph_inst/BALL_2_Dy[1]_i_29_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     8.726 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=2, routed)           1.146     9.872    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X106Y99        LUT4 (Prop_lut4_I1_O)        0.124     9.996 r  graph_inst/BALL_2_Dx[1]_i_3/O
                         net (fo=2, routed)           0.621    10.618    graph_inst/BALL_2_Dx[1]_i_3_n_0
    SLICE_X106Y100       LUT4 (Prop_lut4_I1_O)        0.124    10.742 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.742    graph_inst/ball2_vx_reg[9]_i_1_n_0
    SLICE_X106Y100       FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.861    38.380    graph_inst/CLK
    SLICE_X106Y100       FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/C
                         clock pessimism              0.468    38.849    
                         clock uncertainty           -0.164    38.685    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.031    38.716    graph_inst/ball2_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                 27.974    

Slack (MET) :             28.030ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_2_Dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 2.767ns (23.921%)  route 8.800ns (76.079%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.380 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.923     7.944    graph_inst/ball12_LCRC__0
    SLICE_X104Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.068 r  graph_inst/BALL_2_Dy[1]_i_29/O
                         net (fo=2, routed)           0.534     8.602    graph_inst/BALL_2_Dy[1]_i_29_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     8.726 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=2, routed)           1.146     9.872    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X106Y99        LUT5 (Prop_lut5_I2_O)        0.152    10.024 r  graph_inst/BALL_2_Dy[1]_i_5/O
                         net (fo=4, routed)           0.333    10.358    graph_inst/BALL_2_Dy[1]_i_5_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I3_O)        0.326    10.684 r  graph_inst/BALL_2_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000    10.684    graph_inst/BALL_2_Dy[1]_i_1_n_0
    SLICE_X109Y100       FDRE                                         r  graph_inst/BALL_2_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.861    38.380    graph_inst/CLK
    SLICE_X109Y100       FDRE                                         r  graph_inst/BALL_2_Dy_reg[1]/C
                         clock pessimism              0.468    38.849    
                         clock uncertainty           -0.164    38.685    
    SLICE_X109Y100       FDRE (Setup_fdre_C_D)        0.029    38.714    graph_inst/BALL_2_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                 28.030    

Slack (MET) :             28.035ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_2_Dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.564ns  (logic 2.767ns (23.927%)  route 8.797ns (76.073%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.380 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.923     7.944    graph_inst/ball12_LCRC__0
    SLICE_X104Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.068 r  graph_inst/BALL_2_Dy[1]_i_29/O
                         net (fo=2, routed)           0.534     8.602    graph_inst/BALL_2_Dy[1]_i_29_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     8.726 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=2, routed)           1.146     9.872    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X106Y99        LUT5 (Prop_lut5_I2_O)        0.152    10.024 r  graph_inst/BALL_2_Dy[1]_i_5/O
                         net (fo=4, routed)           0.330    10.355    graph_inst/BALL_2_Dy[1]_i_5_n_0
    SLICE_X109Y100       LUT6 (Prop_lut6_I3_O)        0.326    10.681 r  graph_inst/BALL_2_Dy[0]_i_1/O
                         net (fo=1, routed)           0.000    10.681    graph_inst/BALL_2_Dy[0]_i_1_n_0
    SLICE_X109Y100       FDRE                                         r  graph_inst/BALL_2_Dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.861    38.380    graph_inst/CLK
    SLICE_X109Y100       FDRE                                         r  graph_inst/BALL_2_Dy_reg[0]/C
                         clock pessimism              0.468    38.849    
                         clock uncertainty           -0.164    38.685    
    SLICE_X109Y100       FDRE (Setup_fdre_C_D)        0.031    38.716    graph_inst/BALL_2_Dy_reg[0]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                 28.035    

Slack (MET) :             28.106ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_1_Dx_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.342ns  (logic 2.537ns (22.368%)  route 8.805ns (77.632%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 f  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.218     6.477    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     6.850 f  graph_inst/BALL_2_Dy[1]_i_27/O
                         net (fo=4, routed)           1.069     7.919    graph_inst/ball12_LBRT__0
    SLICE_X104Y100       LUT5 (Prop_lut5_I4_O)        0.124     8.043 f  graph_inst/BALL_1_Dx[1]_i_10/O
                         net (fo=3, routed)           0.658     8.701    graph_inst/BALL_1_Dx110_out
    SLICE_X103Y100       LUT6 (Prop_lut6_I5_O)        0.124     8.825 r  graph_inst/BALL_1_Dx[1]_i_14/O
                         net (fo=1, routed)           0.806     9.631    graph_inst/BALL_1_Dx[1]_i_14_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I3_O)        0.124     9.755 f  graph_inst/BALL_1_Dx[1]_i_4/O
                         net (fo=1, routed)           0.580    10.334    graph_inst/BALL_1_Dx[1]_i_4_n_0
    SLICE_X99Y98         LUT6 (Prop_lut6_I2_O)        0.124    10.458 r  graph_inst/BALL_1_Dx[1]_i_1/O
                         net (fo=1, routed)           0.000    10.458    graph_inst/BALL_1_Dx[1]_i_1_n_0
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
                         clock pessimism              0.568    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X99Y98         FDPE (Setup_fdpe_C_D)        0.029    38.565    graph_inst/BALL_1_Dx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                 28.106    

Slack (MET) :             28.231ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_2_Dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 2.537ns (22.463%)  route 8.757ns (77.537%))
  Logic Levels:           9  (CARRY4=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.206 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.923     7.944    graph_inst/ball12_LCRC__0
    SLICE_X104Y99        LUT4 (Prop_lut4_I0_O)        0.124     8.068 r  graph_inst/BALL_2_Dy[1]_i_29/O
                         net (fo=2, routed)           0.534     8.602    graph_inst/BALL_2_Dy[1]_i_29_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I4_O)        0.124     8.726 r  graph_inst/BALL_2_Dy[1]_i_18/O
                         net (fo=2, routed)           1.146     9.872    graph_inst/BALL_2_Dy[1]_i_18_n_0
    SLICE_X106Y99        LUT4 (Prop_lut4_I1_O)        0.124     9.996 r  graph_inst/BALL_2_Dx[1]_i_3/O
                         net (fo=2, routed)           0.290    10.287    graph_inst/BALL_2_Dx[1]_i_3_n_0
    SLICE_X106Y99        LUT5 (Prop_lut5_I1_O)        0.124    10.411 r  graph_inst/BALL_2_Dx[1]_i_1/O
                         net (fo=1, routed)           0.000    10.411    graph_inst/BALL_2_Dx[1]_i_1_n_0
    SLICE_X106Y99        FDRE                                         r  graph_inst/BALL_2_Dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.687    38.206    graph_inst/CLK
    SLICE_X106Y99        FDRE                                         r  graph_inst/BALL_2_Dx_reg[1]/C
                         clock pessimism              0.568    38.774    
                         clock uncertainty           -0.164    38.611    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.031    38.642    graph_inst/BALL_2_Dx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                 28.231    

Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.200ns  (logic 2.537ns (22.653%)  route 8.663ns (77.347%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.710     7.732    graph_inst/ball12_LCRC__0
    SLICE_X103Y98        LUT5 (Prop_lut5_I4_O)        0.124     7.856 r  graph_inst/BALL_1_Dx[1]_i_11/O
                         net (fo=2, routed)           0.890     8.745    graph_inst/BALL_1_Dx18_out
    SLICE_X102Y98        LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  graph_inst/BALL_1_Dx[1]_i_17/O
                         net (fo=2, routed)           0.741     9.610    graph_inst/BALL_1_Dx[1]_i_17_n_0
    SLICE_X99Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.734 r  graph_inst/ball1_vx_reg[9]_C_i_2/O
                         net (fo=4, routed)           0.458    10.192    graph_inst/ball1_vx_reg[9]_C_i_2_n_0
    SLICE_X98Y98         LUT3 (Prop_lut3_I1_O)        0.124    10.316 r  graph_inst/ball1_vx_reg[9]_C_i_1/O
                         net (fo=1, routed)           0.000    10.316    graph_inst/ball1_vx_reg[9]_C_i_1_n_0
    SLICE_X98Y98         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y98         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.568    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X98Y98         FDCE (Setup_fdce_C_D)        0.081    38.617    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.308ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 2.537ns (22.675%)  route 8.652ns (77.325%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.710     7.732    graph_inst/ball12_LCRC__0
    SLICE_X103Y98        LUT5 (Prop_lut5_I4_O)        0.124     7.856 r  graph_inst/BALL_1_Dx[1]_i_11/O
                         net (fo=2, routed)           0.890     8.745    graph_inst/BALL_1_Dx18_out
    SLICE_X102Y98        LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  graph_inst/BALL_1_Dx[1]_i_17/O
                         net (fo=2, routed)           0.741     9.610    graph_inst/BALL_1_Dx[1]_i_17_n_0
    SLICE_X99Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.734 r  graph_inst/ball1_vx_reg[9]_C_i_2/O
                         net (fo=4, routed)           0.447    10.181    graph_inst/ball1_vx_reg[9]_C_i_2_n_0
    SLICE_X98Y98         LUT3 (Prop_lut3_I1_O)        0.124    10.305 r  graph_inst/ball1_vx_reg[3]_P_i_1/O
                         net (fo=1, routed)           0.000    10.305    graph_inst/ball1_vx_reg[3]_P_i_1_n_0
    SLICE_X98Y98         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y98         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]_P/C
                         clock pessimism              0.568    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X98Y98         FDPE (Setup_fdpe_C_D)        0.077    38.613    graph_inst/ball1_vx_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                 28.308    

Slack (MET) :             28.427ns  (required time - arrival time)
  Source:                 graph_inst/ball2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.070ns  (logic 2.537ns (22.919%)  route 8.533ns (77.081%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.868    -0.884    graph_inst/CLK
    SLICE_X112Y95        FDPE                                         r  graph_inst/ball2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDPE (Prop_fdpe_C_Q)         0.518    -0.366 r  graph_inst/ball2_x_reg_reg[3]/Q
                         net (fo=61, routed)          3.023     2.658    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X103Y91        LUT5 (Prop_lut5_I2_O)        0.152     2.810 r  graph_inst/ball12_L2_carry_i_11/O
                         net (fo=9, routed)           1.451     4.261    graph_inst/ball2_x_r__9[1]
    SLICE_X101Y96        LUT5 (Prop_lut5_I4_O)        0.326     4.587 r  graph_inst/ball12_L2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.587    graph_inst/ball12_L2_carry_i_4_n_0
    SLICE_X101Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.988 r  graph_inst/ball12_L2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.988    graph_inst/ball12_L2_carry_n_0
    SLICE_X101Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.259 r  graph_inst/ball12_L2_carry__0/CO[0]
                         net (fo=5, routed)           1.390     6.648    graph_inst/ball12_L2
    SLICE_X106Y98        LUT4 (Prop_lut4_I0_O)        0.373     7.021 r  graph_inst/BALL_1_Dx[1]_i_19/O
                         net (fo=3, routed)           0.710     7.732    graph_inst/ball12_LCRC__0
    SLICE_X103Y98        LUT5 (Prop_lut5_I4_O)        0.124     7.856 r  graph_inst/BALL_1_Dx[1]_i_11/O
                         net (fo=2, routed)           0.890     8.745    graph_inst/BALL_1_Dx18_out
    SLICE_X102Y98        LUT4 (Prop_lut4_I0_O)        0.124     8.869 r  graph_inst/BALL_1_Dx[1]_i_17/O
                         net (fo=2, routed)           0.741     9.610    graph_inst/BALL_1_Dx[1]_i_17_n_0
    SLICE_X99Y98         LUT6 (Prop_lut6_I4_O)        0.124     9.734 r  graph_inst/ball1_vx_reg[9]_C_i_2/O
                         net (fo=4, routed)           0.328    10.062    graph_inst/ball1_vx_reg[9]_C_i_2_n_0
    SLICE_X98Y99         LUT3 (Prop_lut3_I1_O)        0.124    10.186 r  graph_inst/ball1_vx_reg[3]_C_i_1/O
                         net (fo=1, routed)           0.000    10.186    graph_inst/ball1_vx_reg[3]_C_i_1_n_0
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
                         clock pessimism              0.568    38.699    
                         clock uncertainty           -0.164    38.536    
    SLICE_X98Y99         FDCE (Setup_fdce_C_D)        0.077    38.613    graph_inst/ball1_vx_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 28.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.418ns (81.497%)  route 0.095ns (18.503%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/ball1_vx_reg_reg[3]_C/Q
                         net (fo=2, routed)           0.094    -0.140    graph_inst/ball1_vx_reg_reg[3]_C_n_0
    SLICE_X99Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.095 r  graph_inst/ball1_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.095    graph_inst/ball1_x_reg0_carry_i_3_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.060 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.060    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.114 r  graph_inst/ball1_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.114    graph_inst/ball1_x_reg0[6]
    SLICE_X99Y100        FDCE                                         r  graph_inst/ball1_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.967    -0.409    graph_inst/CLK
    SLICE_X99Y100        FDCE                                         r  graph_inst/ball1_x_reg_reg[6]/C
                         clock pessimism              0.362    -0.047    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105     0.058    graph_inst/ball1_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.429ns (81.886%)  route 0.095ns (18.114%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/ball1_vx_reg_reg[3]_C/Q
                         net (fo=2, routed)           0.094    -0.140    graph_inst/ball1_vx_reg_reg[3]_C_n_0
    SLICE_X99Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.095 r  graph_inst/ball1_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.095    graph_inst/ball1_x_reg0_carry_i_3_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.060 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.060    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.125 r  graph_inst/ball1_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.125    graph_inst/ball1_x_reg0[8]
    SLICE_X99Y100        FDCE                                         r  graph_inst/ball1_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.967    -0.409    graph_inst/CLK
    SLICE_X99Y100        FDCE                                         r  graph_inst/ball1_x_reg_reg[8]/C
                         clock pessimism              0.362    -0.047    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105     0.058    graph_inst/ball1_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.454ns (82.711%)  route 0.095ns (17.289%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/ball1_vx_reg_reg[3]_C/Q
                         net (fo=2, routed)           0.094    -0.140    graph_inst/ball1_vx_reg_reg[3]_C_n_0
    SLICE_X99Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.095 r  graph_inst/ball1_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.095    graph_inst/ball1_x_reg0_carry_i_3_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.060 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.060    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.150 r  graph_inst/ball1_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.150    graph_inst/ball1_x_reg0[7]
    SLICE_X99Y100        FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.967    -0.409    graph_inst/CLK
    SLICE_X99Y100        FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/C
                         clock pessimism              0.362    -0.047    
    SLICE_X99Y100        FDPE (Hold_fdpe_C_D)         0.105     0.058    graph_inst/ball1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.454ns (82.711%)  route 0.095ns (17.289%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.235 r  graph_inst/ball1_vx_reg_reg[3]_C/Q
                         net (fo=2, routed)           0.094    -0.140    graph_inst/ball1_vx_reg_reg[3]_C_n_0
    SLICE_X99Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.095 r  graph_inst/ball1_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.095    graph_inst/ball1_x_reg0_carry_i_3_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.060 r  graph_inst/ball1_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     0.060    graph_inst/ball1_x_reg0_carry_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.150 r  graph_inst/ball1_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.150    graph_inst/ball1_x_reg0[9]
    SLICE_X99Y100        FDCE                                         r  graph_inst/ball1_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.967    -0.409    graph_inst/CLK
    SLICE_X99Y100        FDCE                                         r  graph_inst/ball1_x_reg_reg[9]/C
                         clock pessimism              0.362    -0.047    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105     0.058    graph_inst/ball1_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 graph_inst/BALL_2_Dy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.313%)  route 0.216ns (53.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.720    -0.289    graph_inst/CLK
    SLICE_X109Y100       FDRE                                         r  graph_inst/BALL_2_Dy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  graph_inst/BALL_2_Dy_reg[0]/Q
                         net (fo=2, routed)           0.216     0.067    graph_inst/BALL_2_Dy_reg_n_0_[0]
    SLICE_X110Y99        LUT3 (Prop_lut3_I0_O)        0.045     0.112 r  graph_inst/ball2_vy_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.112    graph_inst/ball2_vy_reg[1]_i_1_n_0
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.911    -0.465    graph_inst/CLK
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[1]/C
                         clock pessimism              0.362    -0.103    
    SLICE_X110Y99        FDPE (Hold_fdpe_C_D)         0.091    -0.012    graph_inst/ball2_vy_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 graph_inst/BALL_2_Dx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.318%)  route 0.390ns (67.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.638    -0.372    graph_inst/CLK
    SLICE_X106Y99        FDRE                                         r  graph_inst/BALL_2_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.231 r  graph_inst/BALL_2_Dx_reg[1]/Q
                         net (fo=2, routed)           0.390     0.159    graph_inst/B[1]
    SLICE_X106Y100       LUT4 (Prop_lut4_I0_O)        0.045     0.204 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.204    graph_inst/ball2_vx_reg[9]_i_1_n_0
    SLICE_X106Y100       FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.994    -0.382    graph_inst/CLK
    SLICE_X106Y100       FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/C
                         clock pessimism              0.362    -0.020    
    SLICE_X106Y100       FDCE (Hold_fdce_C_D)         0.092     0.072    graph_inst/ball2_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 graph_inst/ball3_vy_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.250ns (49.854%)  route 0.251ns (50.146%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.693    -0.316    graph_inst/CLK
    SLICE_X105Y100       FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.175 r  graph_inst/ball3_vy_reg_reg[9]/Q
                         net (fo=10, routed)          0.251     0.076    graph_inst/ball3_vy_reg[9]
    SLICE_X104Y93        LUT2 (Prop_lut2_I1_O)        0.045     0.121 r  graph_inst/ball3_y_reg0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.121    graph_inst/ball3_y_reg0_carry__0_i_1_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.185 r  graph_inst/ball3_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.185    graph_inst/ball3_y_reg0[7]
    SLICE_X104Y93        FDPE                                         r  graph_inst/ball3_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X104Y93        FDPE                                         r  graph_inst/ball3_y_reg_reg[7]/C
                         clock pessimism              0.362    -0.133    
    SLICE_X104Y93        FDPE (Hold_fdpe_C_D)         0.134     0.001    graph_inst/ball3_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 graph_inst/ball3_vy_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.251ns (49.755%)  route 0.253ns (50.245%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.693    -0.316    graph_inst/CLK
    SLICE_X105Y100       FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.175 r  graph_inst/ball3_vy_reg_reg[9]/Q
                         net (fo=10, routed)          0.253     0.078    graph_inst/ball3_vy_reg[9]
    SLICE_X104Y93        LUT2 (Prop_lut2_I1_O)        0.045     0.123 r  graph_inst/ball3_y_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.123    graph_inst/ball3_y_reg0_carry__0_i_2_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.188 r  graph_inst/ball3_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.188    graph_inst/ball3_y_reg0[6]
    SLICE_X104Y93        FDPE                                         r  graph_inst/ball3_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X104Y93        FDPE                                         r  graph_inst/ball3_y_reg_reg[6]/C
                         clock pessimism              0.362    -0.133    
    SLICE_X104Y93        FDPE (Hold_fdpe_C_D)         0.134     0.001    graph_inst/ball3_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 graph_inst/BALL_2_Dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.185ns (38.090%)  route 0.301ns (61.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.720    -0.289    graph_inst/CLK
    SLICE_X109Y100       FDRE                                         r  graph_inst/BALL_2_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.148 r  graph_inst/BALL_2_Dy_reg[1]/Q
                         net (fo=2, routed)           0.301     0.153    graph_inst/BALL_2_Dy_reg_n_0_[1]
    SLICE_X110Y99        LUT3 (Prop_lut3_I0_O)        0.044     0.197 r  graph_inst/ball2_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.197    graph_inst/ball2_vy_reg[9]_i_1_n_0
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.911    -0.465    graph_inst/CLK
    SLICE_X110Y99        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/C
                         clock pessimism              0.362    -0.103    
    SLICE_X110Y99        FDPE (Hold_fdpe_C_D)         0.107     0.004    graph_inst/ball2_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.681%)  route 0.148ns (44.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.635    -0.375    sync_inst/CLK
    SLICE_X111Y87        FDRE                                         r  sync_inst/c_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  sync_inst/c_v_reg[7]/Q
                         net (fo=43, routed)          0.148    -0.086    sync_inst/c_v[7]
    SLICE_X112Y86        LUT6 (Prop_lut6_I0_O)        0.045    -0.041 r  sync_inst/c_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.041    sync_inst/c_v[8]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  sync_inst/c_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.905    -0.471    sync_inst/CLK
    SLICE_X112Y86        FDRE                                         r  sync_inst/c_v_reg[8]/C
                         clock pessimism              0.110    -0.361    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.120    -0.241    sync_inst/c_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X105Y101   graph_inst/BALL_3_Dy_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X98Y99     graph_inst/ball1_vx_reg_reg[3]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X98Y98     graph_inst/ball1_vx_reg_reg[3]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X98Y98     graph_inst/ball1_vx_reg_reg[9]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X98Y99     graph_inst/ball1_vx_reg_reg[9]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X109Y89    graph_inst/ball2_y_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X108Y96    graph_inst/ball2_y_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X108Y96    graph_inst/ball2_y_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X98Y99     graph_inst/ball1_vx_reg_reg[3]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X98Y98     graph_inst/ball1_vx_reg_reg[3]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X98Y98     graph_inst/ball1_vx_reg_reg[9]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X98Y99     graph_inst/ball1_vx_reg_reg[9]_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y97    graph_inst/ball2_y_reg_reg[5]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y97    graph_inst/ball2_y_reg_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y97    graph_inst/ball2_y_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y97    graph_inst/ball2_y_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y98    graph_inst/ball2_y_reg_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X96Y93     graph_inst/ball3_x_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X105Y101   graph_inst/BALL_3_Dy_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X98Y99     graph_inst/ball1_vx_reg_reg[3]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X98Y98     graph_inst/ball1_vx_reg_reg[3]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X98Y98     graph_inst/ball1_vx_reg_reg[9]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X98Y99     graph_inst/ball1_vx_reg_reg[9]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X109Y89    graph_inst/ball2_y_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y96    graph_inst/ball2_y_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y96    graph_inst/ball2_y_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y96    graph_inst/ball2_y_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y97    graph_inst/ball2_y_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.642%)  route 1.597ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.789    -0.963    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.507 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.767     0.260    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y99         LUT2 (Prop_lut2_I0_O)        0.124     0.384 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.830     1.214    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X98Y99         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y99         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.606    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X98Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    38.213    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.213    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             37.040ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.642%)  route 1.597ns (73.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.789    -0.963    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.507 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.767     0.260    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y99         LUT2 (Prop_lut2_I0_O)        0.124     0.384 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.830     1.214    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X98Y99         FDCE                                         f  graph_inst/ball1_vx_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
                         clock pessimism              0.606    38.737    
                         clock uncertainty           -0.164    38.574    
    SLICE_X98Y99         FDCE (Recov_fdce_C_CLR)     -0.319    38.255    graph_inst/ball1_vx_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 37.040    

Slack (MET) :             37.055ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.580ns (27.321%)  route 1.543ns (72.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.789    -0.963    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.507 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.533     0.027    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y98         LUT2 (Prop_lut2_I1_O)        0.124     0.151 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           1.010     1.160    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X98Y98         FDPE                                         f  graph_inst/ball1_vx_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y98         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]_P/C
                         clock pessimism              0.609    38.740    
                         clock uncertainty           -0.164    38.577    
    SLICE_X98Y98         FDPE (Recov_fdpe_C_PRE)     -0.361    38.216    graph_inst/ball1_vx_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.216    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 37.055    

Slack (MET) :             37.097ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.580ns (27.321%)  route 1.543ns (72.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.789    -0.963    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.507 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.533     0.027    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y98         LUT2 (Prop_lut2_I1_O)        0.124     0.151 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           1.010     1.160    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X98Y98         FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X98Y98         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.609    38.740    
                         clock uncertainty           -0.164    38.577    
    SLICE_X98Y98         FDCE (Recov_fdce_C_CLR)     -0.319    38.258    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 37.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.701%)  route 0.567ns (75.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.258 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.282     0.024    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.069 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.285     0.354    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X98Y99         FDCE                                         f  graph_inst/ball1_vx_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X98Y99         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
                         clock pessimism              0.112    -0.383    
    SLICE_X98Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.450    graph_inst/ball1_vx_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.701%)  route 0.567ns (75.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.258 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.282     0.024    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.069 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.285     0.354    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X98Y99         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X98Y99         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.112    -0.383    
    SLICE_X98Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.454    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.972%)  route 0.590ns (76.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.258 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.210    -0.047    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.002 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           0.380     0.377    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X98Y98         FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X98Y98         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.109    -0.386    
    SLICE_X98Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.453    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.972%)  route 0.590ns (76.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.611    -0.399    graph_inst/CLK
    SLICE_X99Y98         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.258 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.210    -0.047    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X98Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.002 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           0.380     0.377    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X98Y98         FDPE                                         f  graph_inst/ball1_vx_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X98Y98         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]_P/C
                         clock pessimism              0.109    -0.386    
    SLICE_X98Y98         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.457    graph_inst/ball1_vx_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.834    





