RS-232
Page 308,297,298,294,306,309,119,305
https://fr.wikipedia.org/wiki/RS-232#Port.C3.A9e_du_standard

OVERRUN ERROR

Receive Overrun Error
The receive FIFO buffer can hold two characters. An
overrun error will be generated if a third character, in its
entirety, is received before RCREG is read to access
the FIFO. When this happens the OERR bit of the
RCSTA register is set. Previous data in the FIFO will
not be overwritten. The two characters in the FIFO
buffer can be read, however, no additional characters
will be received until the error is cleared. The OERR bit
can only be cleared by clearing the overrun condition.
If the overrun error occurred when the SREN bit is set
and CREN is clear then the error is cleared by reading
RCREG. If the overrun occurred when the CREN bit is
set then the error condition is cleared by either clearing
the CREN bit of the RCSTA register or by clearing the
SPEN bit which resets the EUSART.


Résumé

Synchrone 16-bit : 
    - TXSTA Sync = 1 (sync/async) 
    - TXSTA BRGH = X (async high or low baud rate speed)
    - BAUDCON BRG16 = 1 (8/16 bit)
1 master, 1 slave
Master : 
    - SPBRG = baud rate (9600@16MHz@16-bit = 416)
    - CSRC = 1 (Master or Slave)(clock)
Slave :
    - SPBRG = X
    - CSRC = 0

Initialize transmit:
    - BAUDCON 0x00:
        - Bit 0 = 0 : auto-baud rate off
        - Bit 1 = 0 : operate normally
        - Bit 2 = 0 : null
        - Bit 3 = 0 : 8-bit baud rate generator
        - Bit 4 = 0 : non-inverted data
        - Bit 5 = 0 : null
        - Bit 6 = X : Receiver is ready flag
        - Bit 7 = X : auto-baud timer overflowed flag

    - TXSTA 0x20:
        - Bit 0 = X : 9e bit transmission
        - Bit 1 = X : Flag TSR Full
        - Bit 2 = 0 : 'Low/
        - Bit 3 = 0 : SENDB
        - Bit 4 = 0 : 'Async/Sync
        - Bit 5 = 0 : Transmit 'off/on
        - Bit 6 = 0 : '8bit/9bit
        - Bit 7 = X :

    - RCSTA 0x80:
        - Bit 0 = X : 
        - Bit 1 = X : Overrun error flag
        - Bit 2 = X : Framing error flag
        - Bit 3 = X : 
        - Bit 4 = 0 : Enable continous receive
        - Bit 5 = X : 
        - Bit 6 = 0 : '8bit9bit
        - Bit 7 = 1 : Serial port 'off/on

    - PIE1 :
        - Bit 4 = 1 : Enable USART Transmit interrupt
        - Bit 5 = 1 : Enable USART Receive interrupt

    - APFCON0,1
        - 0.Bit 7 = 0 : RX DT function on 'RB1/RB2
        - 1.Bit 1 = 1 : TX CK function on 'RB2/RB5

    - INTCON
        - Bit 6 = 1 : Peripheral Interrupt Enable
        - Bit 7 = 1 : Glbal Interrupt Enable
    

TODO ASYNC
Transmit :  
    - Pins en output
    - (SPEN = 1 censé etre fait a l'initialisation)
    - CREN et SREN = 0
    - TXEN = 1
    - Load TXREG with data
    - Attendre interruption de TXIF
    - Desactiver les interruptions
    - Remettre les pins à leur état initial
    - Attendre qu'une nouvelle transmission est possible
    - Attendre que transmission finie
    - Délai 50us

Receive : 
    - Pins en input
    - (SPEN = 1 censé etre fait a l'initialisation)
    - CREN et SREN = 0
    - CREN = 1
    - Attendre interruption de RCIF
    - Desactiver les interruptions
    - Read RCREG
    - Si Overrun error : CREN = 0
    - Remettre les pins à leur état initial
    - Délai de 1ms ou Attendre que lecture terminée
    