<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='84' ll='86' type='static llvm::LaneBitmask llvm::LaneBitmask::getLane(unsigned int Lane)'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2488' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2496' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='215' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1427' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1450' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1452' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1452' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1466' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1536' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
