Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 16:41:00 2019
| Host         : DESKTOP-80OG0UM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           17 |
| Yes          | No                    | No                     |              67 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                Enable Signal                               |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr_reg[31][0] |                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/ov7670_vga_0/U0/vCounter_1                                      |                                                                       |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0                 | design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0 |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                            | design_1_i/ov7670_vga_0/U0/blank                                      |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                            |                                                                       |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/E[0]                     | design_1_i/debounce_0/U0/o                                            |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/ov7670_vga_0/U0/sel                                             | design_1_i/ov7670_vga_0/U0/clear                                      |                5 |             19 |
|  ov7670_pclk_IBUF_BUFG              | design_1_i/ov7670_capture_0/U0/p_1_in                                      | ov7670_vsync_IBUF                                                     |                5 |             19 |
|  ov7670_pclk_IBUF_BUFG              |                                                                            | ov7670_vsync_IBUF                                                     |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0                 |                                                                       |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                            |                                                                       |               15 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                            | design_1_i/debounce_0/U0/clear                                        |                6 |             24 |
|  ov7670_pclk_IBUF_BUFG              | design_1_i/ov7670_capture_0/U0/p_0_in                                      |                                                                       |               10 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0                 | design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0 |                6 |             31 |
+-------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


