
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.12 source latency aligned_b_mant[4]$_SDFF_PN0_/CK ^
  -0.11 target latency add_result[14]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: final_exp[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[28]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.84    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    10   23.59    0.02    0.06    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.02    0.00    0.11 ^ final_exp[5]$_DFFE_PP_/CK (DFF_X1)
     1    1.57    0.01    0.09    0.20 v final_exp[5]$_DFFE_PP_/Q (DFF_X1)
                                         final_exp[5] (net)
                  0.01    0.00    0.20 v _2640_/A (INV_X1)
     2    3.93    0.01    0.02    0.22 ^ _2640_/ZN (INV_X1)
                                         _1788_ (net)
                  0.01    0.00    0.22 ^ _4079_/A2 (NOR2_X1)
     1    1.33    0.01    0.01    0.23 v _4079_/ZN (NOR2_X1)
                                         _0062_ (net)
                  0.01    0.00    0.23 v result[28]$_SDFF_PN0_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.33    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.84    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_1_0_clk/A (CLKBUF_X3)
    15   24.90    0.02    0.06    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk (net)
                  0.02    0.00    0.11 ^ result[28]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[10] (input port clocked by core_clock)
Endpoint: aligned_b_mant[6]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.07    0.00    0.00    0.20 v b[10] (in)
                                         b[10] (net)
                  0.00    0.00    0.20 v input34/A (BUF_X1)
     5    8.37    0.01    0.03    0.23 v input34/Z (BUF_X1)
                                         net34 (net)
                  0.01    0.00    0.23 v _2385_/A (INV_X1)
     4   10.52    0.03    0.04    0.27 ^ _2385_/ZN (INV_X1)
                                         _2086_ (net)
                  0.03    0.00    0.27 ^ _4303_/B (HA_X1)
     3    6.82    0.04    0.08    0.34 ^ _4303_/S (HA_X1)
                                         _2088_ (net)
                  0.04    0.00    0.34 ^ _3546_/A2 (NAND4_X2)
     1    6.01    0.02    0.04    0.39 v _3546_/ZN (NAND4_X2)
                                         _0936_ (net)
                  0.02    0.00    0.39 v _3547_/A4 (NOR4_X4)
     2   10.34    0.05    0.10    0.49 ^ _3547_/ZN (NOR4_X4)
                                         _0937_ (net)
                  0.05    0.00    0.49 ^ _3554_/A (OAI211_X2)
     2    7.73    0.02    0.05    0.53 v _3554_/ZN (OAI211_X2)
                                         _0944_ (net)
                  0.02    0.00    0.53 v _3590_/A2 (AND4_X2)
     2   15.06    0.01    0.05    0.58 v _3590_/ZN (AND4_X2)
                                         _0980_ (net)
                  0.01    0.00    0.58 v _3600_/A4 (NOR4_X4)
     8   31.08    0.10    0.15    0.73 ^ _3600_/ZN (NOR4_X4)
                                         _0990_ (net)
                  0.10    0.00    0.73 ^ _3602_/A (AOI21_X4)
    10   23.54    0.03    0.03    0.76 v _3602_/ZN (AOI21_X4)
                                         _0992_ (net)
                  0.03    0.00    0.77 v _3702_/A (CLKBUF_X3)
    10   24.04    0.02    0.06    0.83 v _3702_/Z (CLKBUF_X3)
                                         _1092_ (net)
                  0.02    0.00    0.83 v _4145_/S (MUX2_X1)
     2    5.95    0.02    0.07    0.89 ^ _4145_/Z (MUX2_X1)
                                         _1448_ (net)
                  0.02    0.00    0.89 ^ _4146_/A2 (NAND2_X2)
     2    8.67    0.01    0.02    0.91 v _4146_/ZN (NAND2_X2)
                                         _1449_ (net)
                  0.01    0.00    0.92 v _4248_/A3 (OAI33_X1)
     1    1.97    0.06    0.06    0.97 ^ _4248_/ZN (OAI33_X1)
                                         _1531_ (net)
                  0.06    0.00    0.97 ^ _4253_/A2 (AOI22_X1)
     1    2.93    0.02    0.03    1.00 v _4253_/ZN (AOI22_X1)
                                         _1536_ (net)
                  0.02    0.00    1.00 v _4255_/B1 (OAI33_X1)
     1    2.71    0.06    0.08    1.08 ^ _4255_/ZN (OAI33_X1)
                                         _0161_ (net)
                  0.06    0.00    1.08 ^ aligned_b_mant[6]$_SDFF_PN0_/D (DFF_X1)
                                  1.08   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.33    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.84    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_11_0_clk/A (CLKBUF_X3)
    15   27.45    0.02    0.06    1.11 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
                                         clknet_4_11_0_clk (net)
                  0.02    0.00    1.12 ^ aligned_b_mant[6]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.12   clock reconvergence pessimism
                         -0.04    1.08   library setup time
                                  1.08   data required time
-----------------------------------------------------------------------------
                                  1.08   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[10] (input port clocked by core_clock)
Endpoint: aligned_b_mant[6]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.07    0.00    0.00    0.20 v b[10] (in)
                                         b[10] (net)
                  0.00    0.00    0.20 v input34/A (BUF_X1)
     5    8.37    0.01    0.03    0.23 v input34/Z (BUF_X1)
                                         net34 (net)
                  0.01    0.00    0.23 v _2385_/A (INV_X1)
     4   10.52    0.03    0.04    0.27 ^ _2385_/ZN (INV_X1)
                                         _2086_ (net)
                  0.03    0.00    0.27 ^ _4303_/B (HA_X1)
     3    6.82    0.04    0.08    0.34 ^ _4303_/S (HA_X1)
                                         _2088_ (net)
                  0.04    0.00    0.34 ^ _3546_/A2 (NAND4_X2)
     1    6.01    0.02    0.04    0.39 v _3546_/ZN (NAND4_X2)
                                         _0936_ (net)
                  0.02    0.00    0.39 v _3547_/A4 (NOR4_X4)
     2   10.34    0.05    0.10    0.49 ^ _3547_/ZN (NOR4_X4)
                                         _0937_ (net)
                  0.05    0.00    0.49 ^ _3554_/A (OAI211_X2)
     2    7.73    0.02    0.05    0.53 v _3554_/ZN (OAI211_X2)
                                         _0944_ (net)
                  0.02    0.00    0.53 v _3590_/A2 (AND4_X2)
     2   15.06    0.01    0.05    0.58 v _3590_/ZN (AND4_X2)
                                         _0980_ (net)
                  0.01    0.00    0.58 v _3600_/A4 (NOR4_X4)
     8   31.08    0.10    0.15    0.73 ^ _3600_/ZN (NOR4_X4)
                                         _0990_ (net)
                  0.10    0.00    0.73 ^ _3602_/A (AOI21_X4)
    10   23.54    0.03    0.03    0.76 v _3602_/ZN (AOI21_X4)
                                         _0992_ (net)
                  0.03    0.00    0.77 v _3702_/A (CLKBUF_X3)
    10   24.04    0.02    0.06    0.83 v _3702_/Z (CLKBUF_X3)
                                         _1092_ (net)
                  0.02    0.00    0.83 v _4145_/S (MUX2_X1)
     2    5.95    0.02    0.07    0.89 ^ _4145_/Z (MUX2_X1)
                                         _1448_ (net)
                  0.02    0.00    0.89 ^ _4146_/A2 (NAND2_X2)
     2    8.67    0.01    0.02    0.91 v _4146_/ZN (NAND2_X2)
                                         _1449_ (net)
                  0.01    0.00    0.92 v _4248_/A3 (OAI33_X1)
     1    1.97    0.06    0.06    0.97 ^ _4248_/ZN (OAI33_X1)
                                         _1531_ (net)
                  0.06    0.00    0.97 ^ _4253_/A2 (AOI22_X1)
     1    2.93    0.02    0.03    1.00 v _4253_/ZN (AOI22_X1)
                                         _1536_ (net)
                  0.02    0.00    1.00 v _4255_/B1 (OAI33_X1)
     1    2.71    0.06    0.08    1.08 ^ _4255_/ZN (OAI33_X1)
                                         _0161_ (net)
                  0.06    0.00    1.08 ^ aligned_b_mant[6]$_SDFF_PN0_/D (DFF_X1)
                                  1.08   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.33    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.84    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_11_0_clk/A (CLKBUF_X3)
    15   27.45    0.02    0.06    1.11 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
                                         clknet_4_11_0_clk (net)
                  0.02    0.00    1.12 ^ aligned_b_mant[6]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    1.12   clock reconvergence pessimism
                         -0.04    1.08   library setup time
                                  1.08   data required time
-----------------------------------------------------------------------------
                                  1.08   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.10012823343276978

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5043

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
6.246436595916748

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5440

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: add_result[23]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_12_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ add_result[23]$_SDFF_PP0_/CK (DFF_X2)
   0.09    0.20 v add_result[23]$_SDFF_PP0_/QN (DFF_X2)
   0.04    0.25 v _2355_/Z (CLKBUF_X2)
   0.03    0.27 ^ _2360_/ZN (INV_X1)
   0.01    0.28 v _2362_/ZN (NOR3_X1)
   0.08    0.37 v _2363_/ZN (OR3_X1)
   0.04    0.40 v _2364_/Z (BUF_X2)
   0.05    0.45 v _2365_/Z (CLKBUF_X3)
   0.06    0.51 v _2366_/Z (CLKBUF_X3)
   0.04    0.55 ^ _2367_/ZN (INV_X1)
   0.05    0.60 ^ _4318_/S (HA_X1)
   0.01    0.61 v _2453_/ZN (INV_X1)
   0.04    0.65 ^ _2455_/ZN (AOI21_X1)
   0.02    0.67 v _2456_/ZN (NOR2_X1)
   0.04    0.71 ^ _2459_/ZN (OAI21_X2)
   0.04    0.75 ^ _2460_/ZN (AND2_X1)
   0.04    0.78 ^ _2461_/Z (BUF_X4)
   0.03    0.81 v _2737_/ZN (OAI21_X1)
   0.07    0.88 ^ _2744_/ZN (AOI221_X2)
   0.02    0.90 v _2748_/ZN (AOI21_X1)
   0.04    0.94 ^ _2749_/ZN (OAI21_X1)
   0.02    0.96 v _2750_/ZN (OAI21_X1)
   0.06    1.02 v _2751_/Z (MUX2_X1)
   0.00    1.02 v final_mant[13]$_DFFE_PP_/D (DFF_X1)
           1.02   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.11 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ final_mant[13]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.03    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -1.02   data arrival time
---------------------------------------------------------
           0.06   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: final_exp[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[28]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ final_exp[5]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.20 v final_exp[5]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.22 ^ _2640_/ZN (INV_X1)
   0.01    0.23 v _4079_/ZN (NOR2_X1)
   0.00    0.23 v result[28]$_SDFF_PN0_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ result[28]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1156

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1138

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.0775

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0013

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-0.120650

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.44e-03   1.69e-04   1.37e-05   1.62e-03  23.3%
Combinational          2.19e-03   2.22e-03   7.99e-05   4.49e-03  64.5%
Clock                  3.55e-04   4.91e-04   1.87e-06   8.48e-04  12.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.99e-03   2.88e-03   9.55e-05   6.96e-03 100.0%
                          57.3%      41.3%       1.4%
