// Seed: 2580761685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_10 = 0;
  inout wire id_1;
  wire id_5;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd28,
    parameter id_11 = 32'd39,
    parameter id_8  = 32'd25,
    parameter id_9  = 32'd90
) (
    output wor id_0,
    input wire _id_1,
    input wor id_2,
    input wand id_3,
    input supply0 id_4,
    input tri id_5,
    output tri0 id_6,
    output supply1 id_7,
    output tri _id_8,
    input tri1 _id_9,
    input tri0 id_10,
    output wor _id_11,
    input supply1 id_12,
    output wire id_13,
    output supply1 id_14,
    output tri0 id_15,
    output tri0 id_16
);
  wire  id_18 = 1;
  uwire id_19 = 1;
  wire  id_20;
  assign id_7 = 1'h0;
  integer [~  1 : id_11] id_21[id_9 : id_1];
  ;
  wire id_22 = id_9;
  module_0 modCall_1 (
      id_22,
      id_19,
      id_22,
      id_20
  );
  logic [id_8 : -1] id_23;
  assign id_14 = id_22 <-> {-1{1}};
endmodule
