# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../myProject1.srcs/sources_1/imports/db/relu.vhd" \

# Do not sort compile order
nosort
