NewProject(C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/devl/projnav/bridge.ise)
SetProperty(Device Family, virtex5)
SetProperty(Device, xc5vlx50t)
SetProperty(Package, ff1136)
SetProperty(Speed Grade, -1)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, Modelsim-SE Mixed)
SetPreference(PathType, Absolute)
AddLibrary(bridge_v1_00_a, C:/ML505/Tutorials/AEBridge/pcores, TRUE)
AddSource(C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/bridge.vhd, VHDL Module)
MoveToLibrary(C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/bridge.vhd, bridge_v1_00_a)
AddSource(C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/user_logic.vhd, VHDL Module)
MoveToLibrary(C:/ML505/Tutorials/AEBridge/pcores/bridge_v1_00_a/hdl/vhdl/user_logic.vhd, bridge_v1_00_a)
AddLibrary(proc_common_v2_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, proc_common_v2_00_a)
AddLibrary(plbv46_slave_single_v1_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, plbv46_slave_single_v1_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, plbv46_slave_single_v1_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, plbv46_slave_single_v1_00_a)
CloseProject()
