-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity infer_layer_4_weights_V_19_rom is 
    generic(
             DWIDTH     : integer := 16; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 288
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of infer_layer_4_weights_V_19_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "1111101111000011", 1 => "0001001110011100", 2 => "0000001010011001", 
    3 => "0001001111111011", 4 => "1111111101111000", 5 => "0001001110010001", 
    6 => "1110110100000011", 7 => "0001010100101001", 8 => "1110011011001010", 
    9 => "0001010010001010", 10 => "0000001000110011", 11 => "1110101001101000", 
    12 => "1110111111001101", 13 => "0000011010010100", 14 => "1111010111100001", 
    15 => "1111011011001011", 16 => "1111101101100011", 17 => "1111100001100100", 
    18 => "0000101101110110", 19 => "0000010111011110", 20 => "0000000101111101", 
    21 => "1110110111011101", 22 => "1111110101000100", 23 => "0001001001111001", 
    24 => "0000101101000000", 25 => "0001010001001110", 26 => "1111000010110001", 
    27 => "0001000001110101", 28 => "1111100011100010", 29 => "0000101111111111", 
    30 => "0001000101101101", 31 => "1111101011000111", 32 => "1111100101110011", 
    33 => "0001000011000101", 34 => "0001010010111110", 35 => "0000111100000010", 
    36 => "1111100010100001", 37 => "0000111011101010", 38 => "1110101101100010", 
    39 => "1111100100011000", 40 => "1111011111000010", 41 => "1111110001111000", 
    42 => "0000011011101100", 43 => "0001010010001110", 44 => "0000100101001100", 
    45 => "1111011110111100", 46 => "1110100010110110", 47 => "1110101000011011", 
    48 => "0000100011011000", 49 => "0000100110110001", 50 => "1110111000111110", 
    51 => "0000100111111100", 52 => "1111100111111000", 53 => "1110101110111001", 
    54 => "0001011100000101", 55 => "1111000010001111", 56 => "0000101010110011", 
    57 => "1110110101001011", 58 => "0001001000100001", 59 => "0000100110111011", 
    60 => "1111011000011001", 61 => "1110011111101011", 62 => "1110101011100001", 
    63 => "0001010110000111", 64 => "1110010110110011", 65 => "0001000100110110", 
    66 => "1110110101011100", 67 => "1110110100111011", 68 => "0001100011110100", 
    69 => "0001011000111100", 70 => "0000010010011111", 71 => "1111011000101101", 
    72 => "1111000000101101", 73 => "0001001110000110", 74 => "0001100100011111", 
    75 => "0000111011001110", 76 => "0000110010000101", 77 => "1111111000110100", 
    78 => "0000111000010011", 79 => "1111110100011000", 80 => "1111101111001110", 
    81 => "0000000001000100", 82 => "0000000101101110", 83 => "0000000001010100", 
    84 => "1110111110110110", 85 => "1111101011110111", 86 => "1110111000101001", 
    87 => "0001000100101011", 88 => "1110111001101100", 89 => "0000011101111110", 
    90 => "1111101111001011", 91 => "0000101001110110", 92 => "0001010111011001", 
    93 => "0000111100000011", 94 => "0000101001101101", 95 => "0000001100110001", 
    96 => "0000010110100011", 97 => "1111011100110000", 98 => "0001011100001111", 
    99 => "0000100001101110", 100 => "0001000111110011", 101 => "1111100100000101", 
    102 => "0001000111101111", 103 => "1111111001011101", 104 => "1110011110100001", 
    105 => "1111010100111000", 106 => "0000000010010011", 107 => "0001001001001010", 
    108 => "1111100000101010", 109 => "1110111101001001", 110 => "0001001010110100", 
    111 => "0000010001011111", 112 => "0000000110111110", 113 => "1111100101010001", 
    114 => "0000010110101010", 115 => "1111001001111110", 116 => "1111110001001101", 
    117 => "1110010110111111", 118 => "0000001000010000", 119 => "1110011101110001", 
    120 => "0001011000100000", 121 => "0000111000010001", 122 => "0000111010001110", 
    123 => "0001000101100010", 124 => "0000100011111110", 125 => "1111110010011111", 
    126 => "1110111011000000", 127 => "0001001111000001", 128 => "1110110101000101", 
    129 => "0000011101000111", 130 => "1110011010000001", 131 => "1111011000100110", 
    132 => "1111011100100001", 133 => "1111110101010110", 134 => "1111011110000001", 
    135 => "1110101110100000", 136 => "1111110000000010", 137 => "1111010010001011", 
    138 => "1111110010010011", 139 => "0000010101101101", 140 => "1111111110100000", 
    141 => "1111011000011110", 142 => "1111010011011000", 143 => "1110110001000111", 
    144 => "0000101010010011", 145 => "0000101101010000", 146 => "0000110000100000", 
    147 => "1111110011100101", 148 => "1111001100111001", 149 => "1111110001011010", 
    150 => "1110101110001000", 151 => "1111011011111100", 152 => "1111101000011011", 
    153 => "0001010101010100", 154 => "0001000100010011", 155 => "0001100000000110", 
    156 => "1110101000010111", 157 => "0000101100101101", 158 => "0000000010110000", 
    159 => "1110110111011011", 160 => "0000101000010111", 161 => "0000011111100110", 
    162 => "0000001011110010", 163 => "1110100001111100", 164 => "0000111101000010", 
    165 => "1111100001010111", 166 => "1111110001111000", 167 => "0000110000110000", 
    168 => "0000110100000001", 169 => "0001011011000110", 170 => "0000000011111011", 
    171 => "0001011000011001", 172 => "1110100111000001", 173 => "0001001100000000", 
    174 => "0000001011010110", 175 => "0000000001110001", 176 => "1111000011000010", 
    177 => "1111111101101011", 178 => "0001001001100011", 179 => "0000101100111110", 
    180 => "0001001110110110", 181 => "0001000110111111", 182 => "0000110011110100", 
    183 => "0000001001101000", 184 => "0001010101111110", 185 => "1110110111010111", 
    186 => "1111100001000011", 187 => "0001010100000100", 188 => "0000000011100100", 
    189 => "0001011000001100", 190 => "1111000101010000", 191 => "1110110011111110", 
    192 => "1110100111001010", 193 => "0001001011111001", 194 => "1111101111011010", 
    195 => "1111110100001000", 196 => "1111111111000100", 197 => "1110101000100010", 
    198 => "1111101111001101", 199 => "0000100111111110", 200 => "0000001110111010", 
    201 => "0000001000110110", 202 => "1111110010001001", 203 => "0000000010111011", 
    204 => "1111010001101010", 205 => "0000010000100010", 206 => "1110110011001101", 
    207 => "1110110100011010", 208 => "0000100010101110", 209 => "0000001110110100", 
    210 => "0000011110001001", 211 => "1110110110011001", 212 => "1110111000111100", 
    213 => "0000010001011010", 214 => "1110110100101010", 215 => "0000111000010110", 
    216 => "1111111111100110", 217 => "1110101100000011", 218 => "1111100000100100", 
    219 => "0000001001011010", 220 => "0001001101101000", 221 => "0001001110111101", 
    222 => "0000110011111100", 223 => "0001000110000010", 224 => "0001100000010010", 
    225 => "0001000111101001", 226 => "1110101111001000", 227 => "1110101100101011", 
    228 => "1110111011100000", 229 => "0001000011011100", 230 => "0001100101010011", 
    231 => "0001010100101110", 232 => "0000001100101010", 233 => "0001011101010110", 
    234 => "0001011000111000", 235 => "0001001001011011", 236 => "0001001100100000", 
    237 => "0001000001111100", 238 => "0001100100000110", 239 => "1111110011111111", 
    240 => "1111001000011010", 241 => "0000001111110001", 242 => "1111100000110100", 
    243 => "0001010010100011", 244 => "0000000111010111", 245 => "1111001111000100", 
    246 => "1111110001110000", 247 => "1110110011011100", 248 => "1111100100101010", 
    249 => "1111111011111111", 250 => "1110101011100111", 251 => "0000100010011000", 
    252 => "1111110101000111", 253 => "0000000111011000", 254 => "1110100101100101", 
    255 => "0001100000001110", 256 => "1111010100110001", 257 => "0000111110001010", 
    258 => "1111110111100010", 259 => "1110011011100110", 260 => "0001001011010011", 
    261 => "1110101111111010", 262 => "0000101010101001", 263 => "1110100100111111", 
    264 => "1110100100101010", 265 => "1110110010010111", 266 => "1111010111111101", 
    267 => "1111000110111001", 268 => "0000101110111101", 269 => "1111100101000000", 
    270 => "1111010011000010", 271 => "1110011011110001", 272 => "0000100001001010", 
    273 => "1111101101111001", 274 => "1111000101100110", 275 => "1110011001111110", 
    276 => "0000101111111100", 277 => "1111110110110110", 278 => "0001001001000100", 
    279 => "1111101001011100", 280 => "0000111101001100", 281 => "0000001111101100", 
    282 => "0001010100011111", 283 => "0000000101010011", 284 => "1111101001001101", 
    285 => "1110110111011101", 286 => "1111011010000100", 287 => "1110111110110000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity infer_layer_4_weights_V_19 is
    generic (
        DataWidth : INTEGER := 16;
        AddressRange : INTEGER := 288;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of infer_layer_4_weights_V_19 is
    component infer_layer_4_weights_V_19_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    infer_layer_4_weights_V_19_rom_U :  component infer_layer_4_weights_V_19_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


