Analysis & Synthesis report for VerilogCam
Tue Oct 15 16:01:13 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |US_top_level|sensor_driver:u0|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: PLL:init_PLL|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: sensor_driver:u0
 16. Parameter Settings for User Entity Instance: oned_convolution_filt:comb_108
 17. Parameter Settings for Inferred Entity Instance: oned_convolution_filt:comb_108|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: sensor_driver:u0|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: oned_convolution_filt:comb_108|lpm_divide:Mod0
 20. altpll Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "PLL:init_PLL"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 15 16:01:13 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; VerilogCam                                  ;
; Top-level Entity Name              ; US_top_level                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,280                                       ;
;     Total combinational functions  ; 880                                         ;
;     Dedicated logic registers      ; 533                                         ;
; Total registers                    ; 533                                         ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; US_top_level       ; VerilogCam         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                            ; Library ;
+-------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; modules/ultrasonic_sensor/US_top_level.sv       ; yes             ; User SystemVerilog HDL File  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv       ;         ;
; modules/ultrasonic_sensor/sensor_driver.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv      ;         ;
; modules/ultrasonic_sensor/PLL.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/PLL.v                 ;         ;
; modules/1d_convolution/oned_convolution_filt.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                       ;         ;
; aglobal201.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                   ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                  ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                ;         ;
; db/pll_altpll.v                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/pll_altpll.v                                 ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                   ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                  ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                              ;         ;
; db/lpm_divide_4jm.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_divide_4jm.tdf                           ;         ;
; db/sign_div_unsign_slh.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/sign_div_unsign_slh.tdf                      ;         ;
; db/alt_u_div_c7f.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/alt_u_div_c7f.tdf                            ;         ;
; db/add_sub_7pc.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/add_sub_7pc.tdf                              ;         ;
; db/add_sub_8pc.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/add_sub_8pc.tdf                              ;         ;
; lpm_mult.tdf                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                     ;         ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                  ;         ;
; multcore.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                     ;         ;
; bypassff.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                     ;         ;
; altshift.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                     ;         ;
; db/mult_ngt.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/mult_ngt.tdf                                 ;         ;
; db/lpm_divide_uoo.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_divide_uoo.tdf                           ;         ;
; db/abs_divider_mbg.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/abs_divider_mbg.tdf                          ;         ;
; db/alt_u_div_a7f.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/alt_u_div_a7f.tdf                            ;         ;
; db/lpm_abs_4v9.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_abs_4v9.tdf                              ;         ;
; db/lpm_abs_i0a.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_abs_i0a.tdf                              ;         ;
+-------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,280          ;
;                                             ;                ;
; Total combinational functions               ; 880            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 436            ;
;     -- 3 input functions                    ; 157            ;
;     -- <=2 input functions                  ; 287            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 641            ;
;     -- arithmetic mode                      ; 239            ;
;                                             ;                ;
; Total registers                             ; 533            ;
;     -- Dedicated logic registers            ; 533            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 49             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 534            ;
; Total fan-out                               ; 4482           ;
; Average fan-out                             ; 2.89           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name           ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |US_top_level                             ; 880 (31)            ; 533 (25)                  ; 0           ; 4            ; 0       ; 2         ; 49   ; 0            ; |US_top_level                                                                                                                                ; US_top_level          ; work         ;
;    |PLL:init_PLL|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|PLL:init_PLL                                                                                                                   ; PLL                   ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|PLL:init_PLL|altpll:altpll_component                                                                                           ; altpll                ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|PLL:init_PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                                 ; PLL_altpll            ; work         ;
;    |oned_convolution_filt:comb_108|       ; 792 (500)           ; 463 (463)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108                                                                                                 ; oned_convolution_filt ; work         ;
;       |lpm_divide:Div0|                   ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Div0                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_4jm:auto_generated|  ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                   ; lpm_divide_4jm        ; work         ;
;             |sign_div_unsign_slh:divider| ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh   ; work         ;
;                |alt_u_div_c7f:divider|    ; 204 (204)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider ; alt_u_div_c7f         ; work         ;
;       |lpm_divide:Mod0|                   ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Mod0                                                                                 ; lpm_divide            ; work         ;
;          |lpm_divide_uoo:auto_generated|  ; 88 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Mod0|lpm_divide_uoo:auto_generated                                                   ; lpm_divide_uoo        ; work         ;
;             |abs_divider_mbg:divider|     ; 88 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider                           ; abs_divider_mbg       ; work         ;
;                |alt_u_div_a7f:divider|    ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider     ; alt_u_div_a7f         ; work         ;
;                |lpm_abs_i0a:my_abs_num|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |US_top_level|oned_convolution_filt:comb_108|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num    ; lpm_abs_i0a           ; work         ;
;    |sensor_driver:u0|                     ; 57 (57)             ; 45 (45)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |US_top_level|sensor_driver:u0                                                                                                               ; sensor_driver         ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |US_top_level|sensor_driver:u0|lpm_mult:Mult0                                                                                                ; lpm_mult              ; work         ;
;          |mult_ngt:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |US_top_level|sensor_driver:u0|lpm_mult:Mult0|mult_ngt:auto_generated                                                                        ; mult_ngt              ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |US_top_level|PLL:init_PLL ; modules/ultrasonic_sensor/PLL.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |US_top_level|sensor_driver:u0|state                                                        ;
+------------------------+------------------------+-----------------+------------+---------------+------------+
; Name                   ; state.DISPLAY_DISTANCE ; state.COUNTECHO ; state.WAIT ; state.TRIGGER ; state.IDLE ;
+------------------------+------------------------+-----------------+------------+---------------+------------+
; state.IDLE             ; 0                      ; 0               ; 0          ; 0             ; 0          ;
; state.TRIGGER          ; 0                      ; 0               ; 0          ; 1             ; 1          ;
; state.WAIT             ; 0                      ; 0               ; 1          ; 0             ; 1          ;
; state.COUNTECHO        ; 0                      ; 1               ; 0          ; 0             ; 1          ;
; state.DISPLAY_DISTANCE ; 1                      ; 0               ; 0          ; 0             ; 1          ;
+------------------------+------------------------+-----------------+------------+---------------+------------+


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------+----------------------------------------------------+
; Register name                             ; Reason for Removal                                 ;
+-------------------------------------------+----------------------------------------------------+
; oned_convolution_filt:comb_108|idx[6..30] ; Merged with oned_convolution_filt:comb_108|idx[31] ;
; sensor_driver:u0|state~4                  ; Lost fanout                                        ;
; sensor_driver:u0|state~5                  ; Lost fanout                                        ;
; sensor_driver:u0|state~6                  ; Lost fanout                                        ;
; Total Number of Removed Registers = 28    ;                                                    ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 533   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 446   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 128:1              ; 8 bits    ; 680 LEs       ; 272 LEs              ; 408 LEs                ; No         ; |US_top_level|oned_convolution_filt:comb_108|Mux7 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:init_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 10000                 ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sensor_driver:u0 ;
+----------------+------------+---------------------------------+
; Parameter Name ; Value      ; Type                            ;
+----------------+------------+---------------------------------+
; ten_us         ; 0111110100 ; Unsigned Binary                 ;
+----------------+------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oned_convolution_filt:comb_108 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; BUFFER_SIZE    ; 50    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oned_convolution_filt:comb_108|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                               ;
; LPM_WIDTHD             ; 6              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sensor_driver:u0|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 22           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 35           ; Untyped             ;
; LPM_WIDTHR                                     ; 35           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ngt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oned_convolution_filt:comb_108|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                               ;
; LPM_WIDTHD             ; 7              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uoo ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:init_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 1                               ;
; Entity Instance                       ; sensor_driver:u0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 22                              ;
;     -- LPM_WIDTHB                     ; 13                              ;
;     -- LPM_WIDTHP                     ; 35                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                             ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:init_PLL"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 533                         ;
;     CLR               ; 5                           ;
;     ENA               ; 446                         ;
;     SCLR              ; 56                          ;
;     SLD               ; 24                          ;
;     plain             ; 2                           ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 880                         ;
;     arith             ; 239                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 120                         ;
;     normal            ; 641                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 136                         ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 436                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 28.50                       ;
; Average LUT depth     ; 10.22                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 15 16:01:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/ultrasonic_sensor/us_top_level.sv
    Info (12023): Found entity 1: US_top_level File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/ultrasonic_sensor/sensor_driver_tb.sv
    Info (12023): Found entity 1: sensor_driver_tb File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver_tb.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file modules/ultrasonic_sensor/sensor_driver.sv
    Info (12023): Found entity 1: sensor_driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv Line: 6
    Info (12023): Found entity 2: refresher250ms File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file modules/ultrasonic_sensor/pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/PLL.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file modules/command_translator/uart_tx_tb.sv
Info (12021): Found 0 design units, including 0 entities, in source file modules/command_translator/uart_tx.sv
Info (12021): Found 1 design units, including 1 entities, in source file modules/command_translator/command_translator.sv
    Info (12023): Found entity 1: command_translator File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/command_translator/command_translator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/fsm/lcd_display.sv
    Info (12023): Found entity 1: lcd_display File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_display.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/stream_mif/stream_mif.sv
    Info (12023): Found entity 1: stream_mif File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/stream_mif/stream_mif.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/top_level.sv Line: 39
Warning (12019): Can't analyze file -- file modules/vga_face/vga_face.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file modules/pixel_filt/pixel_filt_tb.sv
    Info (12023): Found entity 1: pixel_filt_tb File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/pixel_filt/pixel_filt_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/pixel_filt/pixel_filt.sv
    Info (12023): Found entity 1: pixel_filt File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/pixel_filt/pixel_filt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/char_display.v
    Info (12023): Found entity 1: char_display File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/char_display.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/submodules/altera_up_character_lcd_communication.v
    Info (12023): Found entity 1: altera_up_character_lcd_communication File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/submodules/altera_up_character_lcd_communication.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v
    Info (12023): Found entity 1: altera_up_character_lcd_initialization File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/submodules/char_display_character_lcd_0.v
    Info (12023): Found entity 1: char_display_character_lcd_0 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/submodules/char_display_character_lcd_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file modules/fsm/synchroniser.v
    Info (12023): Found entity 1: synchroniser File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/synchroniser.v Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file modules/fsm/lcd_inst_pkg.sv
    Info (12022): Found design unit 1: lcd_inst_pkg (SystemVerilog) File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file modules/fsm/filter_fsm.sv
    Info (12023): Found entity 1: filter_fsm File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/filter_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/fsm/debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/top_level.sv
    Info (12023): Found entity 1: top_level_mic File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/set_audio_encoder.sv
    Info (12023): Found entity 1: set_audio_encoder File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/set_audio_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/mic_load.sv
    Info (12023): Found entity 1: mic_load File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/mic_load.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/i2c_pll_bb.v
    Info (12023): Found entity 1: i2c_pll_bb File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/i2c_pll_bb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/i2c_pll.v
    Info (12023): Found entity 1: i2c_pll File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/i2c_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/i2c_master.sv
    Info (12023): Found entity 1: i2c_master File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/i2c_master.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/adc_pll_bb.v
    Info (12023): Found entity 1: adc_pll_bb File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/adc_pll_bb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/mic/adc_pll.v
    Info (12023): Found entity 1: adc_pll File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/adc_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/seven_seg.sv
    Info (12023): Found entity 1: seven_seg File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/seven_seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/low_pass_conv.sv
    Info (12023): Found entity 1: low_pass_conv File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/low_pass_conv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/fft_pitch_detect_tb.sv
    Info (12023): Found entity 1: fft_pitch_detect_tb File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_pitch_detect_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/fft_pitch_detect.sv
    Info (12023): Found entity 1: fft_pitch_detect File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_pitch_detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/fft_mag_sq.sv
    Info (12023): Found entity 1: fft_mag_sq File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_mag_sq.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/fft_input_buffer.sv
    Info (12023): Found entity 1: fft_input_buffer File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_input_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/fft_find_peak.sv
    Info (12023): Found entity 1: fft_find_peak File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_find_peak.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/dstream.sv
    Info (12023): Found entity 1: dstream File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/dstream.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/display.sv
    Info (12023): Found entity 1: display File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/async_fifo_bb.v
    Info (12023): Found entity 1: async_fifo_bb File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/async_fifo_bb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/async_fifo.v
    Info (12023): Found entity 1: async_fifo File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/async_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/ov7670/ov7670_registers.v
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/ov7670/ov7670_registers.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/ov7670/ov7670_controller.v
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/ov7670/ov7670_controller.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/ov7670/ov7670_capture.v
    Info (12023): Found entity 1: ov7670_capture File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/ov7670/ov7670_capture.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/my_frame_buffer_15to0.v
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/my_frame_buffer_15to0.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/my_altpll.v
    Info (12023): Found entity 1: my_altpll File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/my_altpll.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/image_processor.sv
    Info (12023): Found entity 1: image_processor File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/image_processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/i2c_sender.v
    Info (12023): Found entity 1: i2c_sender File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/i2c_sender.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/frame_buffer.v
    Info (12023): Found entity 1: frame_buffer File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/frame_buffer.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/vga_scaled.v
    Info (12023): Found entity 1: vga_scaled File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/vga_scaled.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter.v
    Info (12023): Found entity 1: vga_scaled_avalon_st_adapter File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: vga_scaled_avalon_st_adapter_channel_adapter_0 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_vga_controller_0.v
    Info (12023): Found entity 1: vga_scaled_video_vga_controller_0 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_scaler_0.v
    Info (12023): Found entity 1: vga_scaled_video_scaler_0 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_scaler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/twiddleconvert8.v
    Info (12023): Found entity 1: TwiddleConvert8 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/TwiddleConvert8.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/twiddleconvert4.v
    Info (12023): Found entity 1: TwiddleConvert4 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/TwiddleConvert4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/twiddle.v
    Info (12023): Found entity 1: Twiddle File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/Twiddle.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/sdfunit2.v
    Info (12023): Found entity 1: SdfUnit2 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/SdfUnit2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/sdfunit_tc.v
    Info (12023): Found entity 1: SdfUnit_TC File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/SdfUnit_TC.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/sdfunit.v
    Info (12023): Found entity 1: SdfUnit File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/SdfUnit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/multiply.v
    Info (12023): Found entity 1: Multiply File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/Multiply.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/fft.v
    Info (12023): Found entity 1: FFT File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/FFT.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/delaybuffer.v
    Info (12023): Found entity 1: DelayBuffer File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/DelayBuffer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/butterfly.v
    Info (12023): Found entity 1: Butterfly File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/Butterfly.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/integration_top_level.sv
    Info (12023): Found entity 1: integration_top_level File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/convolution_filt/convolution_filt.sv
    Info (12023): Found entity 1: convolution_filt File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/convolution_filt/convolution_filt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/1d_convolution/oned_convolution_filt_tb.sv
    Info (12023): Found entity 1: tb_oned_convolution_filt File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/1d_convolution/oned_convolution_filt.sv
    Info (12023): Found entity 1: oned_convolution_filt File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/command_translator/command_translator_tb.sv
    Info (12023): Found entity 1: command_translator_tb File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/command_translator/command_translator_tb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at US_top_level.sv(43): created implicit net for "measure_pulse" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 43
Warning (10236): Verilog HDL Implicit Net warning at integration_top_level.sv(92): created implicit net for "command" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv Line: 92
Warning (10236): Verilog HDL Implicit Net warning at integration_top_level.sv(93): created implicit net for "valid" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv Line: 93
Warning (10236): Verilog HDL Implicit Net warning at integration_top_level.sv(94): created implicit net for "ascii_out" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv Line: 94
Warning (10236): Verilog HDL Implicit Net warning at integration_top_level.sv(95): created implicit net for "ready" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv Line: 95
Critical Warning (10846): Verilog HDL Instantiation warning at US_top_level.sv(55): instance has no name File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 55
Critical Warning (10846): Verilog HDL Instantiation warning at top_level.sv(297): instance has no name File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/top_level.sv Line: 297
Info (12127): Elaborating entity "US_top_level" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at US_top_level.sv(31): truncated value with size 32 to match size of target (24) File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 31
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:init_PLL" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 21
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:init_PLL|altpll:altpll_component" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "PLL:init_PLL|altpll:altpll_component" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/PLL.v Line: 104
Info (12133): Instantiated megafunction "PLL:init_PLL|altpll:altpll_component" with the following parameter: File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:init_PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sensor_driver" for hierarchy "sensor_driver:u0" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 47
Info (12128): Elaborating entity "oned_convolution_filt" for hierarchy "oned_convolution_filt:comb_108" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 55
Warning (10230): Verilog HDL assignment warning at oned_convolution_filt.sv(55): truncated value with size 32 to match size of target (8) File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at oned_convolution_filt.sv(30): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 30
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 8
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oned_convolution_filt:comb_108|Div0" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sensor_driver:u0|Mult0" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oned_convolution_filt:comb_108|Mod0" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 51
Info (12130): Elaborated megafunction instantiation "oned_convolution_filt:comb_108|lpm_divide:Div0" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 55
Info (12133): Instantiated megafunction "oned_convolution_filt:comb_108|lpm_divide:Div0" with the following parameter: File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_divide_4jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/alt_u_div_c7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "sensor_driver:u0|lpm_mult:Mult0" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv Line: 111
Info (12133): Instantiated megafunction "sensor_driver:u0|lpm_mult:Mult0" with the following parameter: File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv Line: 111
    Info (12134): Parameter "LPM_WIDTHA" = "22"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ngt.tdf
    Info (12023): Found entity 1: mult_ngt File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/mult_ngt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "oned_convolution_filt:comb_108|lpm_divide:Mod0" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 51
Info (12133): Instantiated megafunction "oned_convolution_filt:comb_108|lpm_divide:Mod0" with the following parameter: File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uoo.tdf
    Info (12023): Found entity 1: lpm_divide_uoo File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_divide_uoo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/abs_divider_mbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf
    Info (12023): Found entity 1: lpm_abs_4v9 File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_abs_4v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/lpm_abs_i0a.tdf Line: 25
Info (13014): Ignored 34 buffer(s)
    Info (13016): Ignored 7 CARRY_SUM buffer(s)
    Info (13019): Ignored 27 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[35]" and its non-tri-state driver. File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[35]~synth" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 3
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "oned_convolution_filt:comb_108|lpm_divide:Mod0|lpm_divide_uoo:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_31_result_int[0]~16" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/db/alt_u_div_a7f.tdf Line: 152
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "char_display" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "vga_scaled" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "vga_scaled_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "vga_scaled_avalon_st_adapter_channel_adapter_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/output_files/VerilogCam.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv Line: 4
Info (21057): Implemented 1335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 1281 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4850 megabytes
    Info: Processing ended: Tue Oct 15 16:01:13 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/output_files/VerilogCam.map.smsg.


