# Mips Pipeline

Pipeline registers go between stages of the main CPU.

They hold information from the previous cycle.


# Pipeline operation

Cycle-by-cycle flow of instructiosn through the pipelined datapath

 - "Single-clock-cycle" pipeline diagram
  - Shows pipeline usage in a single cycle. Highlight resources used

 - "Multi-clock-cycle" diagram
    - Graph of operations over time