{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 17:05:18 2014 " "Info: Processing started: Thu Jan 23 17:05:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g09_lab1 -c g09_lab1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g09_lab1 -c g09_lab1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g09_comp7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g09_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g09_comp7 " "Info: Found entity 1: g09_comp7" {  } { { "g09_comp7.bdf" "" { Schematic "//campus.mcgill.ca/EMF/ELE/rchaga2/Desktop/Lab 1/g09_comp7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g09_lab1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g09_lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g09_lab1 " "Info: Found entity 1: g09_lab1" {  } { { "g09_lab1.bdf" "" { Schematic "//campus.mcgill.ca/EMF/ELE/rchaga2/Desktop/Lab 1/g09_lab1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g09_lab1_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g09_lab1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g09_Seconds_to_Days-addition " "Info: Found design unit 1: g09_Seconds_to_Days-addition" {  } { { "g09_lab1_vhdl.vhd" "" { Text "//campus.mcgill.ca/EMF/ELE/rchaga2/Desktop/Lab 1/g09_lab1_vhdl.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g09_Seconds_to_Days " "Info: Found entity 1: g09_Seconds_to_Days" {  } { { "g09_lab1_vhdl.vhd" "" { Text "//campus.mcgill.ca/EMF/ELE/rchaga2/Desktop/Lab 1/g09_lab1_vhdl.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g09_lab1_daysfraction.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g09_lab1_daysfraction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g09_lab1_daysfraction " "Info: Found entity 1: g09_lab1_daysfraction" {  } { { "g09_lab1_daysfraction.bdf" "" { Schematic "//campus.mcgill.ca/EMF/ELE/rchaga2/Desktop/Lab 1/g09_lab1_daysfraction.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g09_lab1 " "Info: Elaborating entity \"g09_lab1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g09_comp7 g09_comp7:inst " "Info: Elaborating entity \"g09_comp7\" for hierarchy \"g09_comp7:inst\"" {  } { { "g09_lab1.bdf" "inst" { Schematic "//campus.mcgill.ca/EMF/ELE/rchaga2/Desktop/Lab 1/g09_lab1.bdf" { { 144 288 408 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 17:05:20 2014 " "Info: Processing ended: Thu Jan 23 17:05:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
