Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sun Apr  7 17:13:50 2019
| Host             : home running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
| Design           : System_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.987        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.834        |
| Device Static (W)        | 0.153        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.1         |
| Junction Temperature (C) | 47.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |       12 |       --- |             --- |
| Slice Logic              |     0.004 |     2476 |       --- |             --- |
|   LUT as Logic           |     0.004 |      881 |     53200 |            1.66 |
|   CARRY4                 |    <0.001 |      103 |     13300 |            0.77 |
|   Register               |    <0.001 |      929 |    106400 |            0.87 |
|   F7/F8 Muxes            |    <0.001 |       27 |     53200 |            0.05 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |    <0.001 |      328 |       --- |             --- |
| Signals                  |     0.003 |     1611 |       --- |             --- |
| Block RAM                |     0.002 |        3 |       140 |            2.14 |
| MMCM                     |     0.113 |        1 |         4 |           25.00 |
| PLL                      |     0.135 |        1 |         4 |           25.00 |
| I/O                      |     0.165 |       21 |       125 |           16.80 |
| PS7                      |     1.400 |        1 |       --- |             --- |
| Static Power             |     0.153 |          |           |                 |
| Total                    |     1.987 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.041 |      0.017 |
| Vccaux    |       1.800 |     0.162 |       0.146 |      0.016 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.752 |       0.718 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+------------------------------------------------------------+-----------------+
| Clock               | Domain                                                     | Constraint (ns) |
+---------------------+------------------------------------------------------------+-----------------+
| CLKFBIN             | System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN               |            13.5 |
| CLKFBIN_1           | System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            13.5 |
| CLK_OUT_5x_hdmi_clk | System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk   |             2.7 |
| PixelClkIO          | System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |            13.5 |
| PixelClk_int        | System_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1]    |            13.5 |
| SerialClkIO         | System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             2.7 |
| clk_fpga_0          | System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]  |            10.0 |
| clk_fpga_1          | System_i/processing_system7_0/inst/FCLK_CLK1               |             5.0 |
| clk_fpga_1          | System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]  |             5.0 |
| hdmi_rx_clk_p       | hdmi_rx_clk_p                                              |            13.5 |
+---------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| System_wrapper                                           |     1.834 |
|   System_i                                               |     1.834 |
|     RGB_to_Gray_0                                        |     0.001 |
|       inst                                               |     0.001 |
|     Shift_register_0                                     |    <0.001 |
|       inst                                               |    <0.001 |
|     Shift_register_1                                     |    <0.001 |
|       inst                                               |    <0.001 |
|     Shift_register_2                                     |    <0.001 |
|       inst                                               |    <0.001 |
|     VCC                                                  |     0.000 |
|     Video_Processing_Sys_0                               |    <0.001 |
|       inst                                               |    <0.001 |
|     dvi2rgb_0                                            |     0.153 |
|       U0                                                 |     0.153 |
|         DataDecoders[0].DecoderX                         |     0.012 |
|           ChannelBondX                                   |    <0.001 |
|             pFIFO_reg_0_31_0_5                           |    <0.001 |
|             pFIFO_reg_0_31_6_9                           |    <0.001 |
|           InputSERDES_X                                  |     0.010 |
|           PhaseAlignX                                    |    <0.001 |
|           SyncBaseOvf                                    |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|           SyncBaseRst                                    |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|         DataDecoders[1].DecoderX                         |     0.012 |
|           ChannelBondX                                   |    <0.001 |
|             pFIFO_reg_0_31_0_5                           |    <0.001 |
|             pFIFO_reg_0_31_6_9                           |    <0.001 |
|           InputSERDES_X                                  |     0.010 |
|           PhaseAlignX                                    |    <0.001 |
|           SyncBaseOvf                                    |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|           SyncBaseRst                                    |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|         DataDecoders[2].DecoderX                         |     0.012 |
|           ChannelBondX                                   |    <0.001 |
|             pFIFO_reg_0_31_0_5                           |    <0.001 |
|             pFIFO_reg_0_31_6_9                           |    <0.001 |
|           InputSERDES_X                                  |     0.010 |
|           PhaseAlignX                                    |    <0.001 |
|           SyncBaseOvf                                    |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|           SyncBaseRst                                    |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                      |    <0.001 |
|         GenerateDDC.DDC_EEPROM                           |     0.002 |
|           I2C_SlaveController                            |     0.002 |
|             GlitchF_SCL                                  |    <0.001 |
|             GlitchF_SDA                                  |    <0.001 |
|             SyncSCL                                      |    <0.001 |
|             SyncSDA                                      |    <0.001 |
|         LockLostReset                                    |    <0.001 |
|           SyncAsyncx                                     |    <0.001 |
|         TMDS_ClockingX                                   |     0.115 |
|           LockLostReset                                  |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|           MMCM_LockSync                                  |    <0.001 |
|           RdyLostReset                                   |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|     fifo_1280_0                                          |     0.001 |
|       U0                                                 |     0.001 |
|         inst_fifo_gen                                    |     0.001 |
|           gconvfifo.rf                                   |     0.001 |
|             grf.rf                                       |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                 grss.rsts                                |    <0.001 |
|                   c1                                     |    <0.001 |
|                   c2                                     |    <0.001 |
|                 rpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                 gwss.gpf.wrpf                            |    <0.001 |
|                 gwss.wsts                                |    <0.001 |
|                   c0                                     |    <0.001 |
|                   c1                                     |    <0.001 |
|                 wpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                   inst_blk_mem_gen                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                       valid.cstr                         |    <0.001 |
|                         ramloop[0].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|     fifo_1280_1                                          |     0.001 |
|       U0                                                 |     0.001 |
|         inst_fifo_gen                                    |     0.001 |
|           gconvfifo.rf                                   |     0.001 |
|             grf.rf                                       |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                 grss.rsts                                |    <0.001 |
|                   c1                                     |    <0.001 |
|                   c2                                     |    <0.001 |
|                 rpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                 gwss.gpf.wrpf                            |    <0.001 |
|                 gwss.wsts                                |    <0.001 |
|                   c0                                     |    <0.001 |
|                   c1                                     |    <0.001 |
|                 wpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                   inst_blk_mem_gen                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                       valid.cstr                         |    <0.001 |
|                         ramloop[0].ram.r                 |    <0.001 |
|                           prim_noinit.ram                |    <0.001 |
|     fifo_1280_2                                          |     0.002 |
|       U0                                                 |     0.002 |
|         inst_fifo_gen                                    |     0.002 |
|           gconvfifo.rf                                   |     0.002 |
|             grf.rf                                       |     0.002 |
|               gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                 grss.rsts                                |    <0.001 |
|                   c1                                     |    <0.001 |
|                   c2                                     |    <0.001 |
|                 rpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                 gwss.gpf.wrpf                            |    <0.001 |
|                 gwss.wsts                                |    <0.001 |
|                   c0                                     |    <0.001 |
|                   c1                                     |    <0.001 |
|                 wpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                      |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                 |     0.001 |
|                   inst_blk_mem_gen                       |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|                       valid.cstr                         |     0.001 |
|                         ramloop[0].ram.r                 |     0.001 |
|                           prim_noinit.ram                |     0.001 |
|     processing_system7_0                                 |     1.401 |
|       inst                                               |     1.401 |
|     rgb2dvi_0                                            |     0.275 |
|       U0                                                 |     0.275 |
|         ClockGenInternal.ClockGenX                       |     0.135 |
|           LockLostReset                                  |    <0.001 |
|             SyncAsyncx                                   |    <0.001 |
|           PLL_LockSyncAsync                              |    <0.001 |
|         ClockSerializer                                  |     0.034 |
|         DataEncoders[0].DataEncoder                      |     0.001 |
|         DataEncoders[0].DataSerializer                   |     0.034 |
|         DataEncoders[1].DataEncoder                      |     0.002 |
|         DataEncoders[1].DataSerializer                   |     0.034 |
|         DataEncoders[2].DataEncoder                      |     0.001 |
|         DataEncoders[2].DataSerializer                   |     0.034 |
|         LockLostReset                                    |    <0.001 |
|           SyncAsyncx                                     |    <0.001 |
|   hdmi_rx_ddc_scl_iobuf                                  |     0.000 |
|   hdmi_rx_ddc_sda_iobuf                                  |     0.000 |
+----------------------------------------------------------+-----------+


