# 2-Way-Set-Associative-Cache-Design
A 2-way set associative cache with eight 32-byte blocks using Verilog on ModelSim.
