#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 30 19:21:50 2022
# Process ID: 170729
# Current directory: /home/btech/cs1211010/assign_2/assign_2.runs/synth_1
# Command line: vivado -log final_map.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source final_map.tcl
# Log file: /home/btech/cs1211010/assign_2/assign_2.runs/synth_1/final_map.vds
# Journal file: /home/btech/cs1211010/assign_2/assign_2.runs/synth_1/vivado.jou
# Running On: dhd, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 12, Host memory: 33337 MB
#-----------------------------------------------------------
source final_map.tcl -notrace
Command: synth_design -top final_map -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 170755
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.992 ; gain = 0.000 ; free physical = 23279 ; free virtual = 41866
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'final_map' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/final_map.vhd:58]
INFO: [Synth 8-3491] module 'stpwatch' declared at '/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/stpwatch.vhd:35' bound to instance 'Q1' of component 'stpwatch' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/final_map.vhd:110]
INFO: [Synth 8-638] synthesizing module 'stpwatch' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/stpwatch.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'stpwatch' (0#1) [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/stpwatch.vhd:63]
INFO: [Synth 8-3491] module 'display' declared at '/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/display.vhd:36' bound to instance 'Q2' of component 'display' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/final_map.vhd:111]
INFO: [Synth 8-638] synthesizing module 'display' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/display.vhd:71]
INFO: [Synth 8-3491] module 'timer' declared at '/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/tim_ckt.vhd:4' bound to instance 'T1' of component 'timer' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/display.vhd:130]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/tim_ckt.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/tim_ckt.vhd:17]
INFO: [Synth 8-3491] module 'mux_gate' declared at '/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/mux_gate.vhd:34' bound to instance 'U1' of component 'mux_gate' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/display.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mux_gate' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/mux_gate.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'mux_gate' (0#1) [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/mux_gate.vhd:61]
INFO: [Synth 8-3491] module 'led_to_bcd' declared at '/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/led_to_bcd.vhd:34' bound to instance 'H1' of component 'led_to_bcd' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/display.vhd:132]
INFO: [Synth 8-638] synthesizing module 'led_to_bcd' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/led_to_bcd.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'led_to_bcd' (0#1) [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/led_to_bcd.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display' (0#1) [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/display.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'final_map' (0#1) [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/final_map.vhd:58]
WARNING: [Synth 8-7129] Port reset in module timer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.992 ; gain = 0.000 ; free physical = 24314 ; free virtual = 42901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.992 ; gain = 0.000 ; free physical = 24378 ; free virtual = 42966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.992 ; gain = 0.000 ; free physical = 24378 ; free virtual = 42966
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.992 ; gain = 0.000 ; free physical = 24374 ; free virtual = 42962
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/btech/cs1211010/assign_2/assign_2.srcs/constrs_1/imports/Downloads/basys3.xdc]
Finished Parsing XDC File [/home/btech/cs1211010/assign_2/assign_2.srcs/constrs_1/imports/Downloads/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/btech/cs1211010/assign_2/assign_2.srcs/constrs_1/imports/Downloads/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_map_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_map_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.023 ; gain = 0.000 ; free physical = 24287 ; free virtual = 42875
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.023 ; gain = 0.000 ; free physical = 24287 ; free virtual = 42875
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24340 ; free virtual = 42924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24340 ; free virtual = 42924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24340 ; free virtual = 42924
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/tim_ckt.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'M0_reg' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/tim_ckt.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'M1_reg' [/home/btech/cs1211010/assign_2/assign_2.srcs/sources_1/imports/vhdfilesgorassign2/tim_ckt.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24335 ; free virtual = 42919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port res2 in module final_map is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24334 ; free virtual = 42921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24217 ; free virtual = 42805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24212 ; free virtual = 42799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |    16|
|5     |LUT3   |     7|
|6     |LUT4   |    21|
|7     |LUT5   |     5|
|8     |LUT6   |    21|
|9     |FDCE   |    16|
|10    |FDRE   |    46|
|11    |LDCP   |     2|
|12    |LDP    |     1|
|13    |IBUF   |     5|
|14    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24211 ; free virtual = 42798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2675.023 ; gain = 0.000 ; free physical = 24261 ; free virtual = 42849
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24261 ; free virtual = 42849
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.023 ; gain = 0.000 ; free physical = 24357 ; free virtual = 42945
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.023 ; gain = 0.000 ; free physical = 24299 ; free virtual = 42886
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: 63fd0fb0
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2675.023 ; gain = 64.031 ; free physical = 24507 ; free virtual = 43095
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1211010/assign_2/assign_2.runs/synth_1/final_map.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file final_map_utilization_synth.rpt -pb final_map_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 19:22:07 2022...
