## Logic Gates in Verilog Using NAND as the primitive gate

Compile Example(OR Gate) <br> 
`iverilog -o or_gate or_gate.v or_gate_tb.v not_gate.v and_gate.v` <br> 

Run Example(OR Gate) <br> 
`./or_gate` or `vvp or_gate` <br> 


