[1] N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki,
“Reactive NUCA: Near-Optimal Block Placement and Replication in Distributed Caches,” in Proceedings of the 36th
Annual International Symposium on Computer Architecture
(ISCA), Jun. 2009, pp. 184-195.

[2] M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee,
D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and
B. Falsafi, “Clearing the Clouds: A Study of Emerging ScaleOut Workloads on Modern Hardware,” in Proceedings of the
17th International Conference on Architectural Support for
Programming Languages and Operating Systems (ASPLOS),
Mar. 2012, pp. 37-48.

[3] N. Hardavellas, I. Pandis, R. Johnson, N. G. Mancheril,
A. Ailamaki, and B. Falsafi, “Database Servers on Chip Multiprocessors: Limitations and Opportunities,” in Proceedings
of the 3rd Biennial Conference on Innovative Data Systems
Research (CIDR), Jan. 2007, pp. 79-87.

[4] P. Lotfi-Kamran, B. Grot, and B. Falsafi, “NOC-Out: Microarchitecting a Scale-Out Processor,’ in Proceedings of
the 45th Annual IEEE/ACM International Symposium on
Microarchitecture (MICRO), Dec. 2012, pp. 177-187.

[5] T. Krishna, C.-H. O. Chen, W. C. Kwon, and L.-S. Peh,
“Breaking the On-chip Latency Barrier Using SMART,’
in Proceedings of the 19th IEEE International Symposium
on High-Performance Computer Architecture (HPCA), Feb.
2013, pp. 378-389.

[6] C.-H. O. Chen, S. Park, T. Krishna, S. Subramanian, A. P.
Chandrakasan, and L.-S. Peh, “SMART: A Single-cycle Reconfigurable NoC for SoC Applications,” in Proceedings of
the Conference on Design, Automation and Test in Europe
(DATE), Mar. 2013, pp. 338-343.

[7] V. J. Reddi, B. C. Lee, T. Chilimbi, and K. Vaid, “Web Search
Using Mobile Cores: Quantifying and Mitigating the Price of
Efficiency,” in Proceedings of the 37th Annual International
Symposium on Computer Architecture (ISCA), Jun. 2010, pp.
314-325.

[8] L.-S. Peh and W. J. Dally, “Flit-Reservation Flow Control,”
in Proceedings of the 6th IEEE International Symposium
on High-Performance Computer Architecture (HPCA), Jan.
2000, pp. 73-84.

[9] P. Lotfi-Kamran, M. Modarressi, and H. Sarbazi-Azad, “An
Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors,” IEEE Transactions on Computers, vol. 65, no. 5,
pp. 1656-1662, May 2016.

[10] D. Sanchez and C. Kozyrakis, “The ZCache: Decoupling
Ways and Associativity,” in Proceedings of the 43rd Annual
TEEE/ACM International Symposium on Microarchitecture
(MICRO), Dec. 2010, pp. 187-198.

[11] M. Ferdman, P. Lotfi-Kamran, K. Balet, and B. Falsafi,
“Cuckoo Directory: A Scalable Directory for Many-core Systems,” in Proceedings of the 17th IEEE International Symposium on High-Performance Computer Architecture (HPCA),
Feb. 2011, pp. 169-180.

[12] G. Gerosa, S. Curtis, M. D’Addeo, B. Jiang, B. Kuttanna,
F. Merchant, B. Patel, M. Taufique, and H. Samarchi, “A
Sub-1W to 2W Low-Power IA Processor for Mobile Internet
Devices and Ultra-Mobile PCs in 45nm Hi-K Metal Gate
CMOS,” in Proceedings of the IEEE International Solid-State
Circuits Conference (ISSCC), Feb. 2008, pp. 256-611.

[13] A. Sodani, “Knights Landing (KNL): 2nd Generation
Intel Xeon Phi Processor,’ 2015. [Online]. Available:
http://www.hotchips.org/wp-content/uploads/hc_archives/
he27/HC27.25-Tuesday-Epub/HC27.25.70-Processors-Epub/
HC27.25.710-Knights-Landing-Sodani-Intel.pdf

[14] W. Dally and B. Towles, Principles and Practices of Interconnection Networks, 1st ed. Morgan Kaufmann Publishers
Inc., 2003.

[15] R. Hesse, J. Nicholls, and N. E. Jerger, “Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional
Channels,” in Proceedings of the 6th IEEE/ACM International
Symposium on Networks-on-Chips (NOCS), May 2012, pp.
132-141.

[16] A. Moshovos, G. Memik, B. Falsafi, and A. Choudhary,
“JETTY: Filtering Snoops for Reduced Energy Consumption
in SMP Servers,” in Proceedings of the 7th IEEE International Symposium on High-Performance Computer Architecture (HPCA), Jan. 2001, pp. 85-96.

[17] P. Lotfi-Kamran, M. Ferdman, D. Crisan, and B. Falsafi,
“TurboTag: Lookup Filtering to Reduce Coherence Directory
Power,” in Proceedings of the 16th ACM/EEE International
Symposium on Low Power Electronics and Design (ISLPED),
Aug. 2010, pp. 377-382.

[18] P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, O. Kocberber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. Ozer, and
B. Falsafi, “Scale-Out Processors,” in Proceedings of the 39th
Annual International Symposium on Computer Architecture
(ISCA), Jun. 2012, pp. 500-511.

[19] B. Grot, D. Hardy, P. Lotfi-Kamran, B. Falsafi, C. Nicopoulos,
and Y. Sazeides, “Optimizing Data-Center TCO with ScaleOut Processors,” IEEE Micro, vol. 32, no. 5, pp. 52-63, Sep.
2012.

[20] J. D. Balfour and W. J. Dally, “Design Tradeoffs for Tiled
CMP On-Chip Networks,” in Proceedings of the 20th Annual
ACM International Conference on Supercomputing (ICS),
Jun. 2006, pp. 187-198.

[21] “International Technology Roadmap for Semiconductors
(TRS), 2011 Edition.” [Online]. Available: http://www. itrs2.
net/2011-itrs.html

[22] Cc. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller,
A. Agarwal, L.-S. Peh, and V. Stojanovic, “DSENT - A Tool
Connecting Emerging Photonics with Electronics for OptoElectronic Networks-on-Chip Modeling,” in Proceedings of
the 6th IEEE/ACM International Symposium on Networkson-Chip (NOCS), May 2012, pp. 201-210.

[23] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi,
“Optimizing NUCA Organizations and Wiring Alternatives
for Large Caches with CACTI 6.0,” in Proceedings of the 40th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2007, pp. 3-14.

[24] J. Turley, “Cortex-A15 ”Eagle” Flies the Coop,” Microprocessor Report, vol. 24, no. 11, pp. 1-11, Nov. 2010.

[25] CloudSuite, http://cloudsuite.ch.
[26] Flexus, http://parsa.epfl.ch/simflex/flexus.html.

[27] N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour,
B. Towles, J. Kim, and W. J. Dally, “A Detailed and Flexible
Cycle-Accurate Network-on-Chip Simulator,” in Proceedings
of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Apr. 2013, pp. 86-96.

[28] T. F. Wenisch, R. E. Wunderlich, M. Ferdman, A. Ailamaki,
B. Falsafi, and J. C. Hoe, “SimFlex: Statistical Sampling of
Computer System Simulation,” IEEE Micro, vol. 26, no. 4,
pp. 18-31, July-August 2006.

[29] A. Kumar, P. Kundu, A. P. Singh, L.-S. Peh, and N. K. Jha,
“A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel
Switch Allocator in 65nm CMOS,” in Proceedings of the 25th
International Conference on Computer Design (ICCD), Oct.
2007, pp. 63-70.

[30] R. Kumar, V. Zyuban, and D. M. Tullsen, “Interconnections in
Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling,” in Proceedings of the 32nd Annual
International Symposium on Computer Architecture (ISCA),
Nov. 2005, pp. 408-419.

[31] B. K. Daya, C.-H. O. Chen, S. Subramanian, W.-C. Kwon,
S. Park, T. Krishna, J. Holt, A. P. Chandrakasan, and L.-S.
Peh, “SCORPIO: A 36-core Research Chip Demonstrating
Snoopy Coherence on a Scalable Mesh NoC with In-network
Ordering,” in Proceeding of the 41st Annual International
Symposium on Computer Architecuture (ISCA), Nov. 2014,
pp. 25-36.

[32] J. Kim, J. Balfour, and W. Dally, “Flattened Butterfly Topology for On-Chip Networks,” in Proceedings of the 40th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2007, pp. 172-182.

[33] A. Jain, R. Parikh, and V. Bertacco, “High-Radix On-chip
Networks with Low-Radix Routers,” in Proceedings of the
TEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2014, pp. 289-294.

[34] B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu, “Express
Cube Topologies for On-Chip Interconnects,’ in Proceedings of the 15th IEEE International Symposium on HighPerformance Computer Architecture (HPCA), Feb. 2009, pp.
163-174.

[35] M. M. Kim, J. D. Davis, M. Oskin, and T. Austin, “Polymorphic On-Chip Networks,” in Proceedings of the 35th Annual
International Symposium on Computer Architecture (ISCA),
Nov. 2008, pp. 101-112.

[36] H. Yang, J. Tripathi, N. E. Jerger, and D. Gibson, “Dodec:
Random-Link, Low-Radix On-Chip Networks,” in Proceedings of the 47th Annual IEEE/ACM International Symposium
on Microarchitecture (MICRO), Dec. 2014, pp. 496-508.

[37] U. Y. Ogras and R. Marculescu, “It’s a Small World After
All”: Noc Performance Optimization via Long-range Link
Insertion,” IEEE Transactions on Very Large Scale Integration
(VLSI) Systems, vol. 14, no. 7, pp. 693-706, Jul. 2006.

[38] M. Modarressi, A. Tavakkol, and H. Sarbazi-Azad,
“Application-Aware Topology Reconfiguration for OnChip Networks,” IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, vol. 19, no. 11, pp. 2010-2022,
Nov. 2011.

[39] P. Gratz, B. Grot, and S. W. Keckler, “Regional Congestion
Awareness for Load Balance in Networks-on-Chip,” in Proceedings of the 14th IEEE International Symposium on HighPerformance Computer Architecture (HPCA), Feb. 2008, pp.
203-214.

[40] P. Lotfi-Kamran, A.-M. Rahmani, M. Daneshtalab, A. AfzaliKusha, and Z. Navabi, “EDXY - A Low Cost CongestionAware Routing Algorithm for Network-on-Chips,” Journal of
Systems Architecture, vol. 56, no. 7, pp. 256-264, Jul. 2010.

[41] S. Ma, N. E. Jerger, and Z. Wang, “DBAR: An Efficient
Routing Algorithm to Support Multiple Concurrent Applications in Networks-on-chip,” in Proceedings of the 38th Annual
International Symposium on Computer Architecture (ISCA),
Jun. 2011, pp. 413-424.

[42] B. Fu, Y. Han, J. Ma, H. Li, and X. Li, “An Abacus Turn
Model for Time/Space-efficient Reconfigurable Routing,” in
Proceedings of the 38th Annual International Symposium on
Computer Architecture (ISCA), Nov. 2011, pp. 259-270.

[43] P. Lotfi-Kamran, “Per-Packet Global Congestion Estimation
for Fast Packet Delivery in Networks-on-Chip,” The Journal
of Supercomputing, vol. 71, no. 9, pp. 3419-3439, Sep. 2015.

[44] M. A. Kinsy, M. H. Cho, T. Wen, E. Suh, M. van Dijk,
and S. Devadas, “Application-aware Deadlock-free Oblivious
Routing,” in Proceedings of the 36th Annual International
Symposium on Computer Architecture (ISCA), Nov. 2009, pp.
208-219.

[45] R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, “Argia:
Exploiting Packet Latency Slack in On-chip Networks,” in
Proceedings of the 37th Annual International Symposium on
Computer Architecture (ISCA), Nov. 2010, pp. 106-116.

[46] J. W. Lee, M. C. Ng, and K. Asanovic, “GloballySynchronized Frames for Guaranteed Quality-of-Service in
On-Chip Networks,” in Proceedings of the 35th Annual
International Symposium on Computer Architecture (ISCA),
Nov. 2008, pp. 89-100.

[47] R. Das, O. Mutlu, T. Moscibroda, and C. R. Das,
“Application-aware Prioritization Mechanisms for On-chip
Networks,” in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec.
2009, pp. 280-291.

[48] E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny,
“The Power of Priority: NoC Based Distributed Cache Coherency,” in Proceedings of the Ist IEEE/ACM International
Symposium on Networks-on-Chip (NOCS), May 2007, pp.
117-126.

[49] H. Matsutani, M. Koibuchi, H. Amano, and T. Yoshinaga,
“Prediction Router: Yet Another Low Latency On-Chip
Router Architecture,” in Proceedings of the 15th IEEE International Symposium on High-Performance Computer Architecture (HPCA), Feb. 2009, pp. 367-378.

[50] G. Michelogiannakis, N. Jiang, D. Becker, and W. J.
Dally, “Packet Chaining: Efficient Single-cycle Allocation
for On-chip Networks,” in Proceedings of the 44th Annual
IEEE/ACM International Symposium on Microarchitecture
(MICRO), Dec. 2011, pp. 83-94.

[51] C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S.
Yousif, and C. R. Das, “ViChaR: A Dynamic Virtual Channel
Regulator for Network-on-Chip Routers,” in Proceedings of
the 39th Annual IEEE/ACM International Symposium on
Microarchitecture (MICRO), Dec. 2006, pp. 333-346.

[52] Y. Xu, B. Zhao, Y. Zhang, and J. Yang, “Simple virtual channel allocation for high throughput and high frequency on-chip
routers,” in Proceeding of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA),
Jan. 2010, pp. 1-11.

[53] R. Das, A. K. Mishra, C. Nicopoulos, D. Park, V. Narayanan,
R. Iyer, M. S. Yousif, and C. R. Das, “Performance and
power optimization through data compression in Networkon-Chip architectures,’ in Proceedings of the 14th IEEE
International Symposium on High-Performance Computer
Architecture (HIPCA), Feb. 2008, pp. 215-225.

[54] A. K. Mishra, N. Vijaykrishnan, and C. R. Das, “A Case
for Heterogeneous On-chip Interconnects for CMPs,” in Proceedings of the 38th Annual International Symposium on
Computer Architecture (ISCA), Nov. 2011, pp. 389-400.

[55] S. H. Seyyedaghaei Rezaei, A. Mazloumi, M. Modarressi,
and P. Lotfi-Kamran, “Dynamic Resource Sharing for HighPerformance 3-D Networks-on-Chip,’ IEEE Computer Architecture Letters, vol. 15, no. 1, pp. 5-8, Jan. 2016.

[56] R. Mullins, A. West, and S. Moore, “Low-Latency VirtualChannel Routers for On-Chip Networks,” in Proceedings
of the 31st Annual International Symposium on Computer
Architecture (ISCA), Nov. 2004, pp. 188-197.

[57] A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, “Express
Virtual Channels: Towards the Ideal Interconnection Fabric,”
in Proceedings of the 34th Annual International Symposium
on Computer Architecture (ISCA), Jun. 2007, pp. 150-161.

[58] A. Kumar, L.-S. Peh, and N. K. Jha, “Token Flow Control,”
in Proceedings of the 41st Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO), Nov. 2008, pp.
342-353.

[59] M. Ahn and E. J. Kim, “Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks,” in Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2010, pp. 399-408.

[60] T. Moscibroda and O. Mutlu, “A Case for Bufferless Routing
in On-Chip Networks,” in Proceedings of the 36th Annual
International Symposium on Computer Architecture (ISCA),
Jun. 2009, pp. 196-207.

[61] M. Hayenga, N. E. Jerger, and M. Lipasti, “SCARAB: A
Single Cycle Adaptive Routing and Bufferless Network,” in
Proceedings of the 42nd Annual IEEE/ACM International
Symposium on Microarchitecture (MICRO), Dec. 2009, pp.
244-254.

[62] A. Abousamra, A. K. Jones, and R. Melhem, “Proactive
Circuit Allocation in Multiplane NoCs,” in Proceedings of
the 50th Annual Design Automation Conference (DAC), Jun.
2013, pp. 35:1-35:10.

[63] R. A. Stefan, A. Molnos, and K. Goossens, “dAElite: A TDM
NoC Supporting QoS, Multicast, and Fast Connection SetUp,” IEEE Transactions on Computers, vol. 63, no. 3, pp.
583-594, Mar. 2014.