
2021-Firmware-Bootcamp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036fc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080037bc  080037bc  000137bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037fc  080037fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080037fc  080037fc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037fc  080037fc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037fc  080037fc  000137fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003800  08003800  00013800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003804  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  2000000c  08003810  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08003810  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ecaa  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fda  00000000  00000000  0002ecde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00030cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc8  00000000  00000000  00031a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c67  00000000  00000000  00032730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011158  00000000  00000000  0004c397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096c13  00000000  00000000  0005d4ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f4102  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030b8  00000000  00000000  000f4154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080037a4 	.word	0x080037a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080037a4 	.word	0x080037a4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b08b      	sub	sp, #44	; 0x2c
 8000224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000226:	2414      	movs	r4, #20
 8000228:	193b      	adds	r3, r7, r4
 800022a:	0018      	movs	r0, r3
 800022c:	2314      	movs	r3, #20
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f003 faaf 	bl	8003794 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000236:	4b41      	ldr	r3, [pc, #260]	; (800033c <MX_GPIO_Init+0x11c>)
 8000238:	695a      	ldr	r2, [r3, #20]
 800023a:	4b40      	ldr	r3, [pc, #256]	; (800033c <MX_GPIO_Init+0x11c>)
 800023c:	2180      	movs	r1, #128	; 0x80
 800023e:	0309      	lsls	r1, r1, #12
 8000240:	430a      	orrs	r2, r1
 8000242:	615a      	str	r2, [r3, #20]
 8000244:	4b3d      	ldr	r3, [pc, #244]	; (800033c <MX_GPIO_Init+0x11c>)
 8000246:	695a      	ldr	r2, [r3, #20]
 8000248:	2380      	movs	r3, #128	; 0x80
 800024a:	031b      	lsls	r3, r3, #12
 800024c:	4013      	ands	r3, r2
 800024e:	613b      	str	r3, [r7, #16]
 8000250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000252:	4b3a      	ldr	r3, [pc, #232]	; (800033c <MX_GPIO_Init+0x11c>)
 8000254:	695a      	ldr	r2, [r3, #20]
 8000256:	4b39      	ldr	r3, [pc, #228]	; (800033c <MX_GPIO_Init+0x11c>)
 8000258:	2180      	movs	r1, #128	; 0x80
 800025a:	03c9      	lsls	r1, r1, #15
 800025c:	430a      	orrs	r2, r1
 800025e:	615a      	str	r2, [r3, #20]
 8000260:	4b36      	ldr	r3, [pc, #216]	; (800033c <MX_GPIO_Init+0x11c>)
 8000262:	695a      	ldr	r2, [r3, #20]
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	03db      	lsls	r3, r3, #15
 8000268:	4013      	ands	r3, r2
 800026a:	60fb      	str	r3, [r7, #12]
 800026c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800026e:	4b33      	ldr	r3, [pc, #204]	; (800033c <MX_GPIO_Init+0x11c>)
 8000270:	695a      	ldr	r2, [r3, #20]
 8000272:	4b32      	ldr	r3, [pc, #200]	; (800033c <MX_GPIO_Init+0x11c>)
 8000274:	2180      	movs	r1, #128	; 0x80
 8000276:	0289      	lsls	r1, r1, #10
 8000278:	430a      	orrs	r2, r1
 800027a:	615a      	str	r2, [r3, #20]
 800027c:	4b2f      	ldr	r3, [pc, #188]	; (800033c <MX_GPIO_Init+0x11c>)
 800027e:	695a      	ldr	r2, [r3, #20]
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	029b      	lsls	r3, r3, #10
 8000284:	4013      	ands	r3, r2
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800028a:	4b2c      	ldr	r3, [pc, #176]	; (800033c <MX_GPIO_Init+0x11c>)
 800028c:	695a      	ldr	r2, [r3, #20]
 800028e:	4b2b      	ldr	r3, [pc, #172]	; (800033c <MX_GPIO_Init+0x11c>)
 8000290:	2180      	movs	r1, #128	; 0x80
 8000292:	02c9      	lsls	r1, r1, #11
 8000294:	430a      	orrs	r2, r1
 8000296:	615a      	str	r2, [r3, #20]
 8000298:	4b28      	ldr	r3, [pc, #160]	; (800033c <MX_GPIO_Init+0x11c>)
 800029a:	695a      	ldr	r2, [r3, #20]
 800029c:	2380      	movs	r3, #128	; 0x80
 800029e:	02db      	lsls	r3, r3, #11
 80002a0:	4013      	ands	r3, r2
 80002a2:	607b      	str	r3, [r7, #4]
 80002a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002a6:	2390      	movs	r3, #144	; 0x90
 80002a8:	05db      	lsls	r3, r3, #23
 80002aa:	2200      	movs	r2, #0
 80002ac:	2120      	movs	r1, #32
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fe80 	bl	8000fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80002b4:	2380      	movs	r3, #128	; 0x80
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	4821      	ldr	r0, [pc, #132]	; (8000340 <MX_GPIO_Init+0x120>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	0019      	movs	r1, r3
 80002be:	f000 fe79 	bl	8000fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002c2:	193b      	adds	r3, r7, r4
 80002c4:	2280      	movs	r2, #128	; 0x80
 80002c6:	0192      	lsls	r2, r2, #6
 80002c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002ca:	193b      	adds	r3, r7, r4
 80002cc:	2284      	movs	r2, #132	; 0x84
 80002ce:	0392      	lsls	r2, r2, #14
 80002d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	2200      	movs	r2, #0
 80002d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	4a1a      	ldr	r2, [pc, #104]	; (8000344 <MX_GPIO_Init+0x124>)
 80002dc:	0019      	movs	r1, r3
 80002de:	0010      	movs	r0, r2
 80002e0:	f000 fcf0 	bl	8000cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	2220      	movs	r2, #32
 80002e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ea:	193b      	adds	r3, r7, r4
 80002ec:	2201      	movs	r2, #1
 80002ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f6:	193b      	adds	r3, r7, r4
 80002f8:	2200      	movs	r2, #0
 80002fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002fc:	193a      	adds	r2, r7, r4
 80002fe:	2390      	movs	r3, #144	; 0x90
 8000300:	05db      	lsls	r3, r3, #23
 8000302:	0011      	movs	r1, r2
 8000304:	0018      	movs	r0, r3
 8000306:	f000 fcdd 	bl	8000cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800030a:	0021      	movs	r1, r4
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2280      	movs	r2, #128	; 0x80
 8000310:	0052      	lsls	r2, r2, #1
 8000312:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000314:	187b      	adds	r3, r7, r1
 8000316:	2201      	movs	r2, #1
 8000318:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800031a:	187b      	adds	r3, r7, r1
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2200      	movs	r2, #0
 8000324:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000326:	187b      	adds	r3, r7, r1
 8000328:	4a05      	ldr	r2, [pc, #20]	; (8000340 <MX_GPIO_Init+0x120>)
 800032a:	0019      	movs	r1, r3
 800032c:	0010      	movs	r0, r2
 800032e:	f000 fcc9 	bl	8000cc4 <HAL_GPIO_Init>

}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	b00b      	add	sp, #44	; 0x2c
 8000338:	bd90      	pop	{r4, r7, pc}
 800033a:	46c0      	nop			; (mov r8, r8)
 800033c:	40021000 	.word	0x40021000
 8000340:	48000400 	.word	0x48000400
 8000344:	48000800 	.word	0x48000800

08000348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000348:	b5b0      	push	{r4, r5, r7, lr}
 800034a:	b086      	sub	sp, #24
 800034c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
    //Transmit Bytes
    //First byte: 00000001 -> 1
    //Second byte: 1000000 -> 128
    //Third byte: doesn't matter -> 0
    uint8_t tx_data[3] = {1, 128, 0};
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	4a37      	ldr	r2, [pc, #220]	; (8000430 <main+0xe8>)
 8000352:	8811      	ldrh	r1, [r2, #0]
 8000354:	8019      	strh	r1, [r3, #0]
 8000356:	7892      	ldrb	r2, [r2, #2]
 8000358:	709a      	strb	r2, [r3, #2]
    //Receive Bytes
    uint8_t rx_data[3] = {0};
 800035a:	003b      	movs	r3, r7
 800035c:	4a35      	ldr	r2, [pc, #212]	; (8000434 <main+0xec>)
 800035e:	8812      	ldrh	r2, [r2, #0]
 8000360:	801a      	strh	r2, [r3, #0]
 8000362:	2202      	movs	r2, #2
 8000364:	2100      	movs	r1, #0
 8000366:	5499      	strb	r1, [r3, r2]
    const uint8_t mask = 3;
 8000368:	230f      	movs	r3, #15
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	2203      	movs	r2, #3
 800036e:	701a      	strb	r2, [r3, #0]
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000370:	f000 fb6c 	bl	8000a4c <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8000374:	f000 f868 	bl	8000448 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000378:	f7ff ff52 	bl	8000220 <MX_GPIO_Init>
    MX_USART2_UART_Init();
 800037c:	f000 fac0 	bl	8000900 <MX_USART2_UART_Init>
    MX_SPI1_Init();
 8000380:	f000 f8ba 	bl	80004f8 <MX_SPI1_Init>
    MX_TIM1_Init();
 8000384:	f000 f9a8 	bl	80006d8 <MX_TIM1_Init>
    /* USER CODE BEGIN 2 */
    //Status
    HAL_StatusTypeDef hal_status;
    //Pull CS High
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000388:	2380      	movs	r3, #128	; 0x80
 800038a:	005b      	lsls	r3, r3, #1
 800038c:	482a      	ldr	r0, [pc, #168]	; (8000438 <main+0xf0>)
 800038e:	2201      	movs	r2, #1
 8000390:	0019      	movs	r1, r3
 8000392:	f000 fe0f 	bl	8000fb4 <HAL_GPIO_WritePin>
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* USER CODE END WHILE */
	    //Pull CS Low
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000396:	2380      	movs	r3, #128	; 0x80
 8000398:	005b      	lsls	r3, r3, #1
 800039a:	4827      	ldr	r0, [pc, #156]	; (8000438 <main+0xf0>)
 800039c:	2200      	movs	r2, #0
 800039e:	0019      	movs	r1, r3
 80003a0:	f000 fe08 	bl	8000fb4 <HAL_GPIO_WritePin>

	    //Initiate Communication with MCP 3004
	    hal_status = HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, 3, 100);
 80003a4:	250e      	movs	r5, #14
 80003a6:	197c      	adds	r4, r7, r5
 80003a8:	003a      	movs	r2, r7
 80003aa:	1d39      	adds	r1, r7, #4
 80003ac:	4823      	ldr	r0, [pc, #140]	; (800043c <main+0xf4>)
 80003ae:	2364      	movs	r3, #100	; 0x64
 80003b0:	9300      	str	r3, [sp, #0]
 80003b2:	2303      	movs	r3, #3
 80003b4:	f001 fcd2 	bl	8001d5c <HAL_SPI_TransmitReceive>
 80003b8:	0003      	movs	r3, r0
 80003ba:	7023      	strb	r3, [r4, #0]

	    if(hal_status == HAL_OK)
 80003bc:	197b      	adds	r3, r7, r5
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d12a      	bne.n	800041a <main+0xd2>
		    //First byte of received data doesn't matter
		    //First 5 bits (6th one is null) of second byte don't matter
		    //All of third byte matters

		    //Apply a mask (00000011) to just get last 2 bits of second byte
		    secondByte = mask & rx_data[1];
 80003c4:	003b      	movs	r3, r7
 80003c6:	785b      	ldrb	r3, [r3, #1]
 80003c8:	220f      	movs	r2, #15
 80003ca:	18ba      	adds	r2, r7, r2
 80003cc:	7812      	ldrb	r2, [r2, #0]
 80003ce:	4013      	ands	r3, r2
 80003d0:	b2da      	uxtb	r2, r3
 80003d2:	210c      	movs	r1, #12
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	801a      	strh	r2, [r3, #0]
            thirdByte = rx_data[2];
 80003d8:	003b      	movs	r3, r7
 80003da:	789a      	ldrb	r2, [r3, #2]
 80003dc:	200a      	movs	r0, #10
 80003de:	183b      	adds	r3, r7, r0
 80003e0:	801a      	strh	r2, [r3, #0]

		    counts = (secondByte << 8) | thirdByte;
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	881b      	ldrh	r3, [r3, #0]
 80003e6:	021b      	lsls	r3, r3, #8
 80003e8:	b21a      	sxth	r2, r3
 80003ea:	183b      	adds	r3, r7, r0
 80003ec:	2100      	movs	r1, #0
 80003ee:	5e5b      	ldrsh	r3, [r3, r1]
 80003f0:	4313      	orrs	r3, r2
 80003f2:	b21a      	sxth	r2, r3
 80003f4:	2108      	movs	r1, #8
 80003f6:	187b      	adds	r3, r7, r1
 80003f8:	801a      	strh	r2, [r3, #0]
		    //I am a little bit confused on how to convert the
		    //digital value of the ADC to on-ounts
		    //I decided to scale linearly from 3201 to 6270
		    //which should keep the duty cycle between 5% and 10%
		    counts = (counts * 3) + 3201;
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	881b      	ldrh	r3, [r3, #0]
 80003fe:	1c1a      	adds	r2, r3, #0
 8000400:	1892      	adds	r2, r2, r2
 8000402:	18d3      	adds	r3, r2, r3
 8000404:	b29a      	uxth	r2, r3
 8000406:	187b      	adds	r3, r7, r1
 8000408:	480d      	ldr	r0, [pc, #52]	; (8000440 <main+0xf8>)
 800040a:	4684      	mov	ip, r0
 800040c:	4462      	add	r2, ip
 800040e:	801a      	strh	r2, [r3, #0]

		    //Set Compare Register
		    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, counts);
 8000410:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <main+0xfc>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	187a      	adds	r2, r7, r1
 8000416:	8812      	ldrh	r2, [r2, #0]
 8000418:	635a      	str	r2, [r3, #52]	; 0x34

	    }
	    //Pull CS High
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800041a:	2380      	movs	r3, #128	; 0x80
 800041c:	005b      	lsls	r3, r3, #1
 800041e:	4806      	ldr	r0, [pc, #24]	; (8000438 <main+0xf0>)
 8000420:	2201      	movs	r2, #1
 8000422:	0019      	movs	r1, r3
 8000424:	f000 fdc6 	bl	8000fb4 <HAL_GPIO_WritePin>
        HAL_Delay(10);
 8000428:	200a      	movs	r0, #10
 800042a:	f000 fb73 	bl	8000b14 <HAL_Delay>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800042e:	e7b2      	b.n	8000396 <main+0x4e>
 8000430:	080037bc 	.word	0x080037bc
 8000434:	080037c0 	.word	0x080037c0
 8000438:	48000400 	.word	0x48000400
 800043c:	20000028 	.word	0x20000028
 8000440:	00000c81 	.word	0x00000c81
 8000444:	2000008c 	.word	0x2000008c

08000448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b099      	sub	sp, #100	; 0x64
 800044c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800044e:	242c      	movs	r4, #44	; 0x2c
 8000450:	193b      	adds	r3, r7, r4
 8000452:	0018      	movs	r0, r3
 8000454:	2334      	movs	r3, #52	; 0x34
 8000456:	001a      	movs	r2, r3
 8000458:	2100      	movs	r1, #0
 800045a:	f003 f99b 	bl	8003794 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800045e:	231c      	movs	r3, #28
 8000460:	18fb      	adds	r3, r7, r3
 8000462:	0018      	movs	r0, r3
 8000464:	2310      	movs	r3, #16
 8000466:	001a      	movs	r2, r3
 8000468:	2100      	movs	r1, #0
 800046a:	f003 f993 	bl	8003794 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800046e:	003b      	movs	r3, r7
 8000470:	0018      	movs	r0, r3
 8000472:	231c      	movs	r3, #28
 8000474:	001a      	movs	r2, r3
 8000476:	2100      	movs	r1, #0
 8000478:	f003 f98c 	bl	8003794 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 800047c:	193b      	adds	r3, r7, r4
 800047e:	2220      	movs	r2, #32
 8000480:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000482:	193b      	adds	r3, r7, r4
 8000484:	2201      	movs	r2, #1
 8000486:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000488:	193b      	adds	r3, r7, r4
 800048a:	2200      	movs	r2, #0
 800048c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800048e:	193b      	adds	r3, r7, r4
 8000490:	0018      	movs	r0, r3
 8000492:	f000 fdad 	bl	8000ff0 <HAL_RCC_OscConfig>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d001      	beq.n	800049e <SystemClock_Config+0x56>
  {
    Error_Handler();
 800049a:	f000 f828 	bl	80004ee <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800049e:	211c      	movs	r1, #28
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2207      	movs	r2, #7
 80004a4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2203      	movs	r2, #3
 80004aa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2200      	movs	r2, #0
 80004b0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004b8:	187b      	adds	r3, r7, r1
 80004ba:	2101      	movs	r1, #1
 80004bc:	0018      	movs	r0, r3
 80004be:	f001 f91d 	bl	80016fc <HAL_RCC_ClockConfig>
 80004c2:	1e03      	subs	r3, r0, #0
 80004c4:	d001      	beq.n	80004ca <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004c6:	f000 f812 	bl	80004ee <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80004ca:	003b      	movs	r3, r7
 80004cc:	2202      	movs	r2, #2
 80004ce:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80004d0:	003b      	movs	r3, r7
 80004d2:	2200      	movs	r2, #0
 80004d4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004d6:	003b      	movs	r3, r7
 80004d8:	0018      	movs	r0, r3
 80004da:	f001 fa89 	bl	80019f0 <HAL_RCCEx_PeriphCLKConfig>
 80004de:	1e03      	subs	r3, r0, #0
 80004e0:	d001      	beq.n	80004e6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80004e2:	f000 f804 	bl	80004ee <Error_Handler>
  }
}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b019      	add	sp, #100	; 0x64
 80004ec:	bd90      	pop	{r4, r7, pc}

080004ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ee:	b580      	push	{r7, lr}
 80004f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f2:	b672      	cpsid	i
}
 80004f4:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f6:	e7fe      	b.n	80004f6 <Error_Handler+0x8>

080004f8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80004fc:	4b1b      	ldr	r3, [pc, #108]	; (800056c <MX_SPI1_Init+0x74>)
 80004fe:	4a1c      	ldr	r2, [pc, #112]	; (8000570 <MX_SPI1_Init+0x78>)
 8000500:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000502:	4b1a      	ldr	r3, [pc, #104]	; (800056c <MX_SPI1_Init+0x74>)
 8000504:	2282      	movs	r2, #130	; 0x82
 8000506:	0052      	lsls	r2, r2, #1
 8000508:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800050a:	4b18      	ldr	r3, [pc, #96]	; (800056c <MX_SPI1_Init+0x74>)
 800050c:	2200      	movs	r2, #0
 800050e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000510:	4b16      	ldr	r3, [pc, #88]	; (800056c <MX_SPI1_Init+0x74>)
 8000512:	22e0      	movs	r2, #224	; 0xe0
 8000514:	00d2      	lsls	r2, r2, #3
 8000516:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000518:	4b14      	ldr	r3, [pc, #80]	; (800056c <MX_SPI1_Init+0x74>)
 800051a:	2200      	movs	r2, #0
 800051c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800051e:	4b13      	ldr	r3, [pc, #76]	; (800056c <MX_SPI1_Init+0x74>)
 8000520:	2200      	movs	r2, #0
 8000522:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000524:	4b11      	ldr	r3, [pc, #68]	; (800056c <MX_SPI1_Init+0x74>)
 8000526:	2280      	movs	r2, #128	; 0x80
 8000528:	0092      	lsls	r2, r2, #2
 800052a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800052c:	4b0f      	ldr	r3, [pc, #60]	; (800056c <MX_SPI1_Init+0x74>)
 800052e:	2218      	movs	r2, #24
 8000530:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000532:	4b0e      	ldr	r3, [pc, #56]	; (800056c <MX_SPI1_Init+0x74>)
 8000534:	2200      	movs	r2, #0
 8000536:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000538:	4b0c      	ldr	r3, [pc, #48]	; (800056c <MX_SPI1_Init+0x74>)
 800053a:	2200      	movs	r2, #0
 800053c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800053e:	4b0b      	ldr	r3, [pc, #44]	; (800056c <MX_SPI1_Init+0x74>)
 8000540:	2200      	movs	r2, #0
 8000542:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000544:	4b09      	ldr	r3, [pc, #36]	; (800056c <MX_SPI1_Init+0x74>)
 8000546:	2207      	movs	r2, #7
 8000548:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800054a:	4b08      	ldr	r3, [pc, #32]	; (800056c <MX_SPI1_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000550:	4b06      	ldr	r3, [pc, #24]	; (800056c <MX_SPI1_Init+0x74>)
 8000552:	2208      	movs	r2, #8
 8000554:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000556:	4b05      	ldr	r3, [pc, #20]	; (800056c <MX_SPI1_Init+0x74>)
 8000558:	0018      	movs	r0, r3
 800055a:	f001 fb47 	bl	8001bec <HAL_SPI_Init>
 800055e:	1e03      	subs	r3, r0, #0
 8000560:	d001      	beq.n	8000566 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000562:	f7ff ffc4 	bl	80004ee <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	20000028 	.word	0x20000028
 8000570:	40013000 	.word	0x40013000

08000574 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000574:	b590      	push	{r4, r7, lr}
 8000576:	b08b      	sub	sp, #44	; 0x2c
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057c:	2414      	movs	r4, #20
 800057e:	193b      	adds	r3, r7, r4
 8000580:	0018      	movs	r0, r3
 8000582:	2314      	movs	r3, #20
 8000584:	001a      	movs	r2, r3
 8000586:	2100      	movs	r1, #0
 8000588:	f003 f904 	bl	8003794 <memset>
  if(spiHandle->Instance==SPI1)
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a2e      	ldr	r2, [pc, #184]	; (800064c <HAL_SPI_MspInit+0xd8>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d155      	bne.n	8000642 <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000596:	4b2e      	ldr	r3, [pc, #184]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 8000598:	699a      	ldr	r2, [r3, #24]
 800059a:	4b2d      	ldr	r3, [pc, #180]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 800059c:	2180      	movs	r1, #128	; 0x80
 800059e:	0149      	lsls	r1, r1, #5
 80005a0:	430a      	orrs	r2, r1
 80005a2:	619a      	str	r2, [r3, #24]
 80005a4:	4b2a      	ldr	r3, [pc, #168]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 80005a6:	699a      	ldr	r2, [r3, #24]
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	015b      	lsls	r3, r3, #5
 80005ac:	4013      	ands	r3, r2
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b2:	4b27      	ldr	r3, [pc, #156]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 80005b4:	695a      	ldr	r2, [r3, #20]
 80005b6:	4b26      	ldr	r3, [pc, #152]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	0289      	lsls	r1, r1, #10
 80005bc:	430a      	orrs	r2, r1
 80005be:	615a      	str	r2, [r3, #20]
 80005c0:	4b23      	ldr	r3, [pc, #140]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 80005c2:	695a      	ldr	r2, [r3, #20]
 80005c4:	2380      	movs	r3, #128	; 0x80
 80005c6:	029b      	lsls	r3, r3, #10
 80005c8:	4013      	ands	r3, r2
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ce:	4b20      	ldr	r3, [pc, #128]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 80005d0:	695a      	ldr	r2, [r3, #20]
 80005d2:	4b1f      	ldr	r3, [pc, #124]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 80005d4:	2180      	movs	r1, #128	; 0x80
 80005d6:	02c9      	lsls	r1, r1, #11
 80005d8:	430a      	orrs	r2, r1
 80005da:	615a      	str	r2, [r3, #20]
 80005dc:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <HAL_SPI_MspInit+0xdc>)
 80005de:	695a      	ldr	r2, [r3, #20]
 80005e0:	2380      	movs	r3, #128	; 0x80
 80005e2:	02db      	lsls	r3, r3, #11
 80005e4:	4013      	ands	r3, r2
 80005e6:	60bb      	str	r3, [r7, #8]
 80005e8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	22c0      	movs	r2, #192	; 0xc0
 80005ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	2202      	movs	r2, #2
 80005f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	193b      	adds	r3, r7, r4
 80005f8:	2200      	movs	r2, #0
 80005fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005fc:	193b      	adds	r3, r7, r4
 80005fe:	2203      	movs	r2, #3
 8000600:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000602:	193b      	adds	r3, r7, r4
 8000604:	2200      	movs	r2, #0
 8000606:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	193a      	adds	r2, r7, r4
 800060a:	2390      	movs	r3, #144	; 0x90
 800060c:	05db      	lsls	r3, r3, #23
 800060e:	0011      	movs	r1, r2
 8000610:	0018      	movs	r0, r3
 8000612:	f000 fb57 	bl	8000cc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000616:	0021      	movs	r1, r4
 8000618:	187b      	adds	r3, r7, r1
 800061a:	2208      	movs	r2, #8
 800061c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061e:	187b      	adds	r3, r7, r1
 8000620:	2202      	movs	r2, #2
 8000622:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000624:	187b      	adds	r3, r7, r1
 8000626:	2200      	movs	r2, #0
 8000628:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2203      	movs	r2, #3
 800062e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000630:	187b      	adds	r3, r7, r1
 8000632:	2200      	movs	r2, #0
 8000634:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000636:	187b      	adds	r3, r7, r1
 8000638:	4a06      	ldr	r2, [pc, #24]	; (8000654 <HAL_SPI_MspInit+0xe0>)
 800063a:	0019      	movs	r1, r3
 800063c:	0010      	movs	r0, r2
 800063e:	f000 fb41 	bl	8000cc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	b00b      	add	sp, #44	; 0x2c
 8000648:	bd90      	pop	{r4, r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	40013000 	.word	0x40013000
 8000650:	40021000 	.word	0x40021000
 8000654:	48000400 	.word	0x48000400

08000658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800065e:	4b0f      	ldr	r3, [pc, #60]	; (800069c <HAL_MspInit+0x44>)
 8000660:	699a      	ldr	r2, [r3, #24]
 8000662:	4b0e      	ldr	r3, [pc, #56]	; (800069c <HAL_MspInit+0x44>)
 8000664:	2101      	movs	r1, #1
 8000666:	430a      	orrs	r2, r1
 8000668:	619a      	str	r2, [r3, #24]
 800066a:	4b0c      	ldr	r3, [pc, #48]	; (800069c <HAL_MspInit+0x44>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	2201      	movs	r2, #1
 8000670:	4013      	ands	r3, r2
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000676:	4b09      	ldr	r3, [pc, #36]	; (800069c <HAL_MspInit+0x44>)
 8000678:	69da      	ldr	r2, [r3, #28]
 800067a:	4b08      	ldr	r3, [pc, #32]	; (800069c <HAL_MspInit+0x44>)
 800067c:	2180      	movs	r1, #128	; 0x80
 800067e:	0549      	lsls	r1, r1, #21
 8000680:	430a      	orrs	r2, r1
 8000682:	61da      	str	r2, [r3, #28]
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <HAL_MspInit+0x44>)
 8000686:	69da      	ldr	r2, [r3, #28]
 8000688:	2380      	movs	r3, #128	; 0x80
 800068a:	055b      	lsls	r3, r3, #21
 800068c:	4013      	ands	r3, r2
 800068e:	603b      	str	r3, [r7, #0]
 8000690:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	46bd      	mov	sp, r7
 8000696:	b002      	add	sp, #8
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	40021000 	.word	0x40021000

080006a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006a4:	e7fe      	b.n	80006a4 <NMI_Handler+0x4>

080006a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006aa:	e7fe      	b.n	80006aa <HardFault_Handler+0x4>

080006ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006b0:	46c0      	nop			; (mov r8, r8)
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c4:	f000 fa0a 	bl	8000adc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c8:	46c0      	nop			; (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b096      	sub	sp, #88	; 0x58
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006de:	2348      	movs	r3, #72	; 0x48
 80006e0:	18fb      	adds	r3, r7, r3
 80006e2:	0018      	movs	r0, r3
 80006e4:	2310      	movs	r3, #16
 80006e6:	001a      	movs	r2, r3
 80006e8:	2100      	movs	r1, #0
 80006ea:	f003 f853 	bl	8003794 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ee:	2340      	movs	r3, #64	; 0x40
 80006f0:	18fb      	adds	r3, r7, r3
 80006f2:	0018      	movs	r0, r3
 80006f4:	2308      	movs	r3, #8
 80006f6:	001a      	movs	r2, r3
 80006f8:	2100      	movs	r1, #0
 80006fa:	f003 f84b 	bl	8003794 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006fe:	2324      	movs	r3, #36	; 0x24
 8000700:	18fb      	adds	r3, r7, r3
 8000702:	0018      	movs	r0, r3
 8000704:	231c      	movs	r3, #28
 8000706:	001a      	movs	r2, r3
 8000708:	2100      	movs	r1, #0
 800070a:	f003 f843 	bl	8003794 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	0018      	movs	r0, r3
 8000712:	2320      	movs	r3, #32
 8000714:	001a      	movs	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f003 f83c 	bl	8003794 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800071c:	4b46      	ldr	r3, [pc, #280]	; (8000838 <MX_TIM1_Init+0x160>)
 800071e:	4a47      	ldr	r2, [pc, #284]	; (800083c <MX_TIM1_Init+0x164>)
 8000720:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14;
 8000722:	4b45      	ldr	r3, [pc, #276]	; (8000838 <MX_TIM1_Init+0x160>)
 8000724:	220e      	movs	r2, #14
 8000726:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000728:	4b43      	ldr	r3, [pc, #268]	; (8000838 <MX_TIM1_Init+0x160>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64000;
 800072e:	4b42      	ldr	r3, [pc, #264]	; (8000838 <MX_TIM1_Init+0x160>)
 8000730:	22fa      	movs	r2, #250	; 0xfa
 8000732:	0212      	lsls	r2, r2, #8
 8000734:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000736:	4b40      	ldr	r3, [pc, #256]	; (8000838 <MX_TIM1_Init+0x160>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800073c:	4b3e      	ldr	r3, [pc, #248]	; (8000838 <MX_TIM1_Init+0x160>)
 800073e:	2200      	movs	r2, #0
 8000740:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000742:	4b3d      	ldr	r3, [pc, #244]	; (8000838 <MX_TIM1_Init+0x160>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000748:	4b3b      	ldr	r3, [pc, #236]	; (8000838 <MX_TIM1_Init+0x160>)
 800074a:	0018      	movs	r0, r3
 800074c:	f001 fe4e 	bl	80023ec <HAL_TIM_Base_Init>
 8000750:	1e03      	subs	r3, r0, #0
 8000752:	d001      	beq.n	8000758 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000754:	f7ff fecb 	bl	80004ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000758:	2148      	movs	r1, #72	; 0x48
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2280      	movs	r2, #128	; 0x80
 800075e:	0152      	lsls	r2, r2, #5
 8000760:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000762:	187a      	adds	r2, r7, r1
 8000764:	4b34      	ldr	r3, [pc, #208]	; (8000838 <MX_TIM1_Init+0x160>)
 8000766:	0011      	movs	r1, r2
 8000768:	0018      	movs	r0, r3
 800076a:	f001 ffad 	bl	80026c8 <HAL_TIM_ConfigClockSource>
 800076e:	1e03      	subs	r3, r0, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000772:	f7ff febc 	bl	80004ee <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000776:	4b30      	ldr	r3, [pc, #192]	; (8000838 <MX_TIM1_Init+0x160>)
 8000778:	0018      	movs	r0, r3
 800077a:	f001 fe87 	bl	800248c <HAL_TIM_PWM_Init>
 800077e:	1e03      	subs	r3, r0, #0
 8000780:	d001      	beq.n	8000786 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000782:	f7ff feb4 	bl	80004ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000786:	2140      	movs	r1, #64	; 0x40
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078e:	187b      	adds	r3, r7, r1
 8000790:	2200      	movs	r2, #0
 8000792:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000794:	187a      	adds	r2, r7, r1
 8000796:	4b28      	ldr	r3, [pc, #160]	; (8000838 <MX_TIM1_Init+0x160>)
 8000798:	0011      	movs	r1, r2
 800079a:	0018      	movs	r0, r3
 800079c:	f002 fb7e 	bl	8002e9c <HAL_TIMEx_MasterConfigSynchronization>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80007a4:	f7ff fea3 	bl	80004ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007a8:	2124      	movs	r1, #36	; 0x24
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2260      	movs	r2, #96	; 0x60
 80007ae:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	2200      	movs	r2, #0
 80007b4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007d4:	1879      	adds	r1, r7, r1
 80007d6:	4b18      	ldr	r3, [pc, #96]	; (8000838 <MX_TIM1_Init+0x160>)
 80007d8:	2200      	movs	r2, #0
 80007da:	0018      	movs	r0, r3
 80007dc:	f001 feae 	bl	800253c <HAL_TIM_PWM_ConfigChannel>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d001      	beq.n	80007e8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80007e4:	f7ff fe83 	bl	80004ee <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2280      	movs	r2, #128	; 0x80
 800080a:	0192      	lsls	r2, r2, #6
 800080c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2200      	movs	r2, #0
 8000812:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000814:	1d3a      	adds	r2, r7, #4
 8000816:	4b08      	ldr	r3, [pc, #32]	; (8000838 <MX_TIM1_Init+0x160>)
 8000818:	0011      	movs	r1, r2
 800081a:	0018      	movs	r0, r3
 800081c:	f002 fb9c 	bl	8002f58 <HAL_TIMEx_ConfigBreakDeadTime>
 8000820:	1e03      	subs	r3, r0, #0
 8000822:	d001      	beq.n	8000828 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8000824:	f7ff fe63 	bl	80004ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000828:	4b03      	ldr	r3, [pc, #12]	; (8000838 <MX_TIM1_Init+0x160>)
 800082a:	0018      	movs	r0, r3
 800082c:	f000 f828 	bl	8000880 <HAL_TIM_MspPostInit>

}
 8000830:	46c0      	nop			; (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b016      	add	sp, #88	; 0x58
 8000836:	bd80      	pop	{r7, pc}
 8000838:	2000008c 	.word	0x2000008c
 800083c:	40012c00 	.word	0x40012c00

08000840 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a0a      	ldr	r2, [pc, #40]	; (8000878 <HAL_TIM_Base_MspInit+0x38>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d10d      	bne.n	800086e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000852:	4b0a      	ldr	r3, [pc, #40]	; (800087c <HAL_TIM_Base_MspInit+0x3c>)
 8000854:	699a      	ldr	r2, [r3, #24]
 8000856:	4b09      	ldr	r3, [pc, #36]	; (800087c <HAL_TIM_Base_MspInit+0x3c>)
 8000858:	2180      	movs	r1, #128	; 0x80
 800085a:	0109      	lsls	r1, r1, #4
 800085c:	430a      	orrs	r2, r1
 800085e:	619a      	str	r2, [r3, #24]
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <HAL_TIM_Base_MspInit+0x3c>)
 8000862:	699a      	ldr	r2, [r3, #24]
 8000864:	2380      	movs	r3, #128	; 0x80
 8000866:	011b      	lsls	r3, r3, #4
 8000868:	4013      	ands	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	b004      	add	sp, #16
 8000874:	bd80      	pop	{r7, pc}
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	40012c00 	.word	0x40012c00
 800087c:	40021000 	.word	0x40021000

08000880 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000880:	b590      	push	{r4, r7, lr}
 8000882:	b089      	sub	sp, #36	; 0x24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000888:	240c      	movs	r4, #12
 800088a:	193b      	adds	r3, r7, r4
 800088c:	0018      	movs	r0, r3
 800088e:	2314      	movs	r3, #20
 8000890:	001a      	movs	r2, r3
 8000892:	2100      	movs	r1, #0
 8000894:	f002 ff7e 	bl	8003794 <memset>
  if(timHandle->Instance==TIM1)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a16      	ldr	r2, [pc, #88]	; (80008f8 <HAL_TIM_MspPostInit+0x78>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d125      	bne.n	80008ee <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	4b16      	ldr	r3, [pc, #88]	; (80008fc <HAL_TIM_MspPostInit+0x7c>)
 80008a4:	695a      	ldr	r2, [r3, #20]
 80008a6:	4b15      	ldr	r3, [pc, #84]	; (80008fc <HAL_TIM_MspPostInit+0x7c>)
 80008a8:	2180      	movs	r1, #128	; 0x80
 80008aa:	0289      	lsls	r1, r1, #10
 80008ac:	430a      	orrs	r2, r1
 80008ae:	615a      	str	r2, [r3, #20]
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <HAL_TIM_MspPostInit+0x7c>)
 80008b2:	695a      	ldr	r2, [r3, #20]
 80008b4:	2380      	movs	r3, #128	; 0x80
 80008b6:	029b      	lsls	r3, r3, #10
 80008b8:	4013      	ands	r3, r2
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	2280      	movs	r2, #128	; 0x80
 80008c2:	0052      	lsls	r2, r2, #1
 80008c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	0021      	movs	r1, r4
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2202      	movs	r2, #2
 80008cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2202      	movs	r2, #2
 80008de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e0:	187a      	adds	r2, r7, r1
 80008e2:	2390      	movs	r3, #144	; 0x90
 80008e4:	05db      	lsls	r3, r3, #23
 80008e6:	0011      	movs	r1, r2
 80008e8:	0018      	movs	r0, r3
 80008ea:	f000 f9eb 	bl	8000cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b009      	add	sp, #36	; 0x24
 80008f4:	bd90      	pop	{r4, r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	40012c00 	.word	0x40012c00
 80008fc:	40021000 	.word	0x40021000

08000900 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_USART2_UART_Init+0x58>)
 8000906:	4a15      	ldr	r2, [pc, #84]	; (800095c <MX_USART2_UART_Init+0x5c>)
 8000908:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800090a:	4b13      	ldr	r3, [pc, #76]	; (8000958 <MX_USART2_UART_Init+0x58>)
 800090c:	2296      	movs	r2, #150	; 0x96
 800090e:	0212      	lsls	r2, r2, #8
 8000910:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_USART2_UART_Init+0x58>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <MX_USART2_UART_Init+0x58>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_USART2_UART_Init+0x58>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000924:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_USART2_UART_Init+0x58>)
 8000926:	220c      	movs	r2, #12
 8000928:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092a:	4b0b      	ldr	r3, [pc, #44]	; (8000958 <MX_USART2_UART_Init+0x58>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000930:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_USART2_UART_Init+0x58>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000936:	4b08      	ldr	r3, [pc, #32]	; (8000958 <MX_USART2_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <MX_USART2_UART_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000942:	4b05      	ldr	r3, [pc, #20]	; (8000958 <MX_USART2_UART_Init+0x58>)
 8000944:	0018      	movs	r0, r3
 8000946:	f002 fb65 	bl	8003014 <HAL_UART_Init>
 800094a:	1e03      	subs	r3, r0, #0
 800094c:	d001      	beq.n	8000952 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800094e:	f7ff fdce 	bl	80004ee <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	200000d4 	.word	0x200000d4
 800095c:	40004400 	.word	0x40004400

08000960 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000960:	b590      	push	{r4, r7, lr}
 8000962:	b08b      	sub	sp, #44	; 0x2c
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	2414      	movs	r4, #20
 800096a:	193b      	adds	r3, r7, r4
 800096c:	0018      	movs	r0, r3
 800096e:	2314      	movs	r3, #20
 8000970:	001a      	movs	r2, r3
 8000972:	2100      	movs	r1, #0
 8000974:	f002 ff0e 	bl	8003794 <memset>
  if(uartHandle->Instance==USART2)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a1c      	ldr	r2, [pc, #112]	; (80009f0 <HAL_UART_MspInit+0x90>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d132      	bne.n	80009e8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000982:	4b1c      	ldr	r3, [pc, #112]	; (80009f4 <HAL_UART_MspInit+0x94>)
 8000984:	69da      	ldr	r2, [r3, #28]
 8000986:	4b1b      	ldr	r3, [pc, #108]	; (80009f4 <HAL_UART_MspInit+0x94>)
 8000988:	2180      	movs	r1, #128	; 0x80
 800098a:	0289      	lsls	r1, r1, #10
 800098c:	430a      	orrs	r2, r1
 800098e:	61da      	str	r2, [r3, #28]
 8000990:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <HAL_UART_MspInit+0x94>)
 8000992:	69da      	ldr	r2, [r3, #28]
 8000994:	2380      	movs	r3, #128	; 0x80
 8000996:	029b      	lsls	r3, r3, #10
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
 800099c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <HAL_UART_MspInit+0x94>)
 80009a0:	695a      	ldr	r2, [r3, #20]
 80009a2:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <HAL_UART_MspInit+0x94>)
 80009a4:	2180      	movs	r1, #128	; 0x80
 80009a6:	0289      	lsls	r1, r1, #10
 80009a8:	430a      	orrs	r2, r1
 80009aa:	615a      	str	r2, [r3, #20]
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <HAL_UART_MspInit+0x94>)
 80009ae:	695a      	ldr	r2, [r3, #20]
 80009b0:	2380      	movs	r3, #128	; 0x80
 80009b2:	029b      	lsls	r3, r3, #10
 80009b4:	4013      	ands	r3, r2
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009ba:	0021      	movs	r1, r4
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	220c      	movs	r2, #12
 80009c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2202      	movs	r2, #2
 80009c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2201      	movs	r2, #1
 80009d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009da:	187a      	adds	r2, r7, r1
 80009dc:	2390      	movs	r3, #144	; 0x90
 80009de:	05db      	lsls	r3, r3, #23
 80009e0:	0011      	movs	r1, r2
 80009e2:	0018      	movs	r0, r3
 80009e4:	f000 f96e 	bl	8000cc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80009e8:	46c0      	nop			; (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	b00b      	add	sp, #44	; 0x2c
 80009ee:	bd90      	pop	{r4, r7, pc}
 80009f0:	40004400 	.word	0x40004400
 80009f4:	40021000 	.word	0x40021000

080009f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009f8:	480d      	ldr	r0, [pc, #52]	; (8000a30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009fc:	480d      	ldr	r0, [pc, #52]	; (8000a34 <LoopForever+0x6>)
  ldr r1, =_edata
 80009fe:	490e      	ldr	r1, [pc, #56]	; (8000a38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a00:	4a0e      	ldr	r2, [pc, #56]	; (8000a3c <LoopForever+0xe>)
  movs r3, #0
 8000a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a04:	e002      	b.n	8000a0c <LoopCopyDataInit>

08000a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a0a:	3304      	adds	r3, #4

08000a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a10:	d3f9      	bcc.n	8000a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a12:	4a0b      	ldr	r2, [pc, #44]	; (8000a40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a14:	4c0b      	ldr	r4, [pc, #44]	; (8000a44 <LoopForever+0x16>)
  movs r3, #0
 8000a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a18:	e001      	b.n	8000a1e <LoopFillZerobss>

08000a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a1c:	3204      	adds	r2, #4

08000a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a20:	d3fb      	bcc.n	8000a1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a22:	f7ff fe54 	bl	80006ce <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a26:	f002 fe91 	bl	800374c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a2a:	f7ff fc8d 	bl	8000348 <main>

08000a2e <LoopForever>:

LoopForever:
    b LoopForever
 8000a2e:	e7fe      	b.n	8000a2e <LoopForever>
  ldr   r0, =_estack
 8000a30:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a38:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a3c:	08003804 	.word	0x08003804
  ldr r2, =_sbss
 8000a40:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a44:	2000015c 	.word	0x2000015c

08000a48 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a48:	e7fe      	b.n	8000a48 <ADC1_COMP_IRQHandler>
	...

08000a4c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a50:	4b07      	ldr	r3, [pc, #28]	; (8000a70 <HAL_Init+0x24>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_Init+0x24>)
 8000a56:	2110      	movs	r1, #16
 8000a58:	430a      	orrs	r2, r1
 8000a5a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	f000 f809 	bl	8000a74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a62:	f7ff fdf9 	bl	8000658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a66:	2300      	movs	r3, #0
}
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	40022000 	.word	0x40022000

08000a74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a7c:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <HAL_InitTick+0x5c>)
 8000a7e:	681c      	ldr	r4, [r3, #0]
 8000a80:	4b14      	ldr	r3, [pc, #80]	; (8000ad4 <HAL_InitTick+0x60>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	0019      	movs	r1, r3
 8000a86:	23fa      	movs	r3, #250	; 0xfa
 8000a88:	0098      	lsls	r0, r3, #2
 8000a8a:	f7ff fb3d 	bl	8000108 <__udivsi3>
 8000a8e:	0003      	movs	r3, r0
 8000a90:	0019      	movs	r1, r3
 8000a92:	0020      	movs	r0, r4
 8000a94:	f7ff fb38 	bl	8000108 <__udivsi3>
 8000a98:	0003      	movs	r3, r0
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f000 f905 	bl	8000caa <HAL_SYSTICK_Config>
 8000aa0:	1e03      	subs	r3, r0, #0
 8000aa2:	d001      	beq.n	8000aa8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	e00f      	b.n	8000ac8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d80b      	bhi.n	8000ac6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	425b      	negs	r3, r3
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f000 f8e2 	bl	8000c80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000abc:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <HAL_InitTick+0x64>)
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	e000      	b.n	8000ac8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
}
 8000ac8:	0018      	movs	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b003      	add	sp, #12
 8000ace:	bd90      	pop	{r4, r7, pc}
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000004 	.word	0x20000004

08000adc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae0:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <HAL_IncTick+0x1c>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	001a      	movs	r2, r3
 8000ae6:	4b05      	ldr	r3, [pc, #20]	; (8000afc <HAL_IncTick+0x20>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	18d2      	adds	r2, r2, r3
 8000aec:	4b03      	ldr	r3, [pc, #12]	; (8000afc <HAL_IncTick+0x20>)
 8000aee:	601a      	str	r2, [r3, #0]
}
 8000af0:	46c0      	nop			; (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20000158 	.word	0x20000158

08000b00 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  return uwTick;
 8000b04:	4b02      	ldr	r3, [pc, #8]	; (8000b10 <HAL_GetTick+0x10>)
 8000b06:	681b      	ldr	r3, [r3, #0]
}
 8000b08:	0018      	movs	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	20000158 	.word	0x20000158

08000b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b1c:	f7ff fff0 	bl	8000b00 <HAL_GetTick>
 8000b20:	0003      	movs	r3, r0
 8000b22:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	d005      	beq.n	8000b3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	; (8000b58 <HAL_Delay+0x44>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	001a      	movs	r2, r3
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	189b      	adds	r3, r3, r2
 8000b38:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	f7ff ffe0 	bl	8000b00 <HAL_GetTick>
 8000b40:	0002      	movs	r2, r0
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d8f7      	bhi.n	8000b3c <HAL_Delay+0x28>
  {
  }
}
 8000b4c:	46c0      	nop			; (mov r8, r8)
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b004      	add	sp, #16
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	20000008 	.word	0x20000008

08000b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b5c:	b590      	push	{r4, r7, lr}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	0002      	movs	r2, r0
 8000b64:	6039      	str	r1, [r7, #0]
 8000b66:	1dfb      	adds	r3, r7, #7
 8000b68:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	2b7f      	cmp	r3, #127	; 0x7f
 8000b70:	d828      	bhi.n	8000bc4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b72:	4a2f      	ldr	r2, [pc, #188]	; (8000c30 <__NVIC_SetPriority+0xd4>)
 8000b74:	1dfb      	adds	r3, r7, #7
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	b25b      	sxtb	r3, r3
 8000b7a:	089b      	lsrs	r3, r3, #2
 8000b7c:	33c0      	adds	r3, #192	; 0xc0
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	589b      	ldr	r3, [r3, r2]
 8000b82:	1dfa      	adds	r2, r7, #7
 8000b84:	7812      	ldrb	r2, [r2, #0]
 8000b86:	0011      	movs	r1, r2
 8000b88:	2203      	movs	r2, #3
 8000b8a:	400a      	ands	r2, r1
 8000b8c:	00d2      	lsls	r2, r2, #3
 8000b8e:	21ff      	movs	r1, #255	; 0xff
 8000b90:	4091      	lsls	r1, r2
 8000b92:	000a      	movs	r2, r1
 8000b94:	43d2      	mvns	r2, r2
 8000b96:	401a      	ands	r2, r3
 8000b98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	019b      	lsls	r3, r3, #6
 8000b9e:	22ff      	movs	r2, #255	; 0xff
 8000ba0:	401a      	ands	r2, r3
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	2303      	movs	r3, #3
 8000baa:	4003      	ands	r3, r0
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bb0:	481f      	ldr	r0, [pc, #124]	; (8000c30 <__NVIC_SetPriority+0xd4>)
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	b25b      	sxtb	r3, r3
 8000bb8:	089b      	lsrs	r3, r3, #2
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	33c0      	adds	r3, #192	; 0xc0
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bc2:	e031      	b.n	8000c28 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bc4:	4a1b      	ldr	r2, [pc, #108]	; (8000c34 <__NVIC_SetPriority+0xd8>)
 8000bc6:	1dfb      	adds	r3, r7, #7
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	0019      	movs	r1, r3
 8000bcc:	230f      	movs	r3, #15
 8000bce:	400b      	ands	r3, r1
 8000bd0:	3b08      	subs	r3, #8
 8000bd2:	089b      	lsrs	r3, r3, #2
 8000bd4:	3306      	adds	r3, #6
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	18d3      	adds	r3, r2, r3
 8000bda:	3304      	adds	r3, #4
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	1dfa      	adds	r2, r7, #7
 8000be0:	7812      	ldrb	r2, [r2, #0]
 8000be2:	0011      	movs	r1, r2
 8000be4:	2203      	movs	r2, #3
 8000be6:	400a      	ands	r2, r1
 8000be8:	00d2      	lsls	r2, r2, #3
 8000bea:	21ff      	movs	r1, #255	; 0xff
 8000bec:	4091      	lsls	r1, r2
 8000bee:	000a      	movs	r2, r1
 8000bf0:	43d2      	mvns	r2, r2
 8000bf2:	401a      	ands	r2, r3
 8000bf4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	019b      	lsls	r3, r3, #6
 8000bfa:	22ff      	movs	r2, #255	; 0xff
 8000bfc:	401a      	ands	r2, r3
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	0018      	movs	r0, r3
 8000c04:	2303      	movs	r3, #3
 8000c06:	4003      	ands	r3, r0
 8000c08:	00db      	lsls	r3, r3, #3
 8000c0a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c0c:	4809      	ldr	r0, [pc, #36]	; (8000c34 <__NVIC_SetPriority+0xd8>)
 8000c0e:	1dfb      	adds	r3, r7, #7
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	001c      	movs	r4, r3
 8000c14:	230f      	movs	r3, #15
 8000c16:	4023      	ands	r3, r4
 8000c18:	3b08      	subs	r3, #8
 8000c1a:	089b      	lsrs	r3, r3, #2
 8000c1c:	430a      	orrs	r2, r1
 8000c1e:	3306      	adds	r3, #6
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	18c3      	adds	r3, r0, r3
 8000c24:	3304      	adds	r3, #4
 8000c26:	601a      	str	r2, [r3, #0]
}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b003      	add	sp, #12
 8000c2e:	bd90      	pop	{r4, r7, pc}
 8000c30:	e000e100 	.word	0xe000e100
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	1e5a      	subs	r2, r3, #1
 8000c44:	2380      	movs	r3, #128	; 0x80
 8000c46:	045b      	lsls	r3, r3, #17
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d301      	bcc.n	8000c50 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	e010      	b.n	8000c72 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c50:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <SysTick_Config+0x44>)
 8000c52:	687a      	ldr	r2, [r7, #4]
 8000c54:	3a01      	subs	r2, #1
 8000c56:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c58:	2301      	movs	r3, #1
 8000c5a:	425b      	negs	r3, r3
 8000c5c:	2103      	movs	r1, #3
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f7ff ff7c 	bl	8000b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c64:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <SysTick_Config+0x44>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6a:	4b04      	ldr	r3, [pc, #16]	; (8000c7c <SysTick_Config+0x44>)
 8000c6c:	2207      	movs	r2, #7
 8000c6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	0018      	movs	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b002      	add	sp, #8
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	e000e010 	.word	0xe000e010

08000c80 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60b9      	str	r1, [r7, #8]
 8000c88:	607a      	str	r2, [r7, #4]
 8000c8a:	210f      	movs	r1, #15
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	1c02      	adds	r2, r0, #0
 8000c90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c92:	68ba      	ldr	r2, [r7, #8]
 8000c94:	187b      	adds	r3, r7, r1
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b25b      	sxtb	r3, r3
 8000c9a:	0011      	movs	r1, r2
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f7ff ff5d 	bl	8000b5c <__NVIC_SetPriority>
}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b004      	add	sp, #16
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f7ff ffbf 	bl	8000c38 <SysTick_Config>
 8000cba:	0003      	movs	r3, r0
}
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b002      	add	sp, #8
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd2:	e155      	b.n	8000f80 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2101      	movs	r1, #1
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	000a      	movs	r2, r1
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d100      	bne.n	8000cec <HAL_GPIO_Init+0x28>
 8000cea:	e146      	b.n	8000f7a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	2203      	movs	r2, #3
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d005      	beq.n	8000d04 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	2203      	movs	r2, #3
 8000cfe:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d00:	2b02      	cmp	r3, #2
 8000d02:	d130      	bne.n	8000d66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	2203      	movs	r2, #3
 8000d10:	409a      	lsls	r2, r3
 8000d12:	0013      	movs	r3, r2
 8000d14:	43da      	mvns	r2, r3
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	68da      	ldr	r2, [r3, #12]
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	409a      	lsls	r2, r3
 8000d26:	0013      	movs	r3, r2
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	091b      	lsrs	r3, r3, #4
 8000d50:	2201      	movs	r2, #1
 8000d52:	401a      	ands	r2, r3
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d017      	beq.n	8000da2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	005b      	lsls	r3, r3, #1
 8000d7c:	2203      	movs	r2, #3
 8000d7e:	409a      	lsls	r2, r3
 8000d80:	0013      	movs	r3, r2
 8000d82:	43da      	mvns	r2, r3
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	4013      	ands	r3, r2
 8000d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	689a      	ldr	r2, [r3, #8]
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	2203      	movs	r2, #3
 8000da8:	4013      	ands	r3, r2
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d123      	bne.n	8000df6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	08da      	lsrs	r2, r3, #3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	3208      	adds	r2, #8
 8000db6:	0092      	lsls	r2, r2, #2
 8000db8:	58d3      	ldr	r3, [r2, r3]
 8000dba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	2207      	movs	r2, #7
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	220f      	movs	r2, #15
 8000dc6:	409a      	lsls	r2, r3
 8000dc8:	0013      	movs	r3, r2
 8000dca:	43da      	mvns	r2, r3
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	691a      	ldr	r2, [r3, #16]
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	2107      	movs	r1, #7
 8000dda:	400b      	ands	r3, r1
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	409a      	lsls	r2, r3
 8000de0:	0013      	movs	r3, r2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	08da      	lsrs	r2, r3, #3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3208      	adds	r2, #8
 8000df0:	0092      	lsls	r2, r2, #2
 8000df2:	6939      	ldr	r1, [r7, #16]
 8000df4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	2203      	movs	r2, #3
 8000e02:	409a      	lsls	r2, r3
 8000e04:	0013      	movs	r3, r2
 8000e06:	43da      	mvns	r2, r3
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	2203      	movs	r2, #3
 8000e14:	401a      	ands	r2, r3
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	409a      	lsls	r2, r3
 8000e1c:	0013      	movs	r3, r2
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685a      	ldr	r2, [r3, #4]
 8000e2e:	23c0      	movs	r3, #192	; 0xc0
 8000e30:	029b      	lsls	r3, r3, #10
 8000e32:	4013      	ands	r3, r2
 8000e34:	d100      	bne.n	8000e38 <HAL_GPIO_Init+0x174>
 8000e36:	e0a0      	b.n	8000f7a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e38:	4b57      	ldr	r3, [pc, #348]	; (8000f98 <HAL_GPIO_Init+0x2d4>)
 8000e3a:	699a      	ldr	r2, [r3, #24]
 8000e3c:	4b56      	ldr	r3, [pc, #344]	; (8000f98 <HAL_GPIO_Init+0x2d4>)
 8000e3e:	2101      	movs	r1, #1
 8000e40:	430a      	orrs	r2, r1
 8000e42:	619a      	str	r2, [r3, #24]
 8000e44:	4b54      	ldr	r3, [pc, #336]	; (8000f98 <HAL_GPIO_Init+0x2d4>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	2201      	movs	r2, #1
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	60bb      	str	r3, [r7, #8]
 8000e4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e50:	4a52      	ldr	r2, [pc, #328]	; (8000f9c <HAL_GPIO_Init+0x2d8>)
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	089b      	lsrs	r3, r3, #2
 8000e56:	3302      	adds	r3, #2
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	589b      	ldr	r3, [r3, r2]
 8000e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	2203      	movs	r2, #3
 8000e62:	4013      	ands	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	220f      	movs	r2, #15
 8000e68:	409a      	lsls	r2, r3
 8000e6a:	0013      	movs	r3, r2
 8000e6c:	43da      	mvns	r2, r3
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	2390      	movs	r3, #144	; 0x90
 8000e78:	05db      	lsls	r3, r3, #23
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d019      	beq.n	8000eb2 <HAL_GPIO_Init+0x1ee>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a47      	ldr	r2, [pc, #284]	; (8000fa0 <HAL_GPIO_Init+0x2dc>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d013      	beq.n	8000eae <HAL_GPIO_Init+0x1ea>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a46      	ldr	r2, [pc, #280]	; (8000fa4 <HAL_GPIO_Init+0x2e0>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d00d      	beq.n	8000eaa <HAL_GPIO_Init+0x1e6>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a45      	ldr	r2, [pc, #276]	; (8000fa8 <HAL_GPIO_Init+0x2e4>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d007      	beq.n	8000ea6 <HAL_GPIO_Init+0x1e2>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a44      	ldr	r2, [pc, #272]	; (8000fac <HAL_GPIO_Init+0x2e8>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d101      	bne.n	8000ea2 <HAL_GPIO_Init+0x1de>
 8000e9e:	2304      	movs	r3, #4
 8000ea0:	e008      	b.n	8000eb4 <HAL_GPIO_Init+0x1f0>
 8000ea2:	2305      	movs	r3, #5
 8000ea4:	e006      	b.n	8000eb4 <HAL_GPIO_Init+0x1f0>
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e004      	b.n	8000eb4 <HAL_GPIO_Init+0x1f0>
 8000eaa:	2302      	movs	r3, #2
 8000eac:	e002      	b.n	8000eb4 <HAL_GPIO_Init+0x1f0>
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e000      	b.n	8000eb4 <HAL_GPIO_Init+0x1f0>
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	697a      	ldr	r2, [r7, #20]
 8000eb6:	2103      	movs	r1, #3
 8000eb8:	400a      	ands	r2, r1
 8000eba:	0092      	lsls	r2, r2, #2
 8000ebc:	4093      	lsls	r3, r2
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ec4:	4935      	ldr	r1, [pc, #212]	; (8000f9c <HAL_GPIO_Init+0x2d8>)
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	089b      	lsrs	r3, r3, #2
 8000eca:	3302      	adds	r3, #2
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ed2:	4b37      	ldr	r3, [pc, #220]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	43da      	mvns	r2, r3
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	2380      	movs	r3, #128	; 0x80
 8000ee8:	025b      	lsls	r3, r3, #9
 8000eea:	4013      	ands	r3, r2
 8000eec:	d003      	beq.n	8000ef6 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ef6:	4b2e      	ldr	r3, [pc, #184]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000ef8:	693a      	ldr	r2, [r7, #16]
 8000efa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000efc:	4b2c      	ldr	r3, [pc, #176]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	43da      	mvns	r2, r3
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685a      	ldr	r2, [r3, #4]
 8000f10:	2380      	movs	r3, #128	; 0x80
 8000f12:	029b      	lsls	r3, r3, #10
 8000f14:	4013      	ands	r3, r2
 8000f16:	d003      	beq.n	8000f20 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f20:	4b23      	ldr	r3, [pc, #140]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f26:	4b22      	ldr	r3, [pc, #136]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	43da      	mvns	r2, r3
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	4013      	ands	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685a      	ldr	r2, [r3, #4]
 8000f3a:	2380      	movs	r3, #128	; 0x80
 8000f3c:	035b      	lsls	r3, r3, #13
 8000f3e:	4013      	ands	r3, r2
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f4a:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f50:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	43da      	mvns	r2, r3
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685a      	ldr	r2, [r3, #4]
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	039b      	lsls	r3, r3, #14
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f74:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <HAL_GPIO_Init+0x2ec>)
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	40da      	lsrs	r2, r3
 8000f88:	1e13      	subs	r3, r2, #0
 8000f8a:	d000      	beq.n	8000f8e <HAL_GPIO_Init+0x2ca>
 8000f8c:	e6a2      	b.n	8000cd4 <HAL_GPIO_Init+0x10>
  } 
}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	46c0      	nop			; (mov r8, r8)
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b006      	add	sp, #24
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	40010000 	.word	0x40010000
 8000fa0:	48000400 	.word	0x48000400
 8000fa4:	48000800 	.word	0x48000800
 8000fa8:	48000c00 	.word	0x48000c00
 8000fac:	48001000 	.word	0x48001000
 8000fb0:	40010400 	.word	0x40010400

08000fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	0008      	movs	r0, r1
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	1cbb      	adds	r3, r7, #2
 8000fc2:	1c02      	adds	r2, r0, #0
 8000fc4:	801a      	strh	r2, [r3, #0]
 8000fc6:	1c7b      	adds	r3, r7, #1
 8000fc8:	1c0a      	adds	r2, r1, #0
 8000fca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fcc:	1c7b      	adds	r3, r7, #1
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d004      	beq.n	8000fde <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fd4:	1cbb      	adds	r3, r7, #2
 8000fd6:	881a      	ldrh	r2, [r3, #0]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fdc:	e003      	b.n	8000fe6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fde:	1cbb      	adds	r3, r7, #2
 8000fe0:	881a      	ldrh	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	b002      	add	sp, #8
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	f000 fb76 	bl	80016f0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2201      	movs	r2, #1
 800100a:	4013      	ands	r3, r2
 800100c:	d100      	bne.n	8001010 <HAL_RCC_OscConfig+0x20>
 800100e:	e08e      	b.n	800112e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001010:	4bc5      	ldr	r3, [pc, #788]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	220c      	movs	r2, #12
 8001016:	4013      	ands	r3, r2
 8001018:	2b04      	cmp	r3, #4
 800101a:	d00e      	beq.n	800103a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800101c:	4bc2      	ldr	r3, [pc, #776]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	220c      	movs	r2, #12
 8001022:	4013      	ands	r3, r2
 8001024:	2b08      	cmp	r3, #8
 8001026:	d117      	bne.n	8001058 <HAL_RCC_OscConfig+0x68>
 8001028:	4bbf      	ldr	r3, [pc, #764]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800102a:	685a      	ldr	r2, [r3, #4]
 800102c:	23c0      	movs	r3, #192	; 0xc0
 800102e:	025b      	lsls	r3, r3, #9
 8001030:	401a      	ands	r2, r3
 8001032:	2380      	movs	r3, #128	; 0x80
 8001034:	025b      	lsls	r3, r3, #9
 8001036:	429a      	cmp	r2, r3
 8001038:	d10e      	bne.n	8001058 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103a:	4bbb      	ldr	r3, [pc, #748]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	029b      	lsls	r3, r3, #10
 8001042:	4013      	ands	r3, r2
 8001044:	d100      	bne.n	8001048 <HAL_RCC_OscConfig+0x58>
 8001046:	e071      	b.n	800112c <HAL_RCC_OscConfig+0x13c>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d000      	beq.n	8001052 <HAL_RCC_OscConfig+0x62>
 8001050:	e06c      	b.n	800112c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	f000 fb4c 	bl	80016f0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d107      	bne.n	8001070 <HAL_RCC_OscConfig+0x80>
 8001060:	4bb1      	ldr	r3, [pc, #708]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4bb0      	ldr	r3, [pc, #704]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001066:	2180      	movs	r1, #128	; 0x80
 8001068:	0249      	lsls	r1, r1, #9
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	e02f      	b.n	80010d0 <HAL_RCC_OscConfig+0xe0>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d10c      	bne.n	8001092 <HAL_RCC_OscConfig+0xa2>
 8001078:	4bab      	ldr	r3, [pc, #684]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4baa      	ldr	r3, [pc, #680]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800107e:	49ab      	ldr	r1, [pc, #684]	; (800132c <HAL_RCC_OscConfig+0x33c>)
 8001080:	400a      	ands	r2, r1
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	4ba8      	ldr	r3, [pc, #672]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	4ba7      	ldr	r3, [pc, #668]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800108a:	49a9      	ldr	r1, [pc, #676]	; (8001330 <HAL_RCC_OscConfig+0x340>)
 800108c:	400a      	ands	r2, r1
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	e01e      	b.n	80010d0 <HAL_RCC_OscConfig+0xe0>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	2b05      	cmp	r3, #5
 8001098:	d10e      	bne.n	80010b8 <HAL_RCC_OscConfig+0xc8>
 800109a:	4ba3      	ldr	r3, [pc, #652]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	4ba2      	ldr	r3, [pc, #648]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010a0:	2180      	movs	r1, #128	; 0x80
 80010a2:	02c9      	lsls	r1, r1, #11
 80010a4:	430a      	orrs	r2, r1
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	4b9f      	ldr	r3, [pc, #636]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4b9e      	ldr	r3, [pc, #632]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010ae:	2180      	movs	r1, #128	; 0x80
 80010b0:	0249      	lsls	r1, r1, #9
 80010b2:	430a      	orrs	r2, r1
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	e00b      	b.n	80010d0 <HAL_RCC_OscConfig+0xe0>
 80010b8:	4b9b      	ldr	r3, [pc, #620]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4b9a      	ldr	r3, [pc, #616]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010be:	499b      	ldr	r1, [pc, #620]	; (800132c <HAL_RCC_OscConfig+0x33c>)
 80010c0:	400a      	ands	r2, r1
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	4b98      	ldr	r3, [pc, #608]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b97      	ldr	r3, [pc, #604]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010ca:	4999      	ldr	r1, [pc, #612]	; (8001330 <HAL_RCC_OscConfig+0x340>)
 80010cc:	400a      	ands	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d014      	beq.n	8001102 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d8:	f7ff fd12 	bl	8000b00 <HAL_GetTick>
 80010dc:	0003      	movs	r3, r0
 80010de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e0:	e008      	b.n	80010f4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010e2:	f7ff fd0d 	bl	8000b00 <HAL_GetTick>
 80010e6:	0002      	movs	r2, r0
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b64      	cmp	r3, #100	; 0x64
 80010ee:	d901      	bls.n	80010f4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80010f0:	2303      	movs	r3, #3
 80010f2:	e2fd      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010f4:	4b8c      	ldr	r3, [pc, #560]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	2380      	movs	r3, #128	; 0x80
 80010fa:	029b      	lsls	r3, r3, #10
 80010fc:	4013      	ands	r3, r2
 80010fe:	d0f0      	beq.n	80010e2 <HAL_RCC_OscConfig+0xf2>
 8001100:	e015      	b.n	800112e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001102:	f7ff fcfd 	bl	8000b00 <HAL_GetTick>
 8001106:	0003      	movs	r3, r0
 8001108:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800110c:	f7ff fcf8 	bl	8000b00 <HAL_GetTick>
 8001110:	0002      	movs	r2, r0
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b64      	cmp	r3, #100	; 0x64
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e2e8      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800111e:	4b82      	ldr	r3, [pc, #520]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	029b      	lsls	r3, r3, #10
 8001126:	4013      	ands	r3, r2
 8001128:	d1f0      	bne.n	800110c <HAL_RCC_OscConfig+0x11c>
 800112a:	e000      	b.n	800112e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800112c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2202      	movs	r2, #2
 8001134:	4013      	ands	r3, r2
 8001136:	d100      	bne.n	800113a <HAL_RCC_OscConfig+0x14a>
 8001138:	e06c      	b.n	8001214 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800113a:	4b7b      	ldr	r3, [pc, #492]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	220c      	movs	r2, #12
 8001140:	4013      	ands	r3, r2
 8001142:	d00e      	beq.n	8001162 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001144:	4b78      	ldr	r3, [pc, #480]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	220c      	movs	r2, #12
 800114a:	4013      	ands	r3, r2
 800114c:	2b08      	cmp	r3, #8
 800114e:	d11f      	bne.n	8001190 <HAL_RCC_OscConfig+0x1a0>
 8001150:	4b75      	ldr	r3, [pc, #468]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	23c0      	movs	r3, #192	; 0xc0
 8001156:	025b      	lsls	r3, r3, #9
 8001158:	401a      	ands	r2, r3
 800115a:	2380      	movs	r3, #128	; 0x80
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	429a      	cmp	r2, r3
 8001160:	d116      	bne.n	8001190 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001162:	4b71      	ldr	r3, [pc, #452]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2202      	movs	r2, #2
 8001168:	4013      	ands	r3, r2
 800116a:	d005      	beq.n	8001178 <HAL_RCC_OscConfig+0x188>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d001      	beq.n	8001178 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e2bb      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001178:	4b6b      	ldr	r3, [pc, #428]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	22f8      	movs	r2, #248	; 0xf8
 800117e:	4393      	bics	r3, r2
 8001180:	0019      	movs	r1, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	691b      	ldr	r3, [r3, #16]
 8001186:	00da      	lsls	r2, r3, #3
 8001188:	4b67      	ldr	r3, [pc, #412]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800118a:	430a      	orrs	r2, r1
 800118c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800118e:	e041      	b.n	8001214 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d024      	beq.n	80011e2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001198:	4b63      	ldr	r3, [pc, #396]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b62      	ldr	r3, [pc, #392]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800119e:	2101      	movs	r1, #1
 80011a0:	430a      	orrs	r2, r1
 80011a2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a4:	f7ff fcac 	bl	8000b00 <HAL_GetTick>
 80011a8:	0003      	movs	r3, r0
 80011aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ac:	e008      	b.n	80011c0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ae:	f7ff fca7 	bl	8000b00 <HAL_GetTick>
 80011b2:	0002      	movs	r2, r0
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e297      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011c0:	4b59      	ldr	r3, [pc, #356]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2202      	movs	r2, #2
 80011c6:	4013      	ands	r3, r2
 80011c8:	d0f1      	beq.n	80011ae <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ca:	4b57      	ldr	r3, [pc, #348]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	22f8      	movs	r2, #248	; 0xf8
 80011d0:	4393      	bics	r3, r2
 80011d2:	0019      	movs	r1, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	691b      	ldr	r3, [r3, #16]
 80011d8:	00da      	lsls	r2, r3, #3
 80011da:	4b53      	ldr	r3, [pc, #332]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80011dc:	430a      	orrs	r2, r1
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	e018      	b.n	8001214 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011e2:	4b51      	ldr	r3, [pc, #324]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	4b50      	ldr	r3, [pc, #320]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80011e8:	2101      	movs	r1, #1
 80011ea:	438a      	bics	r2, r1
 80011ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ee:	f7ff fc87 	bl	8000b00 <HAL_GetTick>
 80011f2:	0003      	movs	r3, r0
 80011f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011f6:	e008      	b.n	800120a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011f8:	f7ff fc82 	bl	8000b00 <HAL_GetTick>
 80011fc:	0002      	movs	r2, r0
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b02      	cmp	r3, #2
 8001204:	d901      	bls.n	800120a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e272      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800120a:	4b47      	ldr	r3, [pc, #284]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2202      	movs	r2, #2
 8001210:	4013      	ands	r3, r2
 8001212:	d1f1      	bne.n	80011f8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2208      	movs	r2, #8
 800121a:	4013      	ands	r3, r2
 800121c:	d036      	beq.n	800128c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d019      	beq.n	800125a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001226:	4b40      	ldr	r3, [pc, #256]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001228:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800122a:	4b3f      	ldr	r3, [pc, #252]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800122c:	2101      	movs	r1, #1
 800122e:	430a      	orrs	r2, r1
 8001230:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001232:	f7ff fc65 	bl	8000b00 <HAL_GetTick>
 8001236:	0003      	movs	r3, r0
 8001238:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800123c:	f7ff fc60 	bl	8000b00 <HAL_GetTick>
 8001240:	0002      	movs	r2, r0
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e250      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800124e:	4b36      	ldr	r3, [pc, #216]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001252:	2202      	movs	r2, #2
 8001254:	4013      	ands	r3, r2
 8001256:	d0f1      	beq.n	800123c <HAL_RCC_OscConfig+0x24c>
 8001258:	e018      	b.n	800128c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800125a:	4b33      	ldr	r3, [pc, #204]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800125c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800125e:	4b32      	ldr	r3, [pc, #200]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001260:	2101      	movs	r1, #1
 8001262:	438a      	bics	r2, r1
 8001264:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001266:	f7ff fc4b 	bl	8000b00 <HAL_GetTick>
 800126a:	0003      	movs	r3, r0
 800126c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001270:	f7ff fc46 	bl	8000b00 <HAL_GetTick>
 8001274:	0002      	movs	r2, r0
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b02      	cmp	r3, #2
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e236      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001282:	4b29      	ldr	r3, [pc, #164]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 8001284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001286:	2202      	movs	r2, #2
 8001288:	4013      	ands	r3, r2
 800128a:	d1f1      	bne.n	8001270 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2204      	movs	r2, #4
 8001292:	4013      	ands	r3, r2
 8001294:	d100      	bne.n	8001298 <HAL_RCC_OscConfig+0x2a8>
 8001296:	e0b5      	b.n	8001404 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001298:	201f      	movs	r0, #31
 800129a:	183b      	adds	r3, r7, r0
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80012a2:	69da      	ldr	r2, [r3, #28]
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	055b      	lsls	r3, r3, #21
 80012a8:	4013      	ands	r3, r2
 80012aa:	d110      	bne.n	80012ce <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ac:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80012ae:	69da      	ldr	r2, [r3, #28]
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80012b2:	2180      	movs	r1, #128	; 0x80
 80012b4:	0549      	lsls	r1, r1, #21
 80012b6:	430a      	orrs	r2, r1
 80012b8:	61da      	str	r2, [r3, #28]
 80012ba:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 80012bc:	69da      	ldr	r2, [r3, #28]
 80012be:	2380      	movs	r3, #128	; 0x80
 80012c0:	055b      	lsls	r3, r3, #21
 80012c2:	4013      	ands	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80012c8:	183b      	adds	r3, r7, r0
 80012ca:	2201      	movs	r2, #1
 80012cc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ce:	4b19      	ldr	r3, [pc, #100]	; (8001334 <HAL_RCC_OscConfig+0x344>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	2380      	movs	r3, #128	; 0x80
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	4013      	ands	r3, r2
 80012d8:	d11a      	bne.n	8001310 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012da:	4b16      	ldr	r3, [pc, #88]	; (8001334 <HAL_RCC_OscConfig+0x344>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4b15      	ldr	r3, [pc, #84]	; (8001334 <HAL_RCC_OscConfig+0x344>)
 80012e0:	2180      	movs	r1, #128	; 0x80
 80012e2:	0049      	lsls	r1, r1, #1
 80012e4:	430a      	orrs	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012e8:	f7ff fc0a 	bl	8000b00 <HAL_GetTick>
 80012ec:	0003      	movs	r3, r0
 80012ee:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f0:	e008      	b.n	8001304 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012f2:	f7ff fc05 	bl	8000b00 <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b64      	cmp	r3, #100	; 0x64
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e1f5      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001304:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <HAL_RCC_OscConfig+0x344>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	2380      	movs	r3, #128	; 0x80
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	4013      	ands	r3, r2
 800130e:	d0f0      	beq.n	80012f2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d10f      	bne.n	8001338 <HAL_RCC_OscConfig+0x348>
 8001318:	4b03      	ldr	r3, [pc, #12]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800131a:	6a1a      	ldr	r2, [r3, #32]
 800131c:	4b02      	ldr	r3, [pc, #8]	; (8001328 <HAL_RCC_OscConfig+0x338>)
 800131e:	2101      	movs	r1, #1
 8001320:	430a      	orrs	r2, r1
 8001322:	621a      	str	r2, [r3, #32]
 8001324:	e036      	b.n	8001394 <HAL_RCC_OscConfig+0x3a4>
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	40021000 	.word	0x40021000
 800132c:	fffeffff 	.word	0xfffeffff
 8001330:	fffbffff 	.word	0xfffbffff
 8001334:	40007000 	.word	0x40007000
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10c      	bne.n	800135a <HAL_RCC_OscConfig+0x36a>
 8001340:	4bca      	ldr	r3, [pc, #808]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001342:	6a1a      	ldr	r2, [r3, #32]
 8001344:	4bc9      	ldr	r3, [pc, #804]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001346:	2101      	movs	r1, #1
 8001348:	438a      	bics	r2, r1
 800134a:	621a      	str	r2, [r3, #32]
 800134c:	4bc7      	ldr	r3, [pc, #796]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800134e:	6a1a      	ldr	r2, [r3, #32]
 8001350:	4bc6      	ldr	r3, [pc, #792]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001352:	2104      	movs	r1, #4
 8001354:	438a      	bics	r2, r1
 8001356:	621a      	str	r2, [r3, #32]
 8001358:	e01c      	b.n	8001394 <HAL_RCC_OscConfig+0x3a4>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	2b05      	cmp	r3, #5
 8001360:	d10c      	bne.n	800137c <HAL_RCC_OscConfig+0x38c>
 8001362:	4bc2      	ldr	r3, [pc, #776]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001364:	6a1a      	ldr	r2, [r3, #32]
 8001366:	4bc1      	ldr	r3, [pc, #772]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001368:	2104      	movs	r1, #4
 800136a:	430a      	orrs	r2, r1
 800136c:	621a      	str	r2, [r3, #32]
 800136e:	4bbf      	ldr	r3, [pc, #764]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001370:	6a1a      	ldr	r2, [r3, #32]
 8001372:	4bbe      	ldr	r3, [pc, #760]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001374:	2101      	movs	r1, #1
 8001376:	430a      	orrs	r2, r1
 8001378:	621a      	str	r2, [r3, #32]
 800137a:	e00b      	b.n	8001394 <HAL_RCC_OscConfig+0x3a4>
 800137c:	4bbb      	ldr	r3, [pc, #748]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800137e:	6a1a      	ldr	r2, [r3, #32]
 8001380:	4bba      	ldr	r3, [pc, #744]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001382:	2101      	movs	r1, #1
 8001384:	438a      	bics	r2, r1
 8001386:	621a      	str	r2, [r3, #32]
 8001388:	4bb8      	ldr	r3, [pc, #736]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800138a:	6a1a      	ldr	r2, [r3, #32]
 800138c:	4bb7      	ldr	r3, [pc, #732]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800138e:	2104      	movs	r1, #4
 8001390:	438a      	bics	r2, r1
 8001392:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d014      	beq.n	80013c6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800139c:	f7ff fbb0 	bl	8000b00 <HAL_GetTick>
 80013a0:	0003      	movs	r3, r0
 80013a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a4:	e009      	b.n	80013ba <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a6:	f7ff fbab 	bl	8000b00 <HAL_GetTick>
 80013aa:	0002      	movs	r2, r0
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	4aaf      	ldr	r2, [pc, #700]	; (8001670 <HAL_RCC_OscConfig+0x680>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e19a      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ba:	4bac      	ldr	r3, [pc, #688]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	2202      	movs	r2, #2
 80013c0:	4013      	ands	r3, r2
 80013c2:	d0f0      	beq.n	80013a6 <HAL_RCC_OscConfig+0x3b6>
 80013c4:	e013      	b.n	80013ee <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c6:	f7ff fb9b 	bl	8000b00 <HAL_GetTick>
 80013ca:	0003      	movs	r3, r0
 80013cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ce:	e009      	b.n	80013e4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013d0:	f7ff fb96 	bl	8000b00 <HAL_GetTick>
 80013d4:	0002      	movs	r2, r0
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4aa5      	ldr	r2, [pc, #660]	; (8001670 <HAL_RCC_OscConfig+0x680>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e185      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e4:	4ba1      	ldr	r3, [pc, #644]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80013e6:	6a1b      	ldr	r3, [r3, #32]
 80013e8:	2202      	movs	r2, #2
 80013ea:	4013      	ands	r3, r2
 80013ec:	d1f0      	bne.n	80013d0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013ee:	231f      	movs	r3, #31
 80013f0:	18fb      	adds	r3, r7, r3
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d105      	bne.n	8001404 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013f8:	4b9c      	ldr	r3, [pc, #624]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80013fa:	69da      	ldr	r2, [r3, #28]
 80013fc:	4b9b      	ldr	r3, [pc, #620]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80013fe:	499d      	ldr	r1, [pc, #628]	; (8001674 <HAL_RCC_OscConfig+0x684>)
 8001400:	400a      	ands	r2, r1
 8001402:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2210      	movs	r2, #16
 800140a:	4013      	ands	r3, r2
 800140c:	d063      	beq.n	80014d6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d12a      	bne.n	800146c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001416:	4b95      	ldr	r3, [pc, #596]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001418:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800141a:	4b94      	ldr	r3, [pc, #592]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800141c:	2104      	movs	r1, #4
 800141e:	430a      	orrs	r2, r1
 8001420:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001422:	4b92      	ldr	r3, [pc, #584]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001424:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001426:	4b91      	ldr	r3, [pc, #580]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001428:	2101      	movs	r1, #1
 800142a:	430a      	orrs	r2, r1
 800142c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142e:	f7ff fb67 	bl	8000b00 <HAL_GetTick>
 8001432:	0003      	movs	r3, r0
 8001434:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001438:	f7ff fb62 	bl	8000b00 <HAL_GetTick>
 800143c:	0002      	movs	r2, r0
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e152      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800144a:	4b88      	ldr	r3, [pc, #544]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800144c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800144e:	2202      	movs	r2, #2
 8001450:	4013      	ands	r3, r2
 8001452:	d0f1      	beq.n	8001438 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001454:	4b85      	ldr	r3, [pc, #532]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001458:	22f8      	movs	r2, #248	; 0xf8
 800145a:	4393      	bics	r3, r2
 800145c:	0019      	movs	r1, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	00da      	lsls	r2, r3, #3
 8001464:	4b81      	ldr	r3, [pc, #516]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001466:	430a      	orrs	r2, r1
 8001468:	635a      	str	r2, [r3, #52]	; 0x34
 800146a:	e034      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	3305      	adds	r3, #5
 8001472:	d111      	bne.n	8001498 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001474:	4b7d      	ldr	r3, [pc, #500]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001476:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001478:	4b7c      	ldr	r3, [pc, #496]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800147a:	2104      	movs	r1, #4
 800147c:	438a      	bics	r2, r1
 800147e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001480:	4b7a      	ldr	r3, [pc, #488]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001484:	22f8      	movs	r2, #248	; 0xf8
 8001486:	4393      	bics	r3, r2
 8001488:	0019      	movs	r1, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	00da      	lsls	r2, r3, #3
 8001490:	4b76      	ldr	r3, [pc, #472]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001492:	430a      	orrs	r2, r1
 8001494:	635a      	str	r2, [r3, #52]	; 0x34
 8001496:	e01e      	b.n	80014d6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001498:	4b74      	ldr	r3, [pc, #464]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800149a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800149c:	4b73      	ldr	r3, [pc, #460]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800149e:	2104      	movs	r1, #4
 80014a0:	430a      	orrs	r2, r1
 80014a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80014a4:	4b71      	ldr	r3, [pc, #452]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80014a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014a8:	4b70      	ldr	r3, [pc, #448]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80014aa:	2101      	movs	r1, #1
 80014ac:	438a      	bics	r2, r1
 80014ae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b0:	f7ff fb26 	bl	8000b00 <HAL_GetTick>
 80014b4:	0003      	movs	r3, r0
 80014b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014ba:	f7ff fb21 	bl	8000b00 <HAL_GetTick>
 80014be:	0002      	movs	r2, r0
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e111      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014cc:	4b67      	ldr	r3, [pc, #412]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80014ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014d0:	2202      	movs	r2, #2
 80014d2:	4013      	ands	r3, r2
 80014d4:	d1f1      	bne.n	80014ba <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2220      	movs	r2, #32
 80014dc:	4013      	ands	r3, r2
 80014de:	d05c      	beq.n	800159a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80014e0:	4b62      	ldr	r3, [pc, #392]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	220c      	movs	r2, #12
 80014e6:	4013      	ands	r3, r2
 80014e8:	2b0c      	cmp	r3, #12
 80014ea:	d00e      	beq.n	800150a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80014ec:	4b5f      	ldr	r3, [pc, #380]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	220c      	movs	r2, #12
 80014f2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80014f4:	2b08      	cmp	r3, #8
 80014f6:	d114      	bne.n	8001522 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80014f8:	4b5c      	ldr	r3, [pc, #368]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	23c0      	movs	r3, #192	; 0xc0
 80014fe:	025b      	lsls	r3, r3, #9
 8001500:	401a      	ands	r2, r3
 8001502:	23c0      	movs	r3, #192	; 0xc0
 8001504:	025b      	lsls	r3, r3, #9
 8001506:	429a      	cmp	r2, r3
 8001508:	d10b      	bne.n	8001522 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800150a:	4b58      	ldr	r3, [pc, #352]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800150c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800150e:	2380      	movs	r3, #128	; 0x80
 8001510:	025b      	lsls	r3, r3, #9
 8001512:	4013      	ands	r3, r2
 8001514:	d040      	beq.n	8001598 <HAL_RCC_OscConfig+0x5a8>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a1b      	ldr	r3, [r3, #32]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d03c      	beq.n	8001598 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e0e6      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a1b      	ldr	r3, [r3, #32]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d01b      	beq.n	8001562 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800152a:	4b50      	ldr	r3, [pc, #320]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800152c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800152e:	4b4f      	ldr	r3, [pc, #316]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001530:	2180      	movs	r1, #128	; 0x80
 8001532:	0249      	lsls	r1, r1, #9
 8001534:	430a      	orrs	r2, r1
 8001536:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001538:	f7ff fae2 	bl	8000b00 <HAL_GetTick>
 800153c:	0003      	movs	r3, r0
 800153e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001542:	f7ff fadd 	bl	8000b00 <HAL_GetTick>
 8001546:	0002      	movs	r2, r0
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e0cd      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001554:	4b45      	ldr	r3, [pc, #276]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001556:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	025b      	lsls	r3, r3, #9
 800155c:	4013      	ands	r3, r2
 800155e:	d0f0      	beq.n	8001542 <HAL_RCC_OscConfig+0x552>
 8001560:	e01b      	b.n	800159a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001562:	4b42      	ldr	r3, [pc, #264]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001566:	4b41      	ldr	r3, [pc, #260]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001568:	4943      	ldr	r1, [pc, #268]	; (8001678 <HAL_RCC_OscConfig+0x688>)
 800156a:	400a      	ands	r2, r1
 800156c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156e:	f7ff fac7 	bl	8000b00 <HAL_GetTick>
 8001572:	0003      	movs	r3, r0
 8001574:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001578:	f7ff fac2 	bl	8000b00 <HAL_GetTick>
 800157c:	0002      	movs	r2, r0
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b02      	cmp	r3, #2
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e0b2      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800158a:	4b38      	ldr	r3, [pc, #224]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800158c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800158e:	2380      	movs	r3, #128	; 0x80
 8001590:	025b      	lsls	r3, r3, #9
 8001592:	4013      	ands	r3, r2
 8001594:	d1f0      	bne.n	8001578 <HAL_RCC_OscConfig+0x588>
 8001596:	e000      	b.n	800159a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001598:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d100      	bne.n	80015a4 <HAL_RCC_OscConfig+0x5b4>
 80015a2:	e0a4      	b.n	80016ee <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015a4:	4b31      	ldr	r3, [pc, #196]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	220c      	movs	r2, #12
 80015aa:	4013      	ands	r3, r2
 80015ac:	2b08      	cmp	r3, #8
 80015ae:	d100      	bne.n	80015b2 <HAL_RCC_OscConfig+0x5c2>
 80015b0:	e078      	b.n	80016a4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d14c      	bne.n	8001654 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ba:	4b2c      	ldr	r3, [pc, #176]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	4b2b      	ldr	r3, [pc, #172]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80015c0:	492e      	ldr	r1, [pc, #184]	; (800167c <HAL_RCC_OscConfig+0x68c>)
 80015c2:	400a      	ands	r2, r1
 80015c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c6:	f7ff fa9b 	bl	8000b00 <HAL_GetTick>
 80015ca:	0003      	movs	r3, r0
 80015cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d0:	f7ff fa96 	bl	8000b00 <HAL_GetTick>
 80015d4:	0002      	movs	r2, r0
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e086      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015e2:	4b22      	ldr	r3, [pc, #136]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	049b      	lsls	r3, r3, #18
 80015ea:	4013      	ands	r3, r2
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80015f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f2:	220f      	movs	r2, #15
 80015f4:	4393      	bics	r3, r2
 80015f6:	0019      	movs	r1, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015fc:	4b1b      	ldr	r3, [pc, #108]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 80015fe:	430a      	orrs	r2, r1
 8001600:	62da      	str	r2, [r3, #44]	; 0x2c
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	4a1e      	ldr	r2, [pc, #120]	; (8001680 <HAL_RCC_OscConfig+0x690>)
 8001608:	4013      	ands	r3, r2
 800160a:	0019      	movs	r1, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001614:	431a      	orrs	r2, r3
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001618:	430a      	orrs	r2, r1
 800161a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800161c:	4b13      	ldr	r3, [pc, #76]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	4b12      	ldr	r3, [pc, #72]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001622:	2180      	movs	r1, #128	; 0x80
 8001624:	0449      	lsls	r1, r1, #17
 8001626:	430a      	orrs	r2, r1
 8001628:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162a:	f7ff fa69 	bl	8000b00 <HAL_GetTick>
 800162e:	0003      	movs	r3, r0
 8001630:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001632:	e008      	b.n	8001646 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001634:	f7ff fa64 	bl	8000b00 <HAL_GetTick>
 8001638:	0002      	movs	r2, r0
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e054      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001646:	4b09      	ldr	r3, [pc, #36]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	2380      	movs	r3, #128	; 0x80
 800164c:	049b      	lsls	r3, r3, #18
 800164e:	4013      	ands	r3, r2
 8001650:	d0f0      	beq.n	8001634 <HAL_RCC_OscConfig+0x644>
 8001652:	e04c      	b.n	80016ee <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b04      	ldr	r3, [pc, #16]	; (800166c <HAL_RCC_OscConfig+0x67c>)
 800165a:	4908      	ldr	r1, [pc, #32]	; (800167c <HAL_RCC_OscConfig+0x68c>)
 800165c:	400a      	ands	r2, r1
 800165e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001660:	f7ff fa4e 	bl	8000b00 <HAL_GetTick>
 8001664:	0003      	movs	r3, r0
 8001666:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001668:	e015      	b.n	8001696 <HAL_RCC_OscConfig+0x6a6>
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	40021000 	.word	0x40021000
 8001670:	00001388 	.word	0x00001388
 8001674:	efffffff 	.word	0xefffffff
 8001678:	fffeffff 	.word	0xfffeffff
 800167c:	feffffff 	.word	0xfeffffff
 8001680:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001684:	f7ff fa3c 	bl	8000b00 <HAL_GetTick>
 8001688:	0002      	movs	r2, r0
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e02c      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001696:	4b18      	ldr	r3, [pc, #96]	; (80016f8 <HAL_RCC_OscConfig+0x708>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	2380      	movs	r3, #128	; 0x80
 800169c:	049b      	lsls	r3, r3, #18
 800169e:	4013      	ands	r3, r2
 80016a0:	d1f0      	bne.n	8001684 <HAL_RCC_OscConfig+0x694>
 80016a2:	e024      	b.n	80016ee <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d101      	bne.n	80016b0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e01f      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80016b0:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <HAL_RCC_OscConfig+0x708>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <HAL_RCC_OscConfig+0x708>)
 80016b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ba:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	23c0      	movs	r3, #192	; 0xc0
 80016c0:	025b      	lsls	r3, r3, #9
 80016c2:	401a      	ands	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d10e      	bne.n	80016ea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	220f      	movs	r2, #15
 80016d0:	401a      	ands	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80016da:	697a      	ldr	r2, [r7, #20]
 80016dc:	23f0      	movs	r3, #240	; 0xf0
 80016de:	039b      	lsls	r3, r3, #14
 80016e0:	401a      	ands	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d001      	beq.n	80016ee <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e000      	b.n	80016f0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	0018      	movs	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b008      	add	sp, #32
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40021000 	.word	0x40021000

080016fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e0bf      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001710:	4b61      	ldr	r3, [pc, #388]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2201      	movs	r2, #1
 8001716:	4013      	ands	r3, r2
 8001718:	683a      	ldr	r2, [r7, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	d911      	bls.n	8001742 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800171e:	4b5e      	ldr	r3, [pc, #376]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2201      	movs	r2, #1
 8001724:	4393      	bics	r3, r2
 8001726:	0019      	movs	r1, r3
 8001728:	4b5b      	ldr	r3, [pc, #364]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001730:	4b59      	ldr	r3, [pc, #356]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2201      	movs	r2, #1
 8001736:	4013      	ands	r3, r2
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	d001      	beq.n	8001742 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e0a6      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2202      	movs	r2, #2
 8001748:	4013      	ands	r3, r2
 800174a:	d015      	beq.n	8001778 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2204      	movs	r2, #4
 8001752:	4013      	ands	r3, r2
 8001754:	d006      	beq.n	8001764 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001756:	4b51      	ldr	r3, [pc, #324]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4b50      	ldr	r3, [pc, #320]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 800175c:	21e0      	movs	r1, #224	; 0xe0
 800175e:	00c9      	lsls	r1, r1, #3
 8001760:	430a      	orrs	r2, r1
 8001762:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001764:	4b4d      	ldr	r3, [pc, #308]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	22f0      	movs	r2, #240	; 0xf0
 800176a:	4393      	bics	r3, r2
 800176c:	0019      	movs	r1, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	4b4a      	ldr	r3, [pc, #296]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 8001774:	430a      	orrs	r2, r1
 8001776:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2201      	movs	r2, #1
 800177e:	4013      	ands	r3, r2
 8001780:	d04c      	beq.n	800181c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d107      	bne.n	800179a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800178a:	4b44      	ldr	r3, [pc, #272]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	2380      	movs	r3, #128	; 0x80
 8001790:	029b      	lsls	r3, r3, #10
 8001792:	4013      	ands	r3, r2
 8001794:	d120      	bne.n	80017d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e07a      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d107      	bne.n	80017b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a2:	4b3e      	ldr	r3, [pc, #248]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	2380      	movs	r3, #128	; 0x80
 80017a8:	049b      	lsls	r3, r3, #18
 80017aa:	4013      	ands	r3, r2
 80017ac:	d114      	bne.n	80017d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e06e      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b03      	cmp	r3, #3
 80017b8:	d107      	bne.n	80017ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80017ba:	4b38      	ldr	r3, [pc, #224]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 80017bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	025b      	lsls	r3, r3, #9
 80017c2:	4013      	ands	r3, r2
 80017c4:	d108      	bne.n	80017d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e062      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ca:	4b34      	ldr	r3, [pc, #208]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2202      	movs	r2, #2
 80017d0:	4013      	ands	r3, r2
 80017d2:	d101      	bne.n	80017d8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e05b      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017d8:	4b30      	ldr	r3, [pc, #192]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	2203      	movs	r2, #3
 80017de:	4393      	bics	r3, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	4b2d      	ldr	r3, [pc, #180]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 80017e8:	430a      	orrs	r2, r1
 80017ea:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017ec:	f7ff f988 	bl	8000b00 <HAL_GetTick>
 80017f0:	0003      	movs	r3, r0
 80017f2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f4:	e009      	b.n	800180a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f6:	f7ff f983 	bl	8000b00 <HAL_GetTick>
 80017fa:	0002      	movs	r2, r0
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	4a27      	ldr	r2, [pc, #156]	; (80018a0 <HAL_RCC_ClockConfig+0x1a4>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d901      	bls.n	800180a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e042      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180a:	4b24      	ldr	r3, [pc, #144]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	220c      	movs	r2, #12
 8001810:	401a      	ands	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	429a      	cmp	r2, r3
 800181a:	d1ec      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800181c:	4b1e      	ldr	r3, [pc, #120]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2201      	movs	r2, #1
 8001822:	4013      	ands	r3, r2
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	429a      	cmp	r2, r3
 8001828:	d211      	bcs.n	800184e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182a:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2201      	movs	r2, #1
 8001830:	4393      	bics	r3, r2
 8001832:	0019      	movs	r1, r3
 8001834:	4b18      	ldr	r3, [pc, #96]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	430a      	orrs	r2, r1
 800183a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800183c:	4b16      	ldr	r3, [pc, #88]	; (8001898 <HAL_RCC_ClockConfig+0x19c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2201      	movs	r2, #1
 8001842:	4013      	ands	r3, r2
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d001      	beq.n	800184e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e020      	b.n	8001890 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2204      	movs	r2, #4
 8001854:	4013      	ands	r3, r2
 8001856:	d009      	beq.n	800186c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	4a11      	ldr	r2, [pc, #68]	; (80018a4 <HAL_RCC_ClockConfig+0x1a8>)
 800185e:	4013      	ands	r3, r2
 8001860:	0019      	movs	r1, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68da      	ldr	r2, [r3, #12]
 8001866:	4b0d      	ldr	r3, [pc, #52]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 8001868:	430a      	orrs	r2, r1
 800186a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800186c:	f000 f820 	bl	80018b0 <HAL_RCC_GetSysClockFreq>
 8001870:	0001      	movs	r1, r0
 8001872:	4b0a      	ldr	r3, [pc, #40]	; (800189c <HAL_RCC_ClockConfig+0x1a0>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	091b      	lsrs	r3, r3, #4
 8001878:	220f      	movs	r2, #15
 800187a:	4013      	ands	r3, r2
 800187c:	4a0a      	ldr	r2, [pc, #40]	; (80018a8 <HAL_RCC_ClockConfig+0x1ac>)
 800187e:	5cd3      	ldrb	r3, [r2, r3]
 8001880:	000a      	movs	r2, r1
 8001882:	40da      	lsrs	r2, r3
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <HAL_RCC_ClockConfig+0x1b0>)
 8001886:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001888:	2000      	movs	r0, #0
 800188a:	f7ff f8f3 	bl	8000a74 <HAL_InitTick>
  
  return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	0018      	movs	r0, r3
 8001892:	46bd      	mov	sp, r7
 8001894:	b004      	add	sp, #16
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40022000 	.word	0x40022000
 800189c:	40021000 	.word	0x40021000
 80018a0:	00001388 	.word	0x00001388
 80018a4:	fffff8ff 	.word	0xfffff8ff
 80018a8:	080037e4 	.word	0x080037e4
 80018ac:	20000000 	.word	0x20000000

080018b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018b0:	b590      	push	{r4, r7, lr}
 80018b2:	b08f      	sub	sp, #60	; 0x3c
 80018b4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80018b6:	2314      	movs	r3, #20
 80018b8:	18fb      	adds	r3, r7, r3
 80018ba:	4a38      	ldr	r2, [pc, #224]	; (800199c <HAL_RCC_GetSysClockFreq+0xec>)
 80018bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80018be:	c313      	stmia	r3!, {r0, r1, r4}
 80018c0:	6812      	ldr	r2, [r2, #0]
 80018c2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80018c4:	1d3b      	adds	r3, r7, #4
 80018c6:	4a36      	ldr	r2, [pc, #216]	; (80019a0 <HAL_RCC_GetSysClockFreq+0xf0>)
 80018c8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80018ca:	c313      	stmia	r3!, {r0, r1, r4}
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018d4:	2300      	movs	r3, #0
 80018d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80018d8:	2300      	movs	r3, #0
 80018da:	637b      	str	r3, [r7, #52]	; 0x34
 80018dc:	2300      	movs	r3, #0
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80018e4:	4b2f      	ldr	r3, [pc, #188]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ec:	220c      	movs	r2, #12
 80018ee:	4013      	ands	r3, r2
 80018f0:	2b0c      	cmp	r3, #12
 80018f2:	d047      	beq.n	8001984 <HAL_RCC_GetSysClockFreq+0xd4>
 80018f4:	d849      	bhi.n	800198a <HAL_RCC_GetSysClockFreq+0xda>
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	d002      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0x50>
 80018fa:	2b08      	cmp	r3, #8
 80018fc:	d003      	beq.n	8001906 <HAL_RCC_GetSysClockFreq+0x56>
 80018fe:	e044      	b.n	800198a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001900:	4b29      	ldr	r3, [pc, #164]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001902:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001904:	e044      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001908:	0c9b      	lsrs	r3, r3, #18
 800190a:	220f      	movs	r2, #15
 800190c:	4013      	ands	r3, r2
 800190e:	2214      	movs	r2, #20
 8001910:	18ba      	adds	r2, r7, r2
 8001912:	5cd3      	ldrb	r3, [r2, r3]
 8001914:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001916:	4b23      	ldr	r3, [pc, #140]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191a:	220f      	movs	r2, #15
 800191c:	4013      	ands	r3, r2
 800191e:	1d3a      	adds	r2, r7, #4
 8001920:	5cd3      	ldrb	r3, [r2, r3]
 8001922:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001924:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001926:	23c0      	movs	r3, #192	; 0xc0
 8001928:	025b      	lsls	r3, r3, #9
 800192a:	401a      	ands	r2, r3
 800192c:	2380      	movs	r3, #128	; 0x80
 800192e:	025b      	lsls	r3, r3, #9
 8001930:	429a      	cmp	r2, r3
 8001932:	d109      	bne.n	8001948 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001934:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001936:	481c      	ldr	r0, [pc, #112]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001938:	f7fe fbe6 	bl	8000108 <__udivsi3>
 800193c:	0003      	movs	r3, r0
 800193e:	001a      	movs	r2, r3
 8001940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001942:	4353      	muls	r3, r2
 8001944:	637b      	str	r3, [r7, #52]	; 0x34
 8001946:	e01a      	b.n	800197e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001948:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800194a:	23c0      	movs	r3, #192	; 0xc0
 800194c:	025b      	lsls	r3, r3, #9
 800194e:	401a      	ands	r2, r3
 8001950:	23c0      	movs	r3, #192	; 0xc0
 8001952:	025b      	lsls	r3, r3, #9
 8001954:	429a      	cmp	r2, r3
 8001956:	d109      	bne.n	800196c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001958:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800195a:	4814      	ldr	r0, [pc, #80]	; (80019ac <HAL_RCC_GetSysClockFreq+0xfc>)
 800195c:	f7fe fbd4 	bl	8000108 <__udivsi3>
 8001960:	0003      	movs	r3, r0
 8001962:	001a      	movs	r2, r3
 8001964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001966:	4353      	muls	r3, r2
 8001968:	637b      	str	r3, [r7, #52]	; 0x34
 800196a:	e008      	b.n	800197e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800196c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800196e:	480e      	ldr	r0, [pc, #56]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001970:	f7fe fbca 	bl	8000108 <__udivsi3>
 8001974:	0003      	movs	r3, r0
 8001976:	001a      	movs	r2, r3
 8001978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197a:	4353      	muls	r3, r2
 800197c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800197e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001980:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001982:	e005      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001984:	4b09      	ldr	r3, [pc, #36]	; (80019ac <HAL_RCC_GetSysClockFreq+0xfc>)
 8001986:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001988:	e002      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800198a:	4b07      	ldr	r3, [pc, #28]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800198c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800198e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001992:	0018      	movs	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	b00f      	add	sp, #60	; 0x3c
 8001998:	bd90      	pop	{r4, r7, pc}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	080037c4 	.word	0x080037c4
 80019a0:	080037d4 	.word	0x080037d4
 80019a4:	40021000 	.word	0x40021000
 80019a8:	007a1200 	.word	0x007a1200
 80019ac:	02dc6c00 	.word	0x02dc6c00

080019b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019b4:	4b02      	ldr	r3, [pc, #8]	; (80019c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019b6:	681b      	ldr	r3, [r3, #0]
}
 80019b8:	0018      	movs	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	20000000 	.word	0x20000000

080019c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80019c8:	f7ff fff2 	bl	80019b0 <HAL_RCC_GetHCLKFreq>
 80019cc:	0001      	movs	r1, r0
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	0a1b      	lsrs	r3, r3, #8
 80019d4:	2207      	movs	r2, #7
 80019d6:	4013      	ands	r3, r2
 80019d8:	4a04      	ldr	r2, [pc, #16]	; (80019ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80019da:	5cd3      	ldrb	r3, [r2, r3]
 80019dc:	40d9      	lsrs	r1, r3
 80019de:	000b      	movs	r3, r1
}    
 80019e0:	0018      	movs	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	46c0      	nop			; (mov r8, r8)
 80019e8:	40021000 	.word	0x40021000
 80019ec:	080037f4 	.word	0x080037f4

080019f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	025b      	lsls	r3, r3, #9
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d100      	bne.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001a0c:	e08e      	b.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001a0e:	2017      	movs	r0, #23
 8001a10:	183b      	adds	r3, r7, r0
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a16:	4b6e      	ldr	r3, [pc, #440]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a18:	69da      	ldr	r2, [r3, #28]
 8001a1a:	2380      	movs	r3, #128	; 0x80
 8001a1c:	055b      	lsls	r3, r3, #21
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d110      	bne.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	4b6b      	ldr	r3, [pc, #428]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a24:	69da      	ldr	r2, [r3, #28]
 8001a26:	4b6a      	ldr	r3, [pc, #424]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a28:	2180      	movs	r1, #128	; 0x80
 8001a2a:	0549      	lsls	r1, r1, #21
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	61da      	str	r2, [r3, #28]
 8001a30:	4b67      	ldr	r3, [pc, #412]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a32:	69da      	ldr	r2, [r3, #28]
 8001a34:	2380      	movs	r3, #128	; 0x80
 8001a36:	055b      	lsls	r3, r3, #21
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a3e:	183b      	adds	r3, r7, r0
 8001a40:	2201      	movs	r2, #1
 8001a42:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a44:	4b63      	ldr	r3, [pc, #396]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	d11a      	bne.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a50:	4b60      	ldr	r3, [pc, #384]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b5f      	ldr	r3, [pc, #380]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a56:	2180      	movs	r1, #128	; 0x80
 8001a58:	0049      	lsls	r1, r1, #1
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a5e:	f7ff f84f 	bl	8000b00 <HAL_GetTick>
 8001a62:	0003      	movs	r3, r0
 8001a64:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a66:	e008      	b.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a68:	f7ff f84a 	bl	8000b00 <HAL_GetTick>
 8001a6c:	0002      	movs	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b64      	cmp	r3, #100	; 0x64
 8001a74:	d901      	bls.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e0a6      	b.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7a:	4b56      	ldr	r3, [pc, #344]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	2380      	movs	r3, #128	; 0x80
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4013      	ands	r3, r2
 8001a84:	d0f0      	beq.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a86:	4b52      	ldr	r3, [pc, #328]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a88:	6a1a      	ldr	r2, [r3, #32]
 8001a8a:	23c0      	movs	r3, #192	; 0xc0
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	4013      	ands	r3, r2
 8001a90:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d034      	beq.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	23c0      	movs	r3, #192	; 0xc0
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d02c      	beq.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001aa8:	4b49      	ldr	r3, [pc, #292]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	4a4a      	ldr	r2, [pc, #296]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001aae:	4013      	ands	r3, r2
 8001ab0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ab2:	4b47      	ldr	r3, [pc, #284]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ab4:	6a1a      	ldr	r2, [r3, #32]
 8001ab6:	4b46      	ldr	r3, [pc, #280]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ab8:	2180      	movs	r1, #128	; 0x80
 8001aba:	0249      	lsls	r1, r1, #9
 8001abc:	430a      	orrs	r2, r1
 8001abe:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ac0:	4b43      	ldr	r3, [pc, #268]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ac2:	6a1a      	ldr	r2, [r3, #32]
 8001ac4:	4b42      	ldr	r3, [pc, #264]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ac6:	4945      	ldr	r1, [pc, #276]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001ac8:	400a      	ands	r2, r1
 8001aca:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001acc:	4b40      	ldr	r3, [pc, #256]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d013      	beq.n	8001b02 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ada:	f7ff f811 	bl	8000b00 <HAL_GetTick>
 8001ade:	0003      	movs	r3, r0
 8001ae0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae2:	e009      	b.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae4:	f7ff f80c 	bl	8000b00 <HAL_GetTick>
 8001ae8:	0002      	movs	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	4a3c      	ldr	r2, [pc, #240]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e067      	b.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af8:	4b35      	ldr	r3, [pc, #212]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	2202      	movs	r2, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d0f0      	beq.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b02:	4b33      	ldr	r3, [pc, #204]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	4a34      	ldr	r2, [pc, #208]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	0019      	movs	r1, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	4b2f      	ldr	r3, [pc, #188]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b12:	430a      	orrs	r2, r1
 8001b14:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b16:	2317      	movs	r3, #23
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b20:	4b2b      	ldr	r3, [pc, #172]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b22:	69da      	ldr	r2, [r3, #28]
 8001b24:	4b2a      	ldr	r3, [pc, #168]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b26:	492f      	ldr	r1, [pc, #188]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001b28:	400a      	ands	r2, r1
 8001b2a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2201      	movs	r2, #1
 8001b32:	4013      	ands	r3, r2
 8001b34:	d009      	beq.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b36:	4b26      	ldr	r3, [pc, #152]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	4393      	bics	r3, r2
 8001b3e:	0019      	movs	r1, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	4b22      	ldr	r3, [pc, #136]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b46:	430a      	orrs	r2, r1
 8001b48:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	4013      	ands	r3, r2
 8001b52:	d009      	beq.n	8001b68 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b54:	4b1e      	ldr	r3, [pc, #120]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b58:	4a23      	ldr	r2, [pc, #140]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68da      	ldr	r2, [r3, #12]
 8001b62:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b64:	430a      	orrs	r2, r1
 8001b66:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2220      	movs	r2, #32
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d009      	beq.n	8001b86 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b72:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	2210      	movs	r2, #16
 8001b78:	4393      	bics	r3, r2
 8001b7a:	0019      	movs	r1, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	691a      	ldr	r2, [r3, #16]
 8001b80:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b82:	430a      	orrs	r2, r1
 8001b84:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	2380      	movs	r3, #128	; 0x80
 8001b8c:	029b      	lsls	r3, r3, #10
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d009      	beq.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	2280      	movs	r2, #128	; 0x80
 8001b98:	4393      	bics	r3, r2
 8001b9a:	0019      	movs	r1, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	699a      	ldr	r2, [r3, #24]
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	2380      	movs	r3, #128	; 0x80
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d009      	beq.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	2240      	movs	r2, #64	; 0x40
 8001bb8:	4393      	bics	r3, r2
 8001bba:	0019      	movs	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	0018      	movs	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b006      	add	sp, #24
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40007000 	.word	0x40007000
 8001bd8:	fffffcff 	.word	0xfffffcff
 8001bdc:	fffeffff 	.word	0xfffeffff
 8001be0:	00001388 	.word	0x00001388
 8001be4:	efffffff 	.word	0xefffffff
 8001be8:	fffcffff 	.word	0xfffcffff

08001bec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e0a8      	b.n	8001d50 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d109      	bne.n	8001c1a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685a      	ldr	r2, [r3, #4]
 8001c0a:	2382      	movs	r3, #130	; 0x82
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d009      	beq.n	8001c26 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	61da      	str	r2, [r3, #28]
 8001c18:	e005      	b.n	8001c26 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	225d      	movs	r2, #93	; 0x5d
 8001c30:	5c9b      	ldrb	r3, [r3, r2]
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d107      	bne.n	8001c48 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	225c      	movs	r2, #92	; 0x5c
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	0018      	movs	r0, r3
 8001c44:	f7fe fc96 	bl	8000574 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	225d      	movs	r2, #93	; 0x5d
 8001c4c:	2102      	movs	r1, #2
 8001c4e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2140      	movs	r1, #64	; 0x40
 8001c5c:	438a      	bics	r2, r1
 8001c5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68da      	ldr	r2, [r3, #12]
 8001c64:	23e0      	movs	r3, #224	; 0xe0
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d902      	bls.n	8001c72 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	e002      	b.n	8001c78 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	015b      	lsls	r3, r3, #5
 8001c76:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	68da      	ldr	r2, [r3, #12]
 8001c7c:	23f0      	movs	r3, #240	; 0xf0
 8001c7e:	011b      	lsls	r3, r3, #4
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d008      	beq.n	8001c96 <HAL_SPI_Init+0xaa>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	23e0      	movs	r3, #224	; 0xe0
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d002      	beq.n	8001c96 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	2382      	movs	r3, #130	; 0x82
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	401a      	ands	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6899      	ldr	r1, [r3, #8]
 8001ca4:	2384      	movs	r3, #132	; 0x84
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	400b      	ands	r3, r1
 8001caa:	431a      	orrs	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	2102      	movs	r1, #2
 8001cb2:	400b      	ands	r3, r1
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	2101      	movs	r1, #1
 8001cbc:	400b      	ands	r3, r1
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6999      	ldr	r1, [r3, #24]
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	400b      	ands	r3, r1
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	2138      	movs	r1, #56	; 0x38
 8001cd2:	400b      	ands	r3, r1
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	2180      	movs	r1, #128	; 0x80
 8001cdc:	400b      	ands	r3, r1
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	0011      	movs	r1, r2
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	019b      	lsls	r3, r3, #6
 8001cea:	401a      	ands	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	0c1b      	lsrs	r3, r3, #16
 8001cfa:	2204      	movs	r2, #4
 8001cfc:	401a      	ands	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d02:	2110      	movs	r1, #16
 8001d04:	400b      	ands	r3, r1
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d0c:	2108      	movs	r1, #8
 8001d0e:	400b      	ands	r3, r1
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68d9      	ldr	r1, [r3, #12]
 8001d16:	23f0      	movs	r3, #240	; 0xf0
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	400b      	ands	r3, r1
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	0011      	movs	r1, r2
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	015b      	lsls	r3, r3, #5
 8001d26:	401a      	ands	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	69da      	ldr	r2, [r3, #28]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4907      	ldr	r1, [pc, #28]	; (8001d58 <HAL_SPI_Init+0x16c>)
 8001d3c:	400a      	ands	r2, r1
 8001d3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	225d      	movs	r2, #93	; 0x5d
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
}
 8001d50:	0018      	movs	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b004      	add	sp, #16
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	fffff7ff 	.word	0xfffff7ff

08001d5c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	; 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
 8001d68:	001a      	movs	r2, r3
 8001d6a:	1cbb      	adds	r3, r7, #2
 8001d6c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001d72:	2323      	movs	r3, #35	; 0x23
 8001d74:	18fb      	adds	r3, r7, r3
 8001d76:	2200      	movs	r2, #0
 8001d78:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	225c      	movs	r2, #92	; 0x5c
 8001d7e:	5c9b      	ldrb	r3, [r3, r2]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d101      	bne.n	8001d88 <HAL_SPI_TransmitReceive+0x2c>
 8001d84:	2302      	movs	r3, #2
 8001d86:	e1b5      	b.n	80020f4 <HAL_SPI_TransmitReceive+0x398>
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	225c      	movs	r2, #92	; 0x5c
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d90:	f7fe feb6 	bl	8000b00 <HAL_GetTick>
 8001d94:	0003      	movs	r3, r0
 8001d96:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d98:	201b      	movs	r0, #27
 8001d9a:	183b      	adds	r3, r7, r0
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	215d      	movs	r1, #93	; 0x5d
 8001da0:	5c52      	ldrb	r2, [r2, r1]
 8001da2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001daa:	2312      	movs	r3, #18
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	1cba      	adds	r2, r7, #2
 8001db0:	8812      	ldrh	r2, [r2, #0]
 8001db2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001db4:	183b      	adds	r3, r7, r0
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d011      	beq.n	8001de0 <HAL_SPI_TransmitReceive+0x84>
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	2382      	movs	r3, #130	; 0x82
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d107      	bne.n	8001dd6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d103      	bne.n	8001dd6 <HAL_SPI_TransmitReceive+0x7a>
 8001dce:	183b      	adds	r3, r7, r0
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d004      	beq.n	8001de0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8001dd6:	2323      	movs	r3, #35	; 0x23
 8001dd8:	18fb      	adds	r3, r7, r3
 8001dda:	2202      	movs	r2, #2
 8001ddc:	701a      	strb	r2, [r3, #0]
    goto error;
 8001dde:	e17e      	b.n	80020de <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d006      	beq.n	8001df4 <HAL_SPI_TransmitReceive+0x98>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_SPI_TransmitReceive+0x98>
 8001dec:	1cbb      	adds	r3, r7, #2
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d104      	bne.n	8001dfe <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8001df4:	2323      	movs	r3, #35	; 0x23
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]
    goto error;
 8001dfc:	e16f      	b.n	80020de <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	225d      	movs	r2, #93	; 0x5d
 8001e02:	5c9b      	ldrb	r3, [r3, r2]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	d003      	beq.n	8001e12 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	225d      	movs	r2, #93	; 0x5d
 8001e0e:	2105      	movs	r1, #5
 8001e10:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2200      	movs	r2, #0
 8001e16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	1cba      	adds	r2, r7, #2
 8001e22:	2146      	movs	r1, #70	; 0x46
 8001e24:	8812      	ldrh	r2, [r2, #0]
 8001e26:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	1cba      	adds	r2, r7, #2
 8001e2c:	2144      	movs	r1, #68	; 0x44
 8001e2e:	8812      	ldrh	r2, [r2, #0]
 8001e30:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	68ba      	ldr	r2, [r7, #8]
 8001e36:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	1cba      	adds	r2, r7, #2
 8001e3c:	8812      	ldrh	r2, [r2, #0]
 8001e3e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	1cba      	adds	r2, r7, #2
 8001e44:	8812      	ldrh	r2, [r2, #0]
 8001e46:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2200      	movs	r2, #0
 8001e52:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	68da      	ldr	r2, [r3, #12]
 8001e58:	23e0      	movs	r3, #224	; 0xe0
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d908      	bls.n	8001e72 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	685a      	ldr	r2, [r3, #4]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	49a4      	ldr	r1, [pc, #656]	; (80020fc <HAL_SPI_TransmitReceive+0x3a0>)
 8001e6c:	400a      	ands	r2, r1
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	e008      	b.n	8001e84 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	685a      	ldr	r2, [r3, #4]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2180      	movs	r1, #128	; 0x80
 8001e7e:	0149      	lsls	r1, r1, #5
 8001e80:	430a      	orrs	r2, r1
 8001e82:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2240      	movs	r2, #64	; 0x40
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	2b40      	cmp	r3, #64	; 0x40
 8001e90:	d007      	beq.n	8001ea2 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2140      	movs	r1, #64	; 0x40
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	23e0      	movs	r3, #224	; 0xe0
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d800      	bhi.n	8001eb0 <HAL_SPI_TransmitReceive+0x154>
 8001eae:	e07f      	b.n	8001fb0 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <HAL_SPI_TransmitReceive+0x168>
 8001eb8:	2312      	movs	r3, #18
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d000      	beq.n	8001ec4 <HAL_SPI_TransmitReceive+0x168>
 8001ec2:	e069      	b.n	8001f98 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec8:	881a      	ldrh	r2, [r3, #0]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed4:	1c9a      	adds	r2, r3, #2
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ee8:	e056      	b.n	8001f98 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2202      	movs	r2, #2
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d11b      	bne.n	8001f30 <HAL_SPI_TransmitReceive+0x1d4>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d016      	beq.n	8001f30 <HAL_SPI_TransmitReceive+0x1d4>
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d113      	bne.n	8001f30 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f0c:	881a      	ldrh	r2, [r3, #0]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f18:	1c9a      	adds	r2, r3, #2
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	2201      	movs	r2, #1
 8001f38:	4013      	ands	r3, r2
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d11c      	bne.n	8001f78 <HAL_SPI_TransmitReceive+0x21c>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2246      	movs	r2, #70	; 0x46
 8001f42:	5a9b      	ldrh	r3, [r3, r2]
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d016      	beq.n	8001f78 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	b292      	uxth	r2, r2
 8001f56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	1c9a      	adds	r2, r3, #2
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2246      	movs	r2, #70	; 0x46
 8001f66:	5a9b      	ldrh	r3, [r3, r2]
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	b299      	uxth	r1, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2246      	movs	r2, #70	; 0x46
 8001f72:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f74:	2301      	movs	r3, #1
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001f78:	f7fe fdc2 	bl	8000b00 <HAL_GetTick>
 8001f7c:	0002      	movs	r2, r0
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d807      	bhi.n	8001f98 <HAL_SPI_TransmitReceive+0x23c>
 8001f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	d004      	beq.n	8001f98 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8001f8e:	2323      	movs	r3, #35	; 0x23
 8001f90:	18fb      	adds	r3, r7, r3
 8001f92:	2203      	movs	r2, #3
 8001f94:	701a      	strb	r2, [r3, #0]
        goto error;
 8001f96:	e0a2      	b.n	80020de <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1a3      	bne.n	8001eea <HAL_SPI_TransmitReceive+0x18e>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2246      	movs	r2, #70	; 0x46
 8001fa6:	5a9b      	ldrh	r3, [r3, r2]
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d19d      	bne.n	8001eea <HAL_SPI_TransmitReceive+0x18e>
 8001fae:	e085      	b.n	80020bc <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <HAL_SPI_TransmitReceive+0x268>
 8001fb8:	2312      	movs	r3, #18
 8001fba:	18fb      	adds	r3, r7, r3
 8001fbc:	881b      	ldrh	r3, [r3, #0]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d000      	beq.n	8001fc4 <HAL_SPI_TransmitReceive+0x268>
 8001fc2:	e070      	b.n	80020a6 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	330c      	adds	r3, #12
 8001fce:	7812      	ldrb	r2, [r2, #0]
 8001fd0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	b29a      	uxth	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fea:	e05c      	b.n	80020a6 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d11c      	bne.n	8002034 <HAL_SPI_TransmitReceive+0x2d8>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	d017      	beq.n	8002034 <HAL_SPI_TransmitReceive+0x2d8>
 8002004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002006:	2b01      	cmp	r3, #1
 8002008:	d114      	bne.n	8002034 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	330c      	adds	r3, #12
 8002014:	7812      	ldrb	r2, [r2, #0]
 8002016:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002026:	b29b      	uxth	r3, r3
 8002028:	3b01      	subs	r3, #1
 800202a:	b29a      	uxth	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002030:	2300      	movs	r3, #0
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	2201      	movs	r2, #1
 800203c:	4013      	ands	r3, r2
 800203e:	2b01      	cmp	r3, #1
 8002040:	d11e      	bne.n	8002080 <HAL_SPI_TransmitReceive+0x324>
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2246      	movs	r2, #70	; 0x46
 8002046:	5a9b      	ldrh	r3, [r3, r2]
 8002048:	b29b      	uxth	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d018      	beq.n	8002080 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	330c      	adds	r3, #12
 8002054:	001a      	movs	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	7812      	ldrb	r2, [r2, #0]
 800205c:	b2d2      	uxtb	r2, r2
 800205e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	1c5a      	adds	r2, r3, #1
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2246      	movs	r2, #70	; 0x46
 800206e:	5a9b      	ldrh	r3, [r3, r2]
 8002070:	b29b      	uxth	r3, r3
 8002072:	3b01      	subs	r3, #1
 8002074:	b299      	uxth	r1, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2246      	movs	r2, #70	; 0x46
 800207a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800207c:	2301      	movs	r3, #1
 800207e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002080:	f7fe fd3e 	bl	8000b00 <HAL_GetTick>
 8002084:	0002      	movs	r2, r0
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800208c:	429a      	cmp	r2, r3
 800208e:	d802      	bhi.n	8002096 <HAL_SPI_TransmitReceive+0x33a>
 8002090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002092:	3301      	adds	r3, #1
 8002094:	d102      	bne.n	800209c <HAL_SPI_TransmitReceive+0x340>
 8002096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002098:	2b00      	cmp	r3, #0
 800209a:	d104      	bne.n	80020a6 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 800209c:	2323      	movs	r3, #35	; 0x23
 800209e:	18fb      	adds	r3, r7, r3
 80020a0:	2203      	movs	r2, #3
 80020a2:	701a      	strb	r2, [r3, #0]
        goto error;
 80020a4:	e01b      	b.n	80020de <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d19d      	bne.n	8001fec <HAL_SPI_TransmitReceive+0x290>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2246      	movs	r2, #70	; 0x46
 80020b4:	5a9b      	ldrh	r3, [r3, r2]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d197      	bne.n	8001fec <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020bc:	69fa      	ldr	r2, [r7, #28]
 80020be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	0018      	movs	r0, r3
 80020c4:	f000 f94c 	bl	8002360 <SPI_EndRxTxTransaction>
 80020c8:	1e03      	subs	r3, r0, #0
 80020ca:	d007      	beq.n	80020dc <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80020cc:	2323      	movs	r3, #35	; 0x23
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	2201      	movs	r2, #1
 80020d2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2220      	movs	r2, #32
 80020d8:	661a      	str	r2, [r3, #96]	; 0x60
 80020da:	e000      	b.n	80020de <HAL_SPI_TransmitReceive+0x382>
  }

error :
 80020dc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	225d      	movs	r2, #93	; 0x5d
 80020e2:	2101      	movs	r1, #1
 80020e4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	225c      	movs	r2, #92	; 0x5c
 80020ea:	2100      	movs	r1, #0
 80020ec:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80020ee:	2323      	movs	r3, #35	; 0x23
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	781b      	ldrb	r3, [r3, #0]
}
 80020f4:	0018      	movs	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b00a      	add	sp, #40	; 0x28
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	ffffefff 	.word	0xffffefff

08002100 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	1dfb      	adds	r3, r7, #7
 800210e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002110:	f7fe fcf6 	bl	8000b00 <HAL_GetTick>
 8002114:	0002      	movs	r2, r0
 8002116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002118:	1a9b      	subs	r3, r3, r2
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	18d3      	adds	r3, r2, r3
 800211e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002120:	f7fe fcee 	bl	8000b00 <HAL_GetTick>
 8002124:	0003      	movs	r3, r0
 8002126:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002128:	4b3a      	ldr	r3, [pc, #232]	; (8002214 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	015b      	lsls	r3, r3, #5
 800212e:	0d1b      	lsrs	r3, r3, #20
 8002130:	69fa      	ldr	r2, [r7, #28]
 8002132:	4353      	muls	r3, r2
 8002134:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002136:	e058      	b.n	80021ea <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	3301      	adds	r3, #1
 800213c:	d055      	beq.n	80021ea <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800213e:	f7fe fcdf 	bl	8000b00 <HAL_GetTick>
 8002142:	0002      	movs	r2, r0
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	69fa      	ldr	r2, [r7, #28]
 800214a:	429a      	cmp	r2, r3
 800214c:	d902      	bls.n	8002154 <SPI_WaitFlagStateUntilTimeout+0x54>
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d142      	bne.n	80021da <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	21e0      	movs	r1, #224	; 0xe0
 8002160:	438a      	bics	r2, r1
 8002162:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	2382      	movs	r3, #130	; 0x82
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	429a      	cmp	r2, r3
 800216e:	d113      	bne.n	8002198 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	2380      	movs	r3, #128	; 0x80
 8002176:	021b      	lsls	r3, r3, #8
 8002178:	429a      	cmp	r2, r3
 800217a:	d005      	beq.n	8002188 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	429a      	cmp	r2, r3
 8002186:	d107      	bne.n	8002198 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2140      	movs	r1, #64	; 0x40
 8002194:	438a      	bics	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800219c:	2380      	movs	r3, #128	; 0x80
 800219e:	019b      	lsls	r3, r3, #6
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d110      	bne.n	80021c6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	491a      	ldr	r1, [pc, #104]	; (8002218 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80021b0:	400a      	ands	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2180      	movs	r1, #128	; 0x80
 80021c0:	0189      	lsls	r1, r1, #6
 80021c2:	430a      	orrs	r2, r1
 80021c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	225d      	movs	r2, #93	; 0x5d
 80021ca:	2101      	movs	r1, #1
 80021cc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	225c      	movs	r2, #92	; 0x5c
 80021d2:	2100      	movs	r1, #0
 80021d4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e017      	b.n	800220a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d101      	bne.n	80021e4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80021e0:	2300      	movs	r3, #0
 80021e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	68ba      	ldr	r2, [r7, #8]
 80021f2:	4013      	ands	r3, r2
 80021f4:	68ba      	ldr	r2, [r7, #8]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	425a      	negs	r2, r3
 80021fa:	4153      	adcs	r3, r2
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	001a      	movs	r2, r3
 8002200:	1dfb      	adds	r3, r7, #7
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	429a      	cmp	r2, r3
 8002206:	d197      	bne.n	8002138 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	0018      	movs	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	b008      	add	sp, #32
 8002210:	bd80      	pop	{r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	20000000 	.word	0x20000000
 8002218:	ffffdfff 	.word	0xffffdfff

0800221c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08a      	sub	sp, #40	; 0x28
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800222a:	2317      	movs	r3, #23
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	2200      	movs	r2, #0
 8002230:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002232:	f7fe fc65 	bl	8000b00 <HAL_GetTick>
 8002236:	0002      	movs	r2, r0
 8002238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800223a:	1a9b      	subs	r3, r3, r2
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	18d3      	adds	r3, r2, r3
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002242:	f7fe fc5d 	bl	8000b00 <HAL_GetTick>
 8002246:	0003      	movs	r3, r0
 8002248:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	330c      	adds	r3, #12
 8002250:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002252:	4b41      	ldr	r3, [pc, #260]	; (8002358 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	0013      	movs	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	189b      	adds	r3, r3, r2
 800225c:	00da      	lsls	r2, r3, #3
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	0d1b      	lsrs	r3, r3, #20
 8002262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002264:	4353      	muls	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002268:	e068      	b.n	800233c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	23c0      	movs	r3, #192	; 0xc0
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	429a      	cmp	r2, r3
 8002272:	d10a      	bne.n	800228a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d107      	bne.n	800228a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	b2da      	uxtb	r2, r3
 8002280:	2117      	movs	r1, #23
 8002282:	187b      	adds	r3, r7, r1
 8002284:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002286:	187b      	adds	r3, r7, r1
 8002288:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	3301      	adds	r3, #1
 800228e:	d055      	beq.n	800233c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002290:	f7fe fc36 	bl	8000b00 <HAL_GetTick>
 8002294:	0002      	movs	r2, r0
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800229c:	429a      	cmp	r2, r3
 800229e:	d902      	bls.n	80022a6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80022a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d142      	bne.n	800232c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	21e0      	movs	r1, #224	; 0xe0
 80022b2:	438a      	bics	r2, r1
 80022b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	2382      	movs	r3, #130	; 0x82
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	429a      	cmp	r2, r3
 80022c0:	d113      	bne.n	80022ea <SPI_WaitFifoStateUntilTimeout+0xce>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	2380      	movs	r3, #128	; 0x80
 80022c8:	021b      	lsls	r3, r3, #8
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d005      	beq.n	80022da <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	2380      	movs	r3, #128	; 0x80
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d107      	bne.n	80022ea <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2140      	movs	r1, #64	; 0x40
 80022e6:	438a      	bics	r2, r1
 80022e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022ee:	2380      	movs	r3, #128	; 0x80
 80022f0:	019b      	lsls	r3, r3, #6
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d110      	bne.n	8002318 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4916      	ldr	r1, [pc, #88]	; (800235c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002302:	400a      	ands	r2, r1
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2180      	movs	r1, #128	; 0x80
 8002312:	0189      	lsls	r1, r1, #6
 8002314:	430a      	orrs	r2, r1
 8002316:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	225d      	movs	r2, #93	; 0x5d
 800231c:	2101      	movs	r1, #1
 800231e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	225c      	movs	r2, #92	; 0x5c
 8002324:	2100      	movs	r1, #0
 8002326:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e010      	b.n	800234e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002332:	2300      	movs	r3, #0
 8002334:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	3b01      	subs	r3, #1
 800233a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	68ba      	ldr	r2, [r7, #8]
 8002344:	4013      	ands	r3, r2
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	429a      	cmp	r2, r3
 800234a:	d18e      	bne.n	800226a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	0018      	movs	r0, r3
 8002350:	46bd      	mov	sp, r7
 8002352:	b00a      	add	sp, #40	; 0x28
 8002354:	bd80      	pop	{r7, pc}
 8002356:	46c0      	nop			; (mov r8, r8)
 8002358:	20000000 	.word	0x20000000
 800235c:	ffffdfff 	.word	0xffffdfff

08002360 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af02      	add	r7, sp, #8
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	23c0      	movs	r3, #192	; 0xc0
 8002370:	0159      	lsls	r1, r3, #5
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	0013      	movs	r3, r2
 800237a:	2200      	movs	r2, #0
 800237c:	f7ff ff4e 	bl	800221c <SPI_WaitFifoStateUntilTimeout>
 8002380:	1e03      	subs	r3, r0, #0
 8002382:	d007      	beq.n	8002394 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002388:	2220      	movs	r2, #32
 800238a:	431a      	orrs	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e027      	b.n	80023e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	0013      	movs	r3, r2
 800239e:	2200      	movs	r2, #0
 80023a0:	2180      	movs	r1, #128	; 0x80
 80023a2:	f7ff fead 	bl	8002100 <SPI_WaitFlagStateUntilTimeout>
 80023a6:	1e03      	subs	r3, r0, #0
 80023a8:	d007      	beq.n	80023ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ae:	2220      	movs	r2, #32
 80023b0:	431a      	orrs	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e014      	b.n	80023e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	23c0      	movs	r3, #192	; 0xc0
 80023be:	00d9      	lsls	r1, r3, #3
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	0013      	movs	r3, r2
 80023c8:	2200      	movs	r2, #0
 80023ca:	f7ff ff27 	bl	800221c <SPI_WaitFifoStateUntilTimeout>
 80023ce:	1e03      	subs	r3, r0, #0
 80023d0:	d007      	beq.n	80023e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023d6:	2220      	movs	r2, #32
 80023d8:	431a      	orrs	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e000      	b.n	80023e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	0018      	movs	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	b004      	add	sp, #16
 80023ea:	bd80      	pop	{r7, pc}

080023ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e042      	b.n	8002484 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	223d      	movs	r2, #61	; 0x3d
 8002402:	5c9b      	ldrb	r3, [r3, r2]
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d107      	bne.n	800241a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	223c      	movs	r2, #60	; 0x3c
 800240e:	2100      	movs	r1, #0
 8002410:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f7fe fa13 	bl	8000840 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	223d      	movs	r2, #61	; 0x3d
 800241e:	2102      	movs	r1, #2
 8002420:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3304      	adds	r3, #4
 800242a:	0019      	movs	r1, r3
 800242c:	0010      	movs	r0, r2
 800242e:	f000 fa1f 	bl	8002870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2246      	movs	r2, #70	; 0x46
 8002436:	2101      	movs	r1, #1
 8002438:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	223e      	movs	r2, #62	; 0x3e
 800243e:	2101      	movs	r1, #1
 8002440:	5499      	strb	r1, [r3, r2]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	223f      	movs	r2, #63	; 0x3f
 8002446:	2101      	movs	r1, #1
 8002448:	5499      	strb	r1, [r3, r2]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2240      	movs	r2, #64	; 0x40
 800244e:	2101      	movs	r1, #1
 8002450:	5499      	strb	r1, [r3, r2]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2241      	movs	r2, #65	; 0x41
 8002456:	2101      	movs	r1, #1
 8002458:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2242      	movs	r2, #66	; 0x42
 800245e:	2101      	movs	r1, #1
 8002460:	5499      	strb	r1, [r3, r2]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2243      	movs	r2, #67	; 0x43
 8002466:	2101      	movs	r1, #1
 8002468:	5499      	strb	r1, [r3, r2]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2244      	movs	r2, #68	; 0x44
 800246e:	2101      	movs	r1, #1
 8002470:	5499      	strb	r1, [r3, r2]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2245      	movs	r2, #69	; 0x45
 8002476:	2101      	movs	r1, #1
 8002478:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	223d      	movs	r2, #61	; 0x3d
 800247e:	2101      	movs	r1, #1
 8002480:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	0018      	movs	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	b002      	add	sp, #8
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e042      	b.n	8002524 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	223d      	movs	r2, #61	; 0x3d
 80024a2:	5c9b      	ldrb	r3, [r3, r2]
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d107      	bne.n	80024ba <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	223c      	movs	r2, #60	; 0x3c
 80024ae:	2100      	movs	r1, #0
 80024b0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	0018      	movs	r0, r3
 80024b6:	f000 f839 	bl	800252c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	223d      	movs	r2, #61	; 0x3d
 80024be:	2102      	movs	r1, #2
 80024c0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3304      	adds	r3, #4
 80024ca:	0019      	movs	r1, r3
 80024cc:	0010      	movs	r0, r2
 80024ce:	f000 f9cf 	bl	8002870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2246      	movs	r2, #70	; 0x46
 80024d6:	2101      	movs	r1, #1
 80024d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	223e      	movs	r2, #62	; 0x3e
 80024de:	2101      	movs	r1, #1
 80024e0:	5499      	strb	r1, [r3, r2]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	223f      	movs	r2, #63	; 0x3f
 80024e6:	2101      	movs	r1, #1
 80024e8:	5499      	strb	r1, [r3, r2]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2240      	movs	r2, #64	; 0x40
 80024ee:	2101      	movs	r1, #1
 80024f0:	5499      	strb	r1, [r3, r2]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2241      	movs	r2, #65	; 0x41
 80024f6:	2101      	movs	r1, #1
 80024f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2242      	movs	r2, #66	; 0x42
 80024fe:	2101      	movs	r1, #1
 8002500:	5499      	strb	r1, [r3, r2]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2243      	movs	r2, #67	; 0x43
 8002506:	2101      	movs	r1, #1
 8002508:	5499      	strb	r1, [r3, r2]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2244      	movs	r2, #68	; 0x44
 800250e:	2101      	movs	r1, #1
 8002510:	5499      	strb	r1, [r3, r2]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2245      	movs	r2, #69	; 0x45
 8002516:	2101      	movs	r1, #1
 8002518:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	223d      	movs	r2, #61	; 0x3d
 800251e:	2101      	movs	r1, #1
 8002520:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	0018      	movs	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	b002      	add	sp, #8
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002534:	46c0      	nop			; (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	b002      	add	sp, #8
 800253a:	bd80      	pop	{r7, pc}

0800253c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002548:	2317      	movs	r3, #23
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	2200      	movs	r2, #0
 800254e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	223c      	movs	r2, #60	; 0x3c
 8002554:	5c9b      	ldrb	r3, [r3, r2]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d101      	bne.n	800255e <HAL_TIM_PWM_ConfigChannel+0x22>
 800255a:	2302      	movs	r3, #2
 800255c:	e0ad      	b.n	80026ba <HAL_TIM_PWM_ConfigChannel+0x17e>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	223c      	movs	r2, #60	; 0x3c
 8002562:	2101      	movs	r1, #1
 8002564:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2b0c      	cmp	r3, #12
 800256a:	d100      	bne.n	800256e <HAL_TIM_PWM_ConfigChannel+0x32>
 800256c:	e076      	b.n	800265c <HAL_TIM_PWM_ConfigChannel+0x120>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b0c      	cmp	r3, #12
 8002572:	d900      	bls.n	8002576 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002574:	e095      	b.n	80026a2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b08      	cmp	r3, #8
 800257a:	d04e      	beq.n	800261a <HAL_TIM_PWM_ConfigChannel+0xde>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b08      	cmp	r3, #8
 8002580:	d900      	bls.n	8002584 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002582:	e08e      	b.n	80026a2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_TIM_PWM_ConfigChannel+0x56>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b04      	cmp	r3, #4
 800258e:	d021      	beq.n	80025d4 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002590:	e087      	b.n	80026a2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68ba      	ldr	r2, [r7, #8]
 8002598:	0011      	movs	r1, r2
 800259a:	0018      	movs	r0, r3
 800259c:	f000 f9e8 	bl	8002970 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	699a      	ldr	r2, [r3, #24]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2108      	movs	r1, #8
 80025ac:	430a      	orrs	r2, r1
 80025ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	699a      	ldr	r2, [r3, #24]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2104      	movs	r1, #4
 80025bc:	438a      	bics	r2, r1
 80025be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6999      	ldr	r1, [r3, #24]
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	691a      	ldr	r2, [r3, #16]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	619a      	str	r2, [r3, #24]
      break;
 80025d2:	e06b      	b.n	80026ac <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68ba      	ldr	r2, [r7, #8]
 80025da:	0011      	movs	r1, r2
 80025dc:	0018      	movs	r0, r3
 80025de:	f000 fa4f 	bl	8002a80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699a      	ldr	r2, [r3, #24]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2180      	movs	r1, #128	; 0x80
 80025ee:	0109      	lsls	r1, r1, #4
 80025f0:	430a      	orrs	r2, r1
 80025f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	699a      	ldr	r2, [r3, #24]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4931      	ldr	r1, [pc, #196]	; (80026c4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002600:	400a      	ands	r2, r1
 8002602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6999      	ldr	r1, [r3, #24]
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	021a      	lsls	r2, r3, #8
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	430a      	orrs	r2, r1
 8002616:	619a      	str	r2, [r3, #24]
      break;
 8002618:	e048      	b.n	80026ac <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	0011      	movs	r1, r2
 8002622:	0018      	movs	r0, r3
 8002624:	f000 fab0 	bl	8002b88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	69da      	ldr	r2, [r3, #28]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2108      	movs	r1, #8
 8002634:	430a      	orrs	r2, r1
 8002636:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	69da      	ldr	r2, [r3, #28]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2104      	movs	r1, #4
 8002644:	438a      	bics	r2, r1
 8002646:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	69d9      	ldr	r1, [r3, #28]
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	61da      	str	r2, [r3, #28]
      break;
 800265a:	e027      	b.n	80026ac <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68ba      	ldr	r2, [r7, #8]
 8002662:	0011      	movs	r1, r2
 8002664:	0018      	movs	r0, r3
 8002666:	f000 fb15 	bl	8002c94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	69da      	ldr	r2, [r3, #28]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2180      	movs	r1, #128	; 0x80
 8002676:	0109      	lsls	r1, r1, #4
 8002678:	430a      	orrs	r2, r1
 800267a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	69da      	ldr	r2, [r3, #28]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	490f      	ldr	r1, [pc, #60]	; (80026c4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002688:	400a      	ands	r2, r1
 800268a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	69d9      	ldr	r1, [r3, #28]
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	021a      	lsls	r2, r3, #8
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	430a      	orrs	r2, r1
 800269e:	61da      	str	r2, [r3, #28]
      break;
 80026a0:	e004      	b.n	80026ac <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80026a2:	2317      	movs	r3, #23
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2201      	movs	r2, #1
 80026a8:	701a      	strb	r2, [r3, #0]
      break;
 80026aa:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	223c      	movs	r2, #60	; 0x3c
 80026b0:	2100      	movs	r1, #0
 80026b2:	5499      	strb	r1, [r3, r2]

  return status;
 80026b4:	2317      	movs	r3, #23
 80026b6:	18fb      	adds	r3, r7, r3
 80026b8:	781b      	ldrb	r3, [r3, #0]
}
 80026ba:	0018      	movs	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	b006      	add	sp, #24
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	46c0      	nop			; (mov r8, r8)
 80026c4:	fffffbff 	.word	0xfffffbff

080026c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026d2:	230f      	movs	r3, #15
 80026d4:	18fb      	adds	r3, r7, r3
 80026d6:	2200      	movs	r2, #0
 80026d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	223c      	movs	r2, #60	; 0x3c
 80026de:	5c9b      	ldrb	r3, [r3, r2]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d101      	bne.n	80026e8 <HAL_TIM_ConfigClockSource+0x20>
 80026e4:	2302      	movs	r3, #2
 80026e6:	e0bc      	b.n	8002862 <HAL_TIM_ConfigClockSource+0x19a>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	223c      	movs	r2, #60	; 0x3c
 80026ec:	2101      	movs	r1, #1
 80026ee:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	223d      	movs	r2, #61	; 0x3d
 80026f4:	2102      	movs	r1, #2
 80026f6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2277      	movs	r2, #119	; 0x77
 8002704:	4393      	bics	r3, r2
 8002706:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	4a58      	ldr	r2, [pc, #352]	; (800286c <HAL_TIM_ConfigClockSource+0x1a4>)
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2280      	movs	r2, #128	; 0x80
 800271e:	0192      	lsls	r2, r2, #6
 8002720:	4293      	cmp	r3, r2
 8002722:	d040      	beq.n	80027a6 <HAL_TIM_ConfigClockSource+0xde>
 8002724:	2280      	movs	r2, #128	; 0x80
 8002726:	0192      	lsls	r2, r2, #6
 8002728:	4293      	cmp	r3, r2
 800272a:	d900      	bls.n	800272e <HAL_TIM_ConfigClockSource+0x66>
 800272c:	e088      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 800272e:	2280      	movs	r2, #128	; 0x80
 8002730:	0152      	lsls	r2, r2, #5
 8002732:	4293      	cmp	r3, r2
 8002734:	d100      	bne.n	8002738 <HAL_TIM_ConfigClockSource+0x70>
 8002736:	e088      	b.n	800284a <HAL_TIM_ConfigClockSource+0x182>
 8002738:	2280      	movs	r2, #128	; 0x80
 800273a:	0152      	lsls	r2, r2, #5
 800273c:	4293      	cmp	r3, r2
 800273e:	d900      	bls.n	8002742 <HAL_TIM_ConfigClockSource+0x7a>
 8002740:	e07e      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 8002742:	2b70      	cmp	r3, #112	; 0x70
 8002744:	d018      	beq.n	8002778 <HAL_TIM_ConfigClockSource+0xb0>
 8002746:	d900      	bls.n	800274a <HAL_TIM_ConfigClockSource+0x82>
 8002748:	e07a      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 800274a:	2b60      	cmp	r3, #96	; 0x60
 800274c:	d04f      	beq.n	80027ee <HAL_TIM_ConfigClockSource+0x126>
 800274e:	d900      	bls.n	8002752 <HAL_TIM_ConfigClockSource+0x8a>
 8002750:	e076      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 8002752:	2b50      	cmp	r3, #80	; 0x50
 8002754:	d03b      	beq.n	80027ce <HAL_TIM_ConfigClockSource+0x106>
 8002756:	d900      	bls.n	800275a <HAL_TIM_ConfigClockSource+0x92>
 8002758:	e072      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 800275a:	2b40      	cmp	r3, #64	; 0x40
 800275c:	d057      	beq.n	800280e <HAL_TIM_ConfigClockSource+0x146>
 800275e:	d900      	bls.n	8002762 <HAL_TIM_ConfigClockSource+0x9a>
 8002760:	e06e      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 8002762:	2b30      	cmp	r3, #48	; 0x30
 8002764:	d063      	beq.n	800282e <HAL_TIM_ConfigClockSource+0x166>
 8002766:	d86b      	bhi.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 8002768:	2b20      	cmp	r3, #32
 800276a:	d060      	beq.n	800282e <HAL_TIM_ConfigClockSource+0x166>
 800276c:	d868      	bhi.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
 800276e:	2b00      	cmp	r3, #0
 8002770:	d05d      	beq.n	800282e <HAL_TIM_ConfigClockSource+0x166>
 8002772:	2b10      	cmp	r3, #16
 8002774:	d05b      	beq.n	800282e <HAL_TIM_ConfigClockSource+0x166>
 8002776:	e063      	b.n	8002840 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6818      	ldr	r0, [r3, #0]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	6899      	ldr	r1, [r3, #8]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	f000 fb68 	bl	8002e5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	2277      	movs	r2, #119	; 0x77
 8002798:	4313      	orrs	r3, r2
 800279a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	609a      	str	r2, [r3, #8]
      break;
 80027a4:	e052      	b.n	800284c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	6899      	ldr	r1, [r3, #8]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f000 fb51 	bl	8002e5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2180      	movs	r1, #128	; 0x80
 80027c6:	01c9      	lsls	r1, r1, #7
 80027c8:	430a      	orrs	r2, r1
 80027ca:	609a      	str	r2, [r3, #8]
      break;
 80027cc:	e03e      	b.n	800284c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6818      	ldr	r0, [r3, #0]
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	6859      	ldr	r1, [r3, #4]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	001a      	movs	r2, r3
 80027dc:	f000 fac4 	bl	8002d68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2150      	movs	r1, #80	; 0x50
 80027e6:	0018      	movs	r0, r3
 80027e8:	f000 fb1e 	bl	8002e28 <TIM_ITRx_SetConfig>
      break;
 80027ec:	e02e      	b.n	800284c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6818      	ldr	r0, [r3, #0]
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	6859      	ldr	r1, [r3, #4]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	001a      	movs	r2, r3
 80027fc:	f000 fae2 	bl	8002dc4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2160      	movs	r1, #96	; 0x60
 8002806:	0018      	movs	r0, r3
 8002808:	f000 fb0e 	bl	8002e28 <TIM_ITRx_SetConfig>
      break;
 800280c:	e01e      	b.n	800284c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6818      	ldr	r0, [r3, #0]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	6859      	ldr	r1, [r3, #4]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	001a      	movs	r2, r3
 800281c:	f000 faa4 	bl	8002d68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2140      	movs	r1, #64	; 0x40
 8002826:	0018      	movs	r0, r3
 8002828:	f000 fafe 	bl	8002e28 <TIM_ITRx_SetConfig>
      break;
 800282c:	e00e      	b.n	800284c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	0019      	movs	r1, r3
 8002838:	0010      	movs	r0, r2
 800283a:	f000 faf5 	bl	8002e28 <TIM_ITRx_SetConfig>
      break;
 800283e:	e005      	b.n	800284c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002840:	230f      	movs	r3, #15
 8002842:	18fb      	adds	r3, r7, r3
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
      break;
 8002848:	e000      	b.n	800284c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800284a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	223d      	movs	r2, #61	; 0x3d
 8002850:	2101      	movs	r1, #1
 8002852:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	223c      	movs	r2, #60	; 0x3c
 8002858:	2100      	movs	r1, #0
 800285a:	5499      	strb	r1, [r3, r2]

  return status;
 800285c:	230f      	movs	r3, #15
 800285e:	18fb      	adds	r3, r7, r3
 8002860:	781b      	ldrb	r3, [r3, #0]
}
 8002862:	0018      	movs	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	b004      	add	sp, #16
 8002868:	bd80      	pop	{r7, pc}
 800286a:	46c0      	nop			; (mov r8, r8)
 800286c:	ffff00ff 	.word	0xffff00ff

08002870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a34      	ldr	r2, [pc, #208]	; (8002954 <TIM_Base_SetConfig+0xe4>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d008      	beq.n	800289a <TIM_Base_SetConfig+0x2a>
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	2380      	movs	r3, #128	; 0x80
 800288c:	05db      	lsls	r3, r3, #23
 800288e:	429a      	cmp	r2, r3
 8002890:	d003      	beq.n	800289a <TIM_Base_SetConfig+0x2a>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a30      	ldr	r2, [pc, #192]	; (8002958 <TIM_Base_SetConfig+0xe8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d108      	bne.n	80028ac <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2270      	movs	r2, #112	; 0x70
 800289e:	4393      	bics	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a29      	ldr	r2, [pc, #164]	; (8002954 <TIM_Base_SetConfig+0xe4>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d018      	beq.n	80028e6 <TIM_Base_SetConfig+0x76>
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	2380      	movs	r3, #128	; 0x80
 80028b8:	05db      	lsls	r3, r3, #23
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d013      	beq.n	80028e6 <TIM_Base_SetConfig+0x76>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a25      	ldr	r2, [pc, #148]	; (8002958 <TIM_Base_SetConfig+0xe8>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d00f      	beq.n	80028e6 <TIM_Base_SetConfig+0x76>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a24      	ldr	r2, [pc, #144]	; (800295c <TIM_Base_SetConfig+0xec>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d00b      	beq.n	80028e6 <TIM_Base_SetConfig+0x76>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a23      	ldr	r2, [pc, #140]	; (8002960 <TIM_Base_SetConfig+0xf0>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d007      	beq.n	80028e6 <TIM_Base_SetConfig+0x76>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a22      	ldr	r2, [pc, #136]	; (8002964 <TIM_Base_SetConfig+0xf4>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d003      	beq.n	80028e6 <TIM_Base_SetConfig+0x76>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a21      	ldr	r2, [pc, #132]	; (8002968 <TIM_Base_SetConfig+0xf8>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d108      	bne.n	80028f8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4a20      	ldr	r2, [pc, #128]	; (800296c <TIM_Base_SetConfig+0xfc>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2280      	movs	r2, #128	; 0x80
 80028fc:	4393      	bics	r3, r2
 80028fe:	001a      	movs	r2, r3
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	4313      	orrs	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a0c      	ldr	r2, [pc, #48]	; (8002954 <TIM_Base_SetConfig+0xe4>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d00b      	beq.n	800293e <TIM_Base_SetConfig+0xce>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a0d      	ldr	r2, [pc, #52]	; (8002960 <TIM_Base_SetConfig+0xf0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d007      	beq.n	800293e <TIM_Base_SetConfig+0xce>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a0c      	ldr	r2, [pc, #48]	; (8002964 <TIM_Base_SetConfig+0xf4>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d003      	beq.n	800293e <TIM_Base_SetConfig+0xce>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a0b      	ldr	r2, [pc, #44]	; (8002968 <TIM_Base_SetConfig+0xf8>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d103      	bne.n	8002946 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2201      	movs	r2, #1
 800294a:	615a      	str	r2, [r3, #20]
}
 800294c:	46c0      	nop			; (mov r8, r8)
 800294e:	46bd      	mov	sp, r7
 8002950:	b004      	add	sp, #16
 8002952:	bd80      	pop	{r7, pc}
 8002954:	40012c00 	.word	0x40012c00
 8002958:	40000400 	.word	0x40000400
 800295c:	40002000 	.word	0x40002000
 8002960:	40014000 	.word	0x40014000
 8002964:	40014400 	.word	0x40014400
 8002968:	40014800 	.word	0x40014800
 800296c:	fffffcff 	.word	0xfffffcff

08002970 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	2201      	movs	r2, #1
 8002980:	4393      	bics	r3, r2
 8002982:	001a      	movs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2270      	movs	r2, #112	; 0x70
 800299e:	4393      	bics	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2203      	movs	r2, #3
 80029a6:	4393      	bics	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	2202      	movs	r2, #2
 80029b8:	4393      	bics	r3, r2
 80029ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a27      	ldr	r2, [pc, #156]	; (8002a68 <TIM_OC1_SetConfig+0xf8>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d00b      	beq.n	80029e6 <TIM_OC1_SetConfig+0x76>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a26      	ldr	r2, [pc, #152]	; (8002a6c <TIM_OC1_SetConfig+0xfc>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d007      	beq.n	80029e6 <TIM_OC1_SetConfig+0x76>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a25      	ldr	r2, [pc, #148]	; (8002a70 <TIM_OC1_SetConfig+0x100>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d003      	beq.n	80029e6 <TIM_OC1_SetConfig+0x76>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a24      	ldr	r2, [pc, #144]	; (8002a74 <TIM_OC1_SetConfig+0x104>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d10c      	bne.n	8002a00 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2208      	movs	r2, #8
 80029ea:	4393      	bics	r3, r2
 80029ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	697a      	ldr	r2, [r7, #20]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	2204      	movs	r2, #4
 80029fc:	4393      	bics	r3, r2
 80029fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a19      	ldr	r2, [pc, #100]	; (8002a68 <TIM_OC1_SetConfig+0xf8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d00b      	beq.n	8002a20 <TIM_OC1_SetConfig+0xb0>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a18      	ldr	r2, [pc, #96]	; (8002a6c <TIM_OC1_SetConfig+0xfc>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d007      	beq.n	8002a20 <TIM_OC1_SetConfig+0xb0>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a17      	ldr	r2, [pc, #92]	; (8002a70 <TIM_OC1_SetConfig+0x100>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d003      	beq.n	8002a20 <TIM_OC1_SetConfig+0xb0>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a16      	ldr	r2, [pc, #88]	; (8002a74 <TIM_OC1_SetConfig+0x104>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d111      	bne.n	8002a44 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	4a15      	ldr	r2, [pc, #84]	; (8002a78 <TIM_OC1_SetConfig+0x108>)
 8002a24:	4013      	ands	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	4a14      	ldr	r2, [pc, #80]	; (8002a7c <TIM_OC1_SetConfig+0x10c>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	621a      	str	r2, [r3, #32]
}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b006      	add	sp, #24
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	46c0      	nop			; (mov r8, r8)
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40014000 	.word	0x40014000
 8002a70:	40014400 	.word	0x40014400
 8002a74:	40014800 	.word	0x40014800
 8002a78:	fffffeff 	.word	0xfffffeff
 8002a7c:	fffffdff 	.word	0xfffffdff

08002a80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	2210      	movs	r2, #16
 8002a90:	4393      	bics	r3, r2
 8002a92:	001a      	movs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4a2e      	ldr	r2, [pc, #184]	; (8002b68 <TIM_OC2_SetConfig+0xe8>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	4a2d      	ldr	r2, [pc, #180]	; (8002b6c <TIM_OC2_SetConfig+0xec>)
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	021b      	lsls	r3, r3, #8
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2220      	movs	r2, #32
 8002aca:	4393      	bics	r3, r2
 8002acc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a24      	ldr	r2, [pc, #144]	; (8002b70 <TIM_OC2_SetConfig+0xf0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d10d      	bne.n	8002afe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	2280      	movs	r2, #128	; 0x80
 8002ae6:	4393      	bics	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	011b      	lsls	r3, r3, #4
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	2240      	movs	r2, #64	; 0x40
 8002afa:	4393      	bics	r3, r2
 8002afc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a1b      	ldr	r2, [pc, #108]	; (8002b70 <TIM_OC2_SetConfig+0xf0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d00b      	beq.n	8002b1e <TIM_OC2_SetConfig+0x9e>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a1a      	ldr	r2, [pc, #104]	; (8002b74 <TIM_OC2_SetConfig+0xf4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d007      	beq.n	8002b1e <TIM_OC2_SetConfig+0x9e>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a19      	ldr	r2, [pc, #100]	; (8002b78 <TIM_OC2_SetConfig+0xf8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d003      	beq.n	8002b1e <TIM_OC2_SetConfig+0x9e>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a18      	ldr	r2, [pc, #96]	; (8002b7c <TIM_OC2_SetConfig+0xfc>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d113      	bne.n	8002b46 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	4a17      	ldr	r2, [pc, #92]	; (8002b80 <TIM_OC2_SetConfig+0x100>)
 8002b22:	4013      	ands	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	4a16      	ldr	r2, [pc, #88]	; (8002b84 <TIM_OC2_SetConfig+0x104>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	621a      	str	r2, [r3, #32]
}
 8002b60:	46c0      	nop			; (mov r8, r8)
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b006      	add	sp, #24
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	ffff8fff 	.word	0xffff8fff
 8002b6c:	fffffcff 	.word	0xfffffcff
 8002b70:	40012c00 	.word	0x40012c00
 8002b74:	40014000 	.word	0x40014000
 8002b78:	40014400 	.word	0x40014400
 8002b7c:	40014800 	.word	0x40014800
 8002b80:	fffffbff 	.word	0xfffffbff
 8002b84:	fffff7ff 	.word	0xfffff7ff

08002b88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	4a35      	ldr	r2, [pc, #212]	; (8002c6c <TIM_OC3_SetConfig+0xe4>)
 8002b98:	401a      	ands	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2270      	movs	r2, #112	; 0x70
 8002bb4:	4393      	bics	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2203      	movs	r2, #3
 8002bbc:	4393      	bics	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	4a28      	ldr	r2, [pc, #160]	; (8002c70 <TIM_OC3_SetConfig+0xe8>)
 8002bce:	4013      	ands	r3, r2
 8002bd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	021b      	lsls	r3, r3, #8
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a24      	ldr	r2, [pc, #144]	; (8002c74 <TIM_OC3_SetConfig+0xec>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d10d      	bne.n	8002c02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	4a23      	ldr	r2, [pc, #140]	; (8002c78 <TIM_OC3_SetConfig+0xf0>)
 8002bea:	4013      	ands	r3, r2
 8002bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	021b      	lsls	r3, r3, #8
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	4a1f      	ldr	r2, [pc, #124]	; (8002c7c <TIM_OC3_SetConfig+0xf4>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a1b      	ldr	r2, [pc, #108]	; (8002c74 <TIM_OC3_SetConfig+0xec>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d00b      	beq.n	8002c22 <TIM_OC3_SetConfig+0x9a>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a1c      	ldr	r2, [pc, #112]	; (8002c80 <TIM_OC3_SetConfig+0xf8>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d007      	beq.n	8002c22 <TIM_OC3_SetConfig+0x9a>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a1b      	ldr	r2, [pc, #108]	; (8002c84 <TIM_OC3_SetConfig+0xfc>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d003      	beq.n	8002c22 <TIM_OC3_SetConfig+0x9a>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a1a      	ldr	r2, [pc, #104]	; (8002c88 <TIM_OC3_SetConfig+0x100>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d113      	bne.n	8002c4a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4a19      	ldr	r2, [pc, #100]	; (8002c8c <TIM_OC3_SetConfig+0x104>)
 8002c26:	4013      	ands	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4a18      	ldr	r2, [pc, #96]	; (8002c90 <TIM_OC3_SetConfig+0x108>)
 8002c2e:	4013      	ands	r3, r2
 8002c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	621a      	str	r2, [r3, #32]
}
 8002c64:	46c0      	nop			; (mov r8, r8)
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b006      	add	sp, #24
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	fffffeff 	.word	0xfffffeff
 8002c70:	fffffdff 	.word	0xfffffdff
 8002c74:	40012c00 	.word	0x40012c00
 8002c78:	fffff7ff 	.word	0xfffff7ff
 8002c7c:	fffffbff 	.word	0xfffffbff
 8002c80:	40014000 	.word	0x40014000
 8002c84:	40014400 	.word	0x40014400
 8002c88:	40014800 	.word	0x40014800
 8002c8c:	ffffefff 	.word	0xffffefff
 8002c90:	ffffdfff 	.word	0xffffdfff

08002c94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	4a28      	ldr	r2, [pc, #160]	; (8002d44 <TIM_OC4_SetConfig+0xb0>)
 8002ca4:	401a      	ands	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a1b      	ldr	r3, [r3, #32]
 8002cae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4a22      	ldr	r2, [pc, #136]	; (8002d48 <TIM_OC4_SetConfig+0xb4>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4a21      	ldr	r2, [pc, #132]	; (8002d4c <TIM_OC4_SetConfig+0xb8>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	021b      	lsls	r3, r3, #8
 8002cd2:	68fa      	ldr	r2, [r7, #12]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	4a1d      	ldr	r2, [pc, #116]	; (8002d50 <TIM_OC4_SetConfig+0xbc>)
 8002cdc:	4013      	ands	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	031b      	lsls	r3, r3, #12
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a19      	ldr	r2, [pc, #100]	; (8002d54 <TIM_OC4_SetConfig+0xc0>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d00b      	beq.n	8002d0c <TIM_OC4_SetConfig+0x78>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a18      	ldr	r2, [pc, #96]	; (8002d58 <TIM_OC4_SetConfig+0xc4>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d007      	beq.n	8002d0c <TIM_OC4_SetConfig+0x78>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a17      	ldr	r2, [pc, #92]	; (8002d5c <TIM_OC4_SetConfig+0xc8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d003      	beq.n	8002d0c <TIM_OC4_SetConfig+0x78>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a16      	ldr	r2, [pc, #88]	; (8002d60 <TIM_OC4_SetConfig+0xcc>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d109      	bne.n	8002d20 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	4a15      	ldr	r2, [pc, #84]	; (8002d64 <TIM_OC4_SetConfig+0xd0>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	019b      	lsls	r3, r3, #6
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	621a      	str	r2, [r3, #32]
}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	b006      	add	sp, #24
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	46c0      	nop			; (mov r8, r8)
 8002d44:	ffffefff 	.word	0xffffefff
 8002d48:	ffff8fff 	.word	0xffff8fff
 8002d4c:	fffffcff 	.word	0xfffffcff
 8002d50:	ffffdfff 	.word	0xffffdfff
 8002d54:	40012c00 	.word	0x40012c00
 8002d58:	40014000 	.word	0x40014000
 8002d5c:	40014400 	.word	0x40014400
 8002d60:	40014800 	.word	0x40014800
 8002d64:	ffffbfff 	.word	0xffffbfff

08002d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	4393      	bics	r3, r2
 8002d82:	001a      	movs	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	22f0      	movs	r2, #240	; 0xf0
 8002d92:	4393      	bics	r3, r2
 8002d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	220a      	movs	r2, #10
 8002da4:	4393      	bics	r3, r2
 8002da6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	621a      	str	r2, [r3, #32]
}
 8002dbc:	46c0      	nop			; (mov r8, r8)
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	b006      	add	sp, #24
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	2210      	movs	r2, #16
 8002dd6:	4393      	bics	r3, r2
 8002dd8:	001a      	movs	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	4a0d      	ldr	r2, [pc, #52]	; (8002e24 <TIM_TI2_ConfigInputStage+0x60>)
 8002dee:	4013      	ands	r3, r2
 8002df0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	031b      	lsls	r3, r3, #12
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	22a0      	movs	r2, #160	; 0xa0
 8002e00:	4393      	bics	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	011b      	lsls	r3, r3, #4
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	621a      	str	r2, [r3, #32]
}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b006      	add	sp, #24
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	ffff0fff 	.word	0xffff0fff

08002e28 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2270      	movs	r2, #112	; 0x70
 8002e3c:	4393      	bics	r3, r2
 8002e3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	2207      	movs	r2, #7
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	609a      	str	r2, [r3, #8]
}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	46bd      	mov	sp, r7
 8002e56:	b004      	add	sp, #16
 8002e58:	bd80      	pop	{r7, pc}
	...

08002e5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
 8002e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	4a09      	ldr	r2, [pc, #36]	; (8002e98 <TIM_ETR_SetConfig+0x3c>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	021a      	lsls	r2, r3, #8
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	609a      	str	r2, [r3, #8]
}
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b006      	add	sp, #24
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	ffff00ff 	.word	0xffff00ff

08002e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	223c      	movs	r2, #60	; 0x3c
 8002eaa:	5c9b      	ldrb	r3, [r3, r2]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d101      	bne.n	8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	e047      	b.n	8002f44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	223c      	movs	r2, #60	; 0x3c
 8002eb8:	2101      	movs	r1, #1
 8002eba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	223d      	movs	r2, #61	; 0x3d
 8002ec0:	2102      	movs	r1, #2
 8002ec2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2270      	movs	r2, #112	; 0x70
 8002ed8:	4393      	bics	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68fa      	ldr	r2, [r7, #12]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a16      	ldr	r2, [pc, #88]	; (8002f4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d00f      	beq.n	8002f18 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	2380      	movs	r3, #128	; 0x80
 8002efe:	05db      	lsls	r3, r3, #23
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d009      	beq.n	8002f18 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a11      	ldr	r2, [pc, #68]	; (8002f50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d004      	beq.n	8002f18 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a10      	ldr	r2, [pc, #64]	; (8002f54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d10c      	bne.n	8002f32 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	2280      	movs	r2, #128	; 0x80
 8002f1c:	4393      	bics	r3, r2
 8002f1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	223d      	movs	r2, #61	; 0x3d
 8002f36:	2101      	movs	r1, #1
 8002f38:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	223c      	movs	r2, #60	; 0x3c
 8002f3e:	2100      	movs	r1, #0
 8002f40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	0018      	movs	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b004      	add	sp, #16
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40012c00 	.word	0x40012c00
 8002f50:	40000400 	.word	0x40000400
 8002f54:	40014000 	.word	0x40014000

08002f58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002f62:	2300      	movs	r3, #0
 8002f64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	223c      	movs	r2, #60	; 0x3c
 8002f6a:	5c9b      	ldrb	r3, [r3, r2]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e03e      	b.n	8002ff2 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	223c      	movs	r2, #60	; 0x3c
 8002f78:	2101      	movs	r1, #1
 8002f7a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	22ff      	movs	r2, #255	; 0xff
 8002f80:	4393      	bics	r3, r2
 8002f82:	001a      	movs	r2, r3
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	4a1b      	ldr	r2, [pc, #108]	; (8002ffc <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002f90:	401a      	ands	r2, r3
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	4a18      	ldr	r2, [pc, #96]	; (8003000 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002f9e:	401a      	ands	r2, r3
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4a16      	ldr	r2, [pc, #88]	; (8003004 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002fac:	401a      	ands	r2, r3
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4a13      	ldr	r2, [pc, #76]	; (8003008 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002fba:	401a      	ands	r2, r3
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	4a11      	ldr	r2, [pc, #68]	; (800300c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002fc8:	401a      	ands	r2, r3
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	4a0e      	ldr	r2, [pc, #56]	; (8003010 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002fd6:	401a      	ands	r2, r3
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	69db      	ldr	r3, [r3, #28]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	223c      	movs	r2, #60	; 0x3c
 8002fec:	2100      	movs	r1, #0
 8002fee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	b004      	add	sp, #16
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	fffffcff 	.word	0xfffffcff
 8003000:	fffffbff 	.word	0xfffffbff
 8003004:	fffff7ff 	.word	0xfffff7ff
 8003008:	ffffefff 	.word	0xffffefff
 800300c:	ffffdfff 	.word	0xffffdfff
 8003010:	ffffbfff 	.word	0xffffbfff

08003014 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e044      	b.n	80030b0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800302a:	2b00      	cmp	r3, #0
 800302c:	d107      	bne.n	800303e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2274      	movs	r2, #116	; 0x74
 8003032:	2100      	movs	r1, #0
 8003034:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	0018      	movs	r0, r3
 800303a:	f7fd fc91 	bl	8000960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2224      	movs	r2, #36	; 0x24
 8003042:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2101      	movs	r1, #1
 8003050:	438a      	bics	r2, r1
 8003052:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	0018      	movs	r0, r3
 8003058:	f000 f830 	bl	80030bc <UART_SetConfig>
 800305c:	0003      	movs	r3, r0
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e024      	b.n	80030b0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	0018      	movs	r0, r3
 8003072:	f000 f9ab 	bl	80033cc <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	490d      	ldr	r1, [pc, #52]	; (80030b8 <HAL_UART_Init+0xa4>)
 8003082:	400a      	ands	r2, r1
 8003084:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	212a      	movs	r1, #42	; 0x2a
 8003092:	438a      	bics	r2, r1
 8003094:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2101      	movs	r1, #1
 80030a2:	430a      	orrs	r2, r1
 80030a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	0018      	movs	r0, r3
 80030aa:	f000 fa43 	bl	8003534 <UART_CheckIdleState>
 80030ae:	0003      	movs	r3, r0
}
 80030b0:	0018      	movs	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b002      	add	sp, #8
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	ffffb7ff 	.word	0xffffb7ff

080030bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80030c4:	231e      	movs	r3, #30
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	2200      	movs	r2, #0
 80030ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	431a      	orrs	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4aaf      	ldr	r2, [pc, #700]	; (80033a8 <UART_SetConfig+0x2ec>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	0019      	movs	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4aaa      	ldr	r2, [pc, #680]	; (80033ac <UART_SetConfig+0x2f0>)
 8003102:	4013      	ands	r3, r2
 8003104:	0019      	movs	r1, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	4313      	orrs	r3, r2
 8003120:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	4aa1      	ldr	r2, [pc, #644]	; (80033b0 <UART_SetConfig+0x2f4>)
 800312a:	4013      	ands	r3, r2
 800312c:	0019      	movs	r1, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	697a      	ldr	r2, [r7, #20]
 8003134:	430a      	orrs	r2, r1
 8003136:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a9d      	ldr	r2, [pc, #628]	; (80033b4 <UART_SetConfig+0x2f8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d127      	bne.n	8003192 <UART_SetConfig+0xd6>
 8003142:	4b9d      	ldr	r3, [pc, #628]	; (80033b8 <UART_SetConfig+0x2fc>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	2203      	movs	r2, #3
 8003148:	4013      	ands	r3, r2
 800314a:	2b03      	cmp	r3, #3
 800314c:	d00d      	beq.n	800316a <UART_SetConfig+0xae>
 800314e:	d81b      	bhi.n	8003188 <UART_SetConfig+0xcc>
 8003150:	2b02      	cmp	r3, #2
 8003152:	d014      	beq.n	800317e <UART_SetConfig+0xc2>
 8003154:	d818      	bhi.n	8003188 <UART_SetConfig+0xcc>
 8003156:	2b00      	cmp	r3, #0
 8003158:	d002      	beq.n	8003160 <UART_SetConfig+0xa4>
 800315a:	2b01      	cmp	r3, #1
 800315c:	d00a      	beq.n	8003174 <UART_SetConfig+0xb8>
 800315e:	e013      	b.n	8003188 <UART_SetConfig+0xcc>
 8003160:	231f      	movs	r3, #31
 8003162:	18fb      	adds	r3, r7, r3
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
 8003168:	e065      	b.n	8003236 <UART_SetConfig+0x17a>
 800316a:	231f      	movs	r3, #31
 800316c:	18fb      	adds	r3, r7, r3
 800316e:	2202      	movs	r2, #2
 8003170:	701a      	strb	r2, [r3, #0]
 8003172:	e060      	b.n	8003236 <UART_SetConfig+0x17a>
 8003174:	231f      	movs	r3, #31
 8003176:	18fb      	adds	r3, r7, r3
 8003178:	2204      	movs	r2, #4
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e05b      	b.n	8003236 <UART_SetConfig+0x17a>
 800317e:	231f      	movs	r3, #31
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	2208      	movs	r2, #8
 8003184:	701a      	strb	r2, [r3, #0]
 8003186:	e056      	b.n	8003236 <UART_SetConfig+0x17a>
 8003188:	231f      	movs	r3, #31
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	2210      	movs	r2, #16
 800318e:	701a      	strb	r2, [r3, #0]
 8003190:	e051      	b.n	8003236 <UART_SetConfig+0x17a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a89      	ldr	r2, [pc, #548]	; (80033bc <UART_SetConfig+0x300>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d134      	bne.n	8003206 <UART_SetConfig+0x14a>
 800319c:	4b86      	ldr	r3, [pc, #536]	; (80033b8 <UART_SetConfig+0x2fc>)
 800319e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031a0:	23c0      	movs	r3, #192	; 0xc0
 80031a2:	029b      	lsls	r3, r3, #10
 80031a4:	4013      	ands	r3, r2
 80031a6:	22c0      	movs	r2, #192	; 0xc0
 80031a8:	0292      	lsls	r2, r2, #10
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d017      	beq.n	80031de <UART_SetConfig+0x122>
 80031ae:	22c0      	movs	r2, #192	; 0xc0
 80031b0:	0292      	lsls	r2, r2, #10
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d822      	bhi.n	80031fc <UART_SetConfig+0x140>
 80031b6:	2280      	movs	r2, #128	; 0x80
 80031b8:	0292      	lsls	r2, r2, #10
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d019      	beq.n	80031f2 <UART_SetConfig+0x136>
 80031be:	2280      	movs	r2, #128	; 0x80
 80031c0:	0292      	lsls	r2, r2, #10
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d81a      	bhi.n	80031fc <UART_SetConfig+0x140>
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d004      	beq.n	80031d4 <UART_SetConfig+0x118>
 80031ca:	2280      	movs	r2, #128	; 0x80
 80031cc:	0252      	lsls	r2, r2, #9
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d00a      	beq.n	80031e8 <UART_SetConfig+0x12c>
 80031d2:	e013      	b.n	80031fc <UART_SetConfig+0x140>
 80031d4:	231f      	movs	r3, #31
 80031d6:	18fb      	adds	r3, r7, r3
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
 80031dc:	e02b      	b.n	8003236 <UART_SetConfig+0x17a>
 80031de:	231f      	movs	r3, #31
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	2202      	movs	r2, #2
 80031e4:	701a      	strb	r2, [r3, #0]
 80031e6:	e026      	b.n	8003236 <UART_SetConfig+0x17a>
 80031e8:	231f      	movs	r3, #31
 80031ea:	18fb      	adds	r3, r7, r3
 80031ec:	2204      	movs	r2, #4
 80031ee:	701a      	strb	r2, [r3, #0]
 80031f0:	e021      	b.n	8003236 <UART_SetConfig+0x17a>
 80031f2:	231f      	movs	r3, #31
 80031f4:	18fb      	adds	r3, r7, r3
 80031f6:	2208      	movs	r2, #8
 80031f8:	701a      	strb	r2, [r3, #0]
 80031fa:	e01c      	b.n	8003236 <UART_SetConfig+0x17a>
 80031fc:	231f      	movs	r3, #31
 80031fe:	18fb      	adds	r3, r7, r3
 8003200:	2210      	movs	r2, #16
 8003202:	701a      	strb	r2, [r3, #0]
 8003204:	e017      	b.n	8003236 <UART_SetConfig+0x17a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a6d      	ldr	r2, [pc, #436]	; (80033c0 <UART_SetConfig+0x304>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d104      	bne.n	800321a <UART_SetConfig+0x15e>
 8003210:	231f      	movs	r3, #31
 8003212:	18fb      	adds	r3, r7, r3
 8003214:	2200      	movs	r2, #0
 8003216:	701a      	strb	r2, [r3, #0]
 8003218:	e00d      	b.n	8003236 <UART_SetConfig+0x17a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a69      	ldr	r2, [pc, #420]	; (80033c4 <UART_SetConfig+0x308>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d104      	bne.n	800322e <UART_SetConfig+0x172>
 8003224:	231f      	movs	r3, #31
 8003226:	18fb      	adds	r3, r7, r3
 8003228:	2200      	movs	r2, #0
 800322a:	701a      	strb	r2, [r3, #0]
 800322c:	e003      	b.n	8003236 <UART_SetConfig+0x17a>
 800322e:	231f      	movs	r3, #31
 8003230:	18fb      	adds	r3, r7, r3
 8003232:	2210      	movs	r2, #16
 8003234:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	69da      	ldr	r2, [r3, #28]
 800323a:	2380      	movs	r3, #128	; 0x80
 800323c:	021b      	lsls	r3, r3, #8
 800323e:	429a      	cmp	r2, r3
 8003240:	d15d      	bne.n	80032fe <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8003242:	231f      	movs	r3, #31
 8003244:	18fb      	adds	r3, r7, r3
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b08      	cmp	r3, #8
 800324a:	d015      	beq.n	8003278 <UART_SetConfig+0x1bc>
 800324c:	dc18      	bgt.n	8003280 <UART_SetConfig+0x1c4>
 800324e:	2b04      	cmp	r3, #4
 8003250:	d00d      	beq.n	800326e <UART_SetConfig+0x1b2>
 8003252:	dc15      	bgt.n	8003280 <UART_SetConfig+0x1c4>
 8003254:	2b00      	cmp	r3, #0
 8003256:	d002      	beq.n	800325e <UART_SetConfig+0x1a2>
 8003258:	2b02      	cmp	r3, #2
 800325a:	d005      	beq.n	8003268 <UART_SetConfig+0x1ac>
 800325c:	e010      	b.n	8003280 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800325e:	f7fe fbb1 	bl	80019c4 <HAL_RCC_GetPCLK1Freq>
 8003262:	0003      	movs	r3, r0
 8003264:	61bb      	str	r3, [r7, #24]
        break;
 8003266:	e012      	b.n	800328e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003268:	4b57      	ldr	r3, [pc, #348]	; (80033c8 <UART_SetConfig+0x30c>)
 800326a:	61bb      	str	r3, [r7, #24]
        break;
 800326c:	e00f      	b.n	800328e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800326e:	f7fe fb1f 	bl	80018b0 <HAL_RCC_GetSysClockFreq>
 8003272:	0003      	movs	r3, r0
 8003274:	61bb      	str	r3, [r7, #24]
        break;
 8003276:	e00a      	b.n	800328e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003278:	2380      	movs	r3, #128	; 0x80
 800327a:	021b      	lsls	r3, r3, #8
 800327c:	61bb      	str	r3, [r7, #24]
        break;
 800327e:	e006      	b.n	800328e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003284:	231e      	movs	r3, #30
 8003286:	18fb      	adds	r3, r7, r3
 8003288:	2201      	movs	r2, #1
 800328a:	701a      	strb	r2, [r3, #0]
        break;
 800328c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d100      	bne.n	8003296 <UART_SetConfig+0x1da>
 8003294:	e07b      	b.n	800338e <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	005a      	lsls	r2, r3, #1
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	085b      	lsrs	r3, r3, #1
 80032a0:	18d2      	adds	r2, r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	0019      	movs	r1, r3
 80032a8:	0010      	movs	r0, r2
 80032aa:	f7fc ff2d 	bl	8000108 <__udivsi3>
 80032ae:	0003      	movs	r3, r0
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	2b0f      	cmp	r3, #15
 80032b8:	d91c      	bls.n	80032f4 <UART_SetConfig+0x238>
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	2380      	movs	r3, #128	; 0x80
 80032be:	025b      	lsls	r3, r3, #9
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d217      	bcs.n	80032f4 <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	200e      	movs	r0, #14
 80032ca:	183b      	adds	r3, r7, r0
 80032cc:	210f      	movs	r1, #15
 80032ce:	438a      	bics	r2, r1
 80032d0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	085b      	lsrs	r3, r3, #1
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	2207      	movs	r2, #7
 80032da:	4013      	ands	r3, r2
 80032dc:	b299      	uxth	r1, r3
 80032de:	183b      	adds	r3, r7, r0
 80032e0:	183a      	adds	r2, r7, r0
 80032e2:	8812      	ldrh	r2, [r2, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	183a      	adds	r2, r7, r0
 80032ee:	8812      	ldrh	r2, [r2, #0]
 80032f0:	60da      	str	r2, [r3, #12]
 80032f2:	e04c      	b.n	800338e <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 80032f4:	231e      	movs	r3, #30
 80032f6:	18fb      	adds	r3, r7, r3
 80032f8:	2201      	movs	r2, #1
 80032fa:	701a      	strb	r2, [r3, #0]
 80032fc:	e047      	b.n	800338e <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032fe:	231f      	movs	r3, #31
 8003300:	18fb      	adds	r3, r7, r3
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	2b08      	cmp	r3, #8
 8003306:	d015      	beq.n	8003334 <UART_SetConfig+0x278>
 8003308:	dc18      	bgt.n	800333c <UART_SetConfig+0x280>
 800330a:	2b04      	cmp	r3, #4
 800330c:	d00d      	beq.n	800332a <UART_SetConfig+0x26e>
 800330e:	dc15      	bgt.n	800333c <UART_SetConfig+0x280>
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <UART_SetConfig+0x25e>
 8003314:	2b02      	cmp	r3, #2
 8003316:	d005      	beq.n	8003324 <UART_SetConfig+0x268>
 8003318:	e010      	b.n	800333c <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800331a:	f7fe fb53 	bl	80019c4 <HAL_RCC_GetPCLK1Freq>
 800331e:	0003      	movs	r3, r0
 8003320:	61bb      	str	r3, [r7, #24]
        break;
 8003322:	e012      	b.n	800334a <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003324:	4b28      	ldr	r3, [pc, #160]	; (80033c8 <UART_SetConfig+0x30c>)
 8003326:	61bb      	str	r3, [r7, #24]
        break;
 8003328:	e00f      	b.n	800334a <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800332a:	f7fe fac1 	bl	80018b0 <HAL_RCC_GetSysClockFreq>
 800332e:	0003      	movs	r3, r0
 8003330:	61bb      	str	r3, [r7, #24]
        break;
 8003332:	e00a      	b.n	800334a <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003334:	2380      	movs	r3, #128	; 0x80
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	61bb      	str	r3, [r7, #24]
        break;
 800333a:	e006      	b.n	800334a <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003340:	231e      	movs	r3, #30
 8003342:	18fb      	adds	r3, r7, r3
 8003344:	2201      	movs	r2, #1
 8003346:	701a      	strb	r2, [r3, #0]
        break;
 8003348:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d01e      	beq.n	800338e <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	085a      	lsrs	r2, r3, #1
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	18d2      	adds	r2, r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	0019      	movs	r1, r3
 8003360:	0010      	movs	r0, r2
 8003362:	f7fc fed1 	bl	8000108 <__udivsi3>
 8003366:	0003      	movs	r3, r0
 8003368:	b29b      	uxth	r3, r3
 800336a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	2b0f      	cmp	r3, #15
 8003370:	d909      	bls.n	8003386 <UART_SetConfig+0x2ca>
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	2380      	movs	r3, #128	; 0x80
 8003376:	025b      	lsls	r3, r3, #9
 8003378:	429a      	cmp	r2, r3
 800337a:	d204      	bcs.n	8003386 <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	60da      	str	r2, [r3, #12]
 8003384:	e003      	b.n	800338e <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8003386:	231e      	movs	r3, #30
 8003388:	18fb      	adds	r3, r7, r3
 800338a:	2201      	movs	r2, #1
 800338c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800339a:	231e      	movs	r3, #30
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	781b      	ldrb	r3, [r3, #0]
}
 80033a0:	0018      	movs	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b008      	add	sp, #32
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	efff69f3 	.word	0xefff69f3
 80033ac:	ffffcfff 	.word	0xffffcfff
 80033b0:	fffff4ff 	.word	0xfffff4ff
 80033b4:	40013800 	.word	0x40013800
 80033b8:	40021000 	.word	0x40021000
 80033bc:	40004400 	.word	0x40004400
 80033c0:	40004800 	.word	0x40004800
 80033c4:	40004c00 	.word	0x40004c00
 80033c8:	007a1200 	.word	0x007a1200

080033cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	2201      	movs	r2, #1
 80033da:	4013      	ands	r3, r2
 80033dc:	d00b      	beq.n	80033f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4a4a      	ldr	r2, [pc, #296]	; (8003510 <UART_AdvFeatureConfig+0x144>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	0019      	movs	r1, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	2202      	movs	r2, #2
 80033fc:	4013      	ands	r3, r2
 80033fe:	d00b      	beq.n	8003418 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	4a43      	ldr	r2, [pc, #268]	; (8003514 <UART_AdvFeatureConfig+0x148>)
 8003408:	4013      	ands	r3, r2
 800340a:	0019      	movs	r1, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341c:	2204      	movs	r2, #4
 800341e:	4013      	ands	r3, r2
 8003420:	d00b      	beq.n	800343a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	4a3b      	ldr	r2, [pc, #236]	; (8003518 <UART_AdvFeatureConfig+0x14c>)
 800342a:	4013      	ands	r3, r2
 800342c:	0019      	movs	r1, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	2208      	movs	r2, #8
 8003440:	4013      	ands	r3, r2
 8003442:	d00b      	beq.n	800345c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	4a34      	ldr	r2, [pc, #208]	; (800351c <UART_AdvFeatureConfig+0x150>)
 800344c:	4013      	ands	r3, r2
 800344e:	0019      	movs	r1, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	2210      	movs	r2, #16
 8003462:	4013      	ands	r3, r2
 8003464:	d00b      	beq.n	800347e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	4a2c      	ldr	r2, [pc, #176]	; (8003520 <UART_AdvFeatureConfig+0x154>)
 800346e:	4013      	ands	r3, r2
 8003470:	0019      	movs	r1, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	2220      	movs	r2, #32
 8003484:	4013      	ands	r3, r2
 8003486:	d00b      	beq.n	80034a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	4a25      	ldr	r2, [pc, #148]	; (8003524 <UART_AdvFeatureConfig+0x158>)
 8003490:	4013      	ands	r3, r2
 8003492:	0019      	movs	r1, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a4:	2240      	movs	r2, #64	; 0x40
 80034a6:	4013      	ands	r3, r2
 80034a8:	d01d      	beq.n	80034e6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	4a1d      	ldr	r2, [pc, #116]	; (8003528 <UART_AdvFeatureConfig+0x15c>)
 80034b2:	4013      	ands	r3, r2
 80034b4:	0019      	movs	r1, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	035b      	lsls	r3, r3, #13
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d10b      	bne.n	80034e6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	4a15      	ldr	r2, [pc, #84]	; (800352c <UART_AdvFeatureConfig+0x160>)
 80034d6:	4013      	ands	r3, r2
 80034d8:	0019      	movs	r1, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	2280      	movs	r2, #128	; 0x80
 80034ec:	4013      	ands	r3, r2
 80034ee:	d00b      	beq.n	8003508 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	4a0e      	ldr	r2, [pc, #56]	; (8003530 <UART_AdvFeatureConfig+0x164>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	0019      	movs	r1, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	605a      	str	r2, [r3, #4]
  }
}
 8003508:	46c0      	nop			; (mov r8, r8)
 800350a:	46bd      	mov	sp, r7
 800350c:	b002      	add	sp, #8
 800350e:	bd80      	pop	{r7, pc}
 8003510:	fffdffff 	.word	0xfffdffff
 8003514:	fffeffff 	.word	0xfffeffff
 8003518:	fffbffff 	.word	0xfffbffff
 800351c:	ffff7fff 	.word	0xffff7fff
 8003520:	ffffefff 	.word	0xffffefff
 8003524:	ffffdfff 	.word	0xffffdfff
 8003528:	ffefffff 	.word	0xffefffff
 800352c:	ff9fffff 	.word	0xff9fffff
 8003530:	fff7ffff 	.word	0xfff7ffff

08003534 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af02      	add	r7, sp, #8
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2280      	movs	r2, #128	; 0x80
 8003540:	2100      	movs	r1, #0
 8003542:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003544:	f7fd fadc 	bl	8000b00 <HAL_GetTick>
 8003548:	0003      	movs	r3, r0
 800354a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2208      	movs	r2, #8
 8003554:	4013      	ands	r3, r2
 8003556:	2b08      	cmp	r3, #8
 8003558:	d10c      	bne.n	8003574 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2280      	movs	r2, #128	; 0x80
 800355e:	0391      	lsls	r1, r2, #14
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4a17      	ldr	r2, [pc, #92]	; (80035c0 <UART_CheckIdleState+0x8c>)
 8003564:	9200      	str	r2, [sp, #0]
 8003566:	2200      	movs	r2, #0
 8003568:	f000 f82c 	bl	80035c4 <UART_WaitOnFlagUntilTimeout>
 800356c:	1e03      	subs	r3, r0, #0
 800356e:	d001      	beq.n	8003574 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e021      	b.n	80035b8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2204      	movs	r2, #4
 800357c:	4013      	ands	r3, r2
 800357e:	2b04      	cmp	r3, #4
 8003580:	d10c      	bne.n	800359c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2280      	movs	r2, #128	; 0x80
 8003586:	03d1      	lsls	r1, r2, #15
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	4a0d      	ldr	r2, [pc, #52]	; (80035c0 <UART_CheckIdleState+0x8c>)
 800358c:	9200      	str	r2, [sp, #0]
 800358e:	2200      	movs	r2, #0
 8003590:	f000 f818 	bl	80035c4 <UART_WaitOnFlagUntilTimeout>
 8003594:	1e03      	subs	r3, r0, #0
 8003596:	d001      	beq.n	800359c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e00d      	b.n	80035b8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2220      	movs	r2, #32
 80035a0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2220      	movs	r2, #32
 80035a6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2274      	movs	r2, #116	; 0x74
 80035b2:	2100      	movs	r1, #0
 80035b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	0018      	movs	r0, r3
 80035ba:	46bd      	mov	sp, r7
 80035bc:	b004      	add	sp, #16
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	01ffffff 	.word	0x01ffffff

080035c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b094      	sub	sp, #80	; 0x50
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	603b      	str	r3, [r7, #0]
 80035d0:	1dfb      	adds	r3, r7, #7
 80035d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d4:	e0a3      	b.n	800371e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035d8:	3301      	adds	r3, #1
 80035da:	d100      	bne.n	80035de <UART_WaitOnFlagUntilTimeout+0x1a>
 80035dc:	e09f      	b.n	800371e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035de:	f7fd fa8f 	bl	8000b00 <HAL_GetTick>
 80035e2:	0002      	movs	r2, r0
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d302      	bcc.n	80035f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80035ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d13d      	bne.n	8003670 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035f4:	f3ef 8310 	mrs	r3, PRIMASK
 80035f8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80035fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035fc:	647b      	str	r3, [r7, #68]	; 0x44
 80035fe:	2301      	movs	r3, #1
 8003600:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003604:	f383 8810 	msr	PRIMASK, r3
}
 8003608:	46c0      	nop			; (mov r8, r8)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	494c      	ldr	r1, [pc, #304]	; (8003748 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003616:	400a      	ands	r2, r1
 8003618:	601a      	str	r2, [r3, #0]
 800361a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800361c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800361e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003620:	f383 8810 	msr	PRIMASK, r3
}
 8003624:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003626:	f3ef 8310 	mrs	r3, PRIMASK
 800362a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800362c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800362e:	643b      	str	r3, [r7, #64]	; 0x40
 8003630:	2301      	movs	r3, #1
 8003632:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003636:	f383 8810 	msr	PRIMASK, r3
}
 800363a:	46c0      	nop			; (mov r8, r8)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689a      	ldr	r2, [r3, #8]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2101      	movs	r1, #1
 8003648:	438a      	bics	r2, r1
 800364a:	609a      	str	r2, [r3, #8]
 800364c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800364e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003652:	f383 8810 	msr	PRIMASK, r3
}
 8003656:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2220      	movs	r2, #32
 8003662:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2274      	movs	r2, #116	; 0x74
 8003668:	2100      	movs	r1, #0
 800366a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e067      	b.n	8003740 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2204      	movs	r2, #4
 8003678:	4013      	ands	r3, r2
 800367a:	d050      	beq.n	800371e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69da      	ldr	r2, [r3, #28]
 8003682:	2380      	movs	r3, #128	; 0x80
 8003684:	011b      	lsls	r3, r3, #4
 8003686:	401a      	ands	r2, r3
 8003688:	2380      	movs	r3, #128	; 0x80
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	429a      	cmp	r2, r3
 800368e:	d146      	bne.n	800371e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2280      	movs	r2, #128	; 0x80
 8003696:	0112      	lsls	r2, r2, #4
 8003698:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800369a:	f3ef 8310 	mrs	r3, PRIMASK
 800369e:	613b      	str	r3, [r7, #16]
  return(result);
 80036a0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036a4:	2301      	movs	r3, #1
 80036a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	f383 8810 	msr	PRIMASK, r3
}
 80036ae:	46c0      	nop			; (mov r8, r8)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4923      	ldr	r1, [pc, #140]	; (8003748 <UART_WaitOnFlagUntilTimeout+0x184>)
 80036bc:	400a      	ands	r2, r1
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036c2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	f383 8810 	msr	PRIMASK, r3
}
 80036ca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036cc:	f3ef 8310 	mrs	r3, PRIMASK
 80036d0:	61fb      	str	r3, [r7, #28]
  return(result);
 80036d2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80036d6:	2301      	movs	r3, #1
 80036d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036da:	6a3b      	ldr	r3, [r7, #32]
 80036dc:	f383 8810 	msr	PRIMASK, r3
}
 80036e0:	46c0      	nop			; (mov r8, r8)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2101      	movs	r1, #1
 80036ee:	438a      	bics	r2, r1
 80036f0:	609a      	str	r2, [r3, #8]
 80036f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036f4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f8:	f383 8810 	msr	PRIMASK, r3
}
 80036fc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2220      	movs	r2, #32
 8003708:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2280      	movs	r2, #128	; 0x80
 800370e:	2120      	movs	r1, #32
 8003710:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2274      	movs	r2, #116	; 0x74
 8003716:	2100      	movs	r1, #0
 8003718:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e010      	b.n	8003740 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	68ba      	ldr	r2, [r7, #8]
 8003726:	4013      	ands	r3, r2
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	425a      	negs	r2, r3
 800372e:	4153      	adcs	r3, r2
 8003730:	b2db      	uxtb	r3, r3
 8003732:	001a      	movs	r2, r3
 8003734:	1dfb      	adds	r3, r7, #7
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	429a      	cmp	r2, r3
 800373a:	d100      	bne.n	800373e <UART_WaitOnFlagUntilTimeout+0x17a>
 800373c:	e74b      	b.n	80035d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	0018      	movs	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	b014      	add	sp, #80	; 0x50
 8003746:	bd80      	pop	{r7, pc}
 8003748:	fffffe5f 	.word	0xfffffe5f

0800374c <__libc_init_array>:
 800374c:	b570      	push	{r4, r5, r6, lr}
 800374e:	2600      	movs	r6, #0
 8003750:	4d0c      	ldr	r5, [pc, #48]	; (8003784 <__libc_init_array+0x38>)
 8003752:	4c0d      	ldr	r4, [pc, #52]	; (8003788 <__libc_init_array+0x3c>)
 8003754:	1b64      	subs	r4, r4, r5
 8003756:	10a4      	asrs	r4, r4, #2
 8003758:	42a6      	cmp	r6, r4
 800375a:	d109      	bne.n	8003770 <__libc_init_array+0x24>
 800375c:	2600      	movs	r6, #0
 800375e:	f000 f821 	bl	80037a4 <_init>
 8003762:	4d0a      	ldr	r5, [pc, #40]	; (800378c <__libc_init_array+0x40>)
 8003764:	4c0a      	ldr	r4, [pc, #40]	; (8003790 <__libc_init_array+0x44>)
 8003766:	1b64      	subs	r4, r4, r5
 8003768:	10a4      	asrs	r4, r4, #2
 800376a:	42a6      	cmp	r6, r4
 800376c:	d105      	bne.n	800377a <__libc_init_array+0x2e>
 800376e:	bd70      	pop	{r4, r5, r6, pc}
 8003770:	00b3      	lsls	r3, r6, #2
 8003772:	58eb      	ldr	r3, [r5, r3]
 8003774:	4798      	blx	r3
 8003776:	3601      	adds	r6, #1
 8003778:	e7ee      	b.n	8003758 <__libc_init_array+0xc>
 800377a:	00b3      	lsls	r3, r6, #2
 800377c:	58eb      	ldr	r3, [r5, r3]
 800377e:	4798      	blx	r3
 8003780:	3601      	adds	r6, #1
 8003782:	e7f2      	b.n	800376a <__libc_init_array+0x1e>
 8003784:	080037fc 	.word	0x080037fc
 8003788:	080037fc 	.word	0x080037fc
 800378c:	080037fc 	.word	0x080037fc
 8003790:	08003800 	.word	0x08003800

08003794 <memset>:
 8003794:	0003      	movs	r3, r0
 8003796:	1882      	adds	r2, r0, r2
 8003798:	4293      	cmp	r3, r2
 800379a:	d100      	bne.n	800379e <memset+0xa>
 800379c:	4770      	bx	lr
 800379e:	7019      	strb	r1, [r3, #0]
 80037a0:	3301      	adds	r3, #1
 80037a2:	e7f9      	b.n	8003798 <memset+0x4>

080037a4 <_init>:
 80037a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a6:	46c0      	nop			; (mov r8, r8)
 80037a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037aa:	bc08      	pop	{r3}
 80037ac:	469e      	mov	lr, r3
 80037ae:	4770      	bx	lr

080037b0 <_fini>:
 80037b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b2:	46c0      	nop			; (mov r8, r8)
 80037b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b6:	bc08      	pop	{r3}
 80037b8:	469e      	mov	lr, r3
 80037ba:	4770      	bx	lr
