{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673365699452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673365699466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 16:48:19 2023 " "Processing started: Tue Jan 10 16:48:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673365699466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365699466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 009_adder7seg -c 009_adder7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off 009_adder7seg -c 009_adder7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365699466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673365702519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673365702519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-gate_level " "Found design unit 1: fa-gate_level" {  } { { "fa.vhdl" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365716878 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.vhdl" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365716878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365716878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa4-behav " "Found design unit 1: fa4-behav" {  } { { "fa4.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365716963 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa4 " "Found entity 1: fa4" {  } { { "fa4.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/fa4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365716963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365716963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-clkdiv " "Found design unit 1: clkdiv-clkdiv" {  } { { "clkdiv.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/clkdiv.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717051 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/clkdiv.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-arch " "Found design unit 1: hex7seg-arch" {  } { { "hex7seg.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/hex7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717138 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/hex7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717138 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"clr\";  expecting \")\", or \",\" main.vhd(165) " "VHDL syntax error at main.vhd(165) near text \"clr\";  expecting \")\", or \",\"" {  } { { "main.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/main.vhd" 165 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 0 0 " "Found 0 design units, including 0 entities, in source file main.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n-bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_n-bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterNbit-arch " "Found design unit 1: counterNbit-arch" {  } { { "counter_N-bit.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/counter_N-bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717326 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterNbit " "Found entity 1: counterNbit" {  } { { "counter_N-bit.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/counter_N-bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1of8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder1of8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder1of8-arch " "Found design unit 1: decoder1of8-arch" {  } { { "decoder1of8.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/decoder1of8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717413 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder1of8 " "Found entity 1: decoder1of8" {  } { { "decoder1of8.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/decoder1of8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_quad_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_quad_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_quad_8to1-arch " "Found design unit 1: mux_quad_8to1-arch" {  } { { "mux_quad_8to1.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/mux_quad_8to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717499 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_quad_8to1 " "Found entity 1: mux_quad_8to1" {  } { { "mux_quad_8to1.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/mux_quad_8to1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_pwm-servo_pwm_a " "Found design unit 1: servo_pwm-servo_pwm_a" {  } { { "servo_pwm.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/servo_pwm.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717589 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_pwm " "Found entity 1: servo_pwm" {  } { { "servo_pwm.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/servo_pwm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-uart_rx_arch " "Found design unit 1: uart_rx-uart_rx_arch" {  } { { "uart_rx.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717678 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/uart_rx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_buffer-rx_buffer_arch " "Found design unit 1: rx_buffer-rx_buffer_arch" {  } { { "rx_buffer.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/rx_buffer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717767 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_buffer " "Found entity 1: rx_buffer" {  } { { "rx_buffer.vhd" "" { Text "P:/DIC5-2022/5AHELS/009_adder7seg/rx_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673365717767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365717767 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673365718141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 16:48:38 2023 " "Processing ended: Tue Jan 10 16:48:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673365718141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673365718141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673365718141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365718141 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673365719106 ""}
