{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@275:285@HdlIdDef", "\t\t\t\t .out_ld_st_addr(ex_ld_st_addr),\n\t\t\t\t .out_gm_or_lds(ex_gm_or_lds)\n\t\t\t\t );\n\n   wire [31:0] ctrl_addr;\n   wire ctrl_wr_en,ctrl_rd_en, wb_ack, shift_wb, load_wb;\n   rw_controller mem_ctrl(\n        .rd_en_in(rd_rd_en), \n        .wrt_en_in(rd_wr_en), \n        .exec_mask_in(ex_exec_value), \n        .addr_in(ex_ld_st_addr), \n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@275:285", "\t\t\t\t .out_ld_st_addr(ex_ld_st_addr),\n\t\t\t\t .out_gm_or_lds(ex_gm_or_lds)\n\t\t\t\t );\n\n   wire [31:0] ctrl_addr;\n   wire ctrl_wr_en,ctrl_rd_en, wb_ack, shift_wb, load_wb;\n   rw_controller mem_ctrl(\n        .rd_en_in(rd_rd_en), \n        .wrt_en_in(rd_wr_en), \n        .exec_mask_in(ex_exec_value), \n        .addr_in(ex_ld_st_addr), \n"], ["miaow/src/verilog/rtl/lsu/lsu.v@274:284", "\t\t\t\t .out_exec_value(ex_exec_value),\n\t\t\t\t .out_ld_st_addr(ex_ld_st_addr),\n\t\t\t\t .out_gm_or_lds(ex_gm_or_lds)\n\t\t\t\t );\n\n   wire [31:0] ctrl_addr;\n   wire ctrl_wr_en,ctrl_rd_en, wb_ack, shift_wb, load_wb;\n   rw_controller mem_ctrl(\n        .rd_en_in(rd_rd_en), \n        .wrt_en_in(rd_wr_en), \n        .exec_mask_in(ex_exec_value), \n"], ["miaow/src/verilog/rtl/lsu/lsu.v@275:285", "\t\t\t\t .out_ld_st_addr(ex_ld_st_addr),\n\t\t\t\t .out_gm_or_lds(ex_gm_or_lds)\n\t\t\t\t );\n\n   wire [31:0] ctrl_addr;\n   wire ctrl_wr_en,ctrl_rd_en, wb_ack, shift_wb, load_wb;\n   rw_controller mem_ctrl(\n        .rd_en_in(rd_rd_en), \n        .wrt_en_in(rd_wr_en), \n        .exec_mask_in(ex_exec_value), \n        .addr_in(ex_ld_st_addr), \n"], ["miaow/src/verilog/rtl/lsu/lsu.v@275:285", "\t\t\t\t .out_ld_st_addr(ex_ld_st_addr),\n\t\t\t\t .out_gm_or_lds(ex_gm_or_lds)\n\t\t\t\t );\n\n   wire [31:0] ctrl_addr;\n   wire ctrl_wr_en,ctrl_rd_en, wb_ack, shift_wb, load_wb;\n   rw_controller mem_ctrl(\n        .rd_en_in(rd_rd_en), \n        .wrt_en_in(rd_wr_en), \n        .exec_mask_in(ex_exec_value), \n        .addr_in(ex_ld_st_addr), \n"], ["miaow/src/verilog/rtl/lsu/lsu.v@275:285", "\t\t\t\t .out_ld_st_addr(ex_ld_st_addr),\n\t\t\t\t .out_gm_or_lds(ex_gm_or_lds)\n\t\t\t\t );\n\n   wire [31:0] ctrl_addr;\n   wire ctrl_wr_en,ctrl_rd_en, wb_ack, shift_wb, load_wb;\n   rw_controller mem_ctrl(\n        .rd_en_in(rd_rd_en), \n        .wrt_en_in(rd_wr_en), \n        .exec_mask_in(ex_exec_value), \n        .addr_in(ex_ld_st_addr), \n"]], "Diff Content": {"Delete": [[280, "   wire ctrl_wr_en,ctrl_rd_en, wb_ack, shift_wb, load_wb;\n"]], "Add": []}}