 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar 13 14:03:32 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.19
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3196
  Leaf Cell Count:              32467
  Buf/Inv Cell Count:            2326
  Buf Cell Count:                 395
  Inv Cell Count:                1931
  CT Buf/Inv Cell Count:          233
  Combinational Cell Count:     25280
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   250621.746903
  Noncombinational Area:
                        171714.355337
  Buf/Inv Area:          17099.366641
  Total Buffer Area:          6181.17
  Total Inverter Area:       10918.20
  Macro/Black Box Area:      0.000000
  Net Area:              88167.721748
  Net XLength        :      785906.94
  Net YLength        :      827035.69
  -----------------------------------
  Cell Area:            422336.102241
  Design Area:          510503.823989
  Net Length        :      1612942.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         34349
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              160.35
  -----------------------------------------
  Overall Compile Time:              379.64
  Overall Compile Wall Clock Time:   393.23

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
