#ifndef __CAVM_CSRS_IOBN_H__
#define __CAVM_CSRS_IOBN_H__
/* This file is auto-generated. Do not edit */

/***********************license start***************
 * Copyright (c) 2003-2016  Cavium Inc. (support@cavium.com). All rights
 * reserved.
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 *   * Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *
 *   * Redistributions in binary form must reproduce the above
 *     copyright notice, this list of conditions and the following
 *     disclaimer in the documentation and/or other materials provided
 *     with the distribution.

 *   * Neither the name of Cavium Inc. nor the names of
 *     its contributors may be used to endorse or promote products
 *     derived from this software without specific prior written
 *     permission.

 * This Software, including technical data, may be subject to U.S. export  control
 * laws, including the U.S. Export Administration Act and its  associated
 * regulations, and may be subject to export or import  regulations in other
 * countries.

 * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND CAVIUM  NETWORKS MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
 * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
 * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
 * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
 * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
 * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
 ***********************license end**************************************/


/**
 * @file
 *
 * Configuration and status register (CSR) address and type definitions for
 * Cavium IOBN.
 *
 * This file is auto generated. Do not edit.
 *
 */

/**
 * Enumeration iobn_bar_e
 *
 * IOBN Base Address Register Enumeration
 * Enumerates the base address registers.
 */
#define CAVM_IOBN_BAR_E_IOBNX_PF_BAR0(a) (0x87e0f0000000ll + 0x1000000ll * (a))
#define CAVM_IOBN_BAR_E_IOBNX_PF_BAR0_SIZE 0x800000ull
#define CAVM_IOBN_BAR_E_IOBNX_PF_BAR4(a) (0x87e0f0f00000ll + 0x1000000ll * (a))
#define CAVM_IOBN_BAR_E_IOBNX_PF_BAR4_SIZE 0x100000ull

/**
 * Enumeration iobn_int_vec_e
 *
 * IOBN MSI-X Vector Enumeration
 * Enumerates the MSI-X interrupt vectors.
 */
#define CAVM_IOBN_INT_VEC_E_INTS (0)

/**
 * Register (RSL) iobn#_bistr_reg
 *
 * IOBN BIST Status Register
 * This register contains the result of the BIST run on the IOB rclk memories.
 */
union cavm_iobnx_bistr_reg
{
    uint64_t u;
    struct cavm_iobnx_bistr_reg_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_22_63        : 42;
        uint64_t status                : 22; /**< [ 21:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = iob_mem_data_xmd1_bstatus_rclk.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
#else /* Word 0 - Little Endian */
        uint64_t status                : 22; /**< [ 21:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = iob_mem_data_xmd1_bstatus_rclk.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
        uint64_t reserved_22_63        : 42;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_bistr_reg_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_19_63        : 45;
        uint64_t status                : 19; /**< [ 18:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = 0 unused.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
#else /* Word 0 - Little Endian */
        uint64_t status                : 19; /**< [ 18:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = 0 unused.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
        uint64_t reserved_19_63        : 45;
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_bistr_reg_cn88xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_19_63        : 45;
        uint64_t status                : 19; /**< [ 18:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = iob_mem_data_xmd1_bstatus_rclk.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
#else /* Word 0 - Little Endian */
        uint64_t status                : 19; /**< [ 18:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = iob_mem_data_xmd1_bstatus_rclk.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
        uint64_t reserved_19_63        : 45;
#endif /* Word 0 - End */
    } cn88xx;
    struct cavm_iobnx_bistr_reg_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_22_63        : 42;
        uint64_t status                : 22; /**< [ 21:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <21> = gmr_sli_ixofifo_bstatus_rclk.
                                                                 <20> = sli_preq_2_ffifo_bstatus_rclk.
                                                                 <19> = sli_req_2_ffifo_bstatus_rclk.
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = iob_mem_data_xmd1_bstatus_rclk.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
#else /* Word 0 - Little Endian */
        uint64_t status                : 22; /**< [ 21:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <21> = gmr_sli_ixofifo_bstatus_rclk.
                                                                 <20> = sli_preq_2_ffifo_bstatus_rclk.
                                                                 <19> = sli_req_2_ffifo_bstatus_rclk.
                                                                 <18> = gmr_ixofifo_bstatus_rclk.
                                                                   <17> = sli_preq_2_ffifo_bstatus_rclk.
                                                                   <16> = sli_req_2_ffifo_bstatus_rclk.
                                                                   <15> = sli_preq_1_ffifo_bstatus_rclk.
                                                                   <14> = sli_req_1_ffifo_bstatus_rclk.
                                                                   <13> = sli_preq_0_ffifo_bstatus_rclk.
                                                                   <12> = sli_req_0_ffifo_bstatus_rclk.
                                                                   <11> = iop_ffifo_bstatus_rclk.
                                                                   <10> = ixo_icc_fifo0_bstatus_rclk.
                                                                   <9> = ixo_icc_fifo1_bstatus_rclk.
                                                                   <8>  = ixo_ics_mem_bstatus_rclk.
                                                                   <7>  = iob_mem_data_xmd0_bstatus_rclk.
                                                                   <6>  = iob_mem_data_xmd1_bstatus_rclk.
                                                                   <5>  = ics_cmd_fifo_bstatus_rclk.
                                                                   <4>  = ixo_xmd_mem0_bstatus_rclk.
                                                                   <3>  = ixo_xmd_mem1_bstatus_rclk.
                                                                   <2>  = iobn_iorn_ffifo0_bstatus_rclk.
                                                                   <1>  = iobn_iorn_ffifo1_bstatus_rclk.
                                                                   <0>  = ixo_smmu_mem0_bstatus_rclk. */
        uint64_t reserved_22_63        : 42;
#endif /* Word 0 - End */
    } cn83xx;
};
typedef union cavm_iobnx_bistr_reg cavm_iobnx_bistr_reg_t;

static inline uint64_t CAVM_IOBNX_BISTR_REG(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_BISTR_REG(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0005080ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0005080ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0005080ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_BISTR_REG", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_BISTR_REG(a) cavm_iobnx_bistr_reg_t
#define bustype_CAVM_IOBNX_BISTR_REG(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_BISTR_REG(a) "IOBNX_BISTR_REG"
#define device_bar_CAVM_IOBNX_BISTR_REG(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_BISTR_REG(a) (a)
#define arguments_CAVM_IOBNX_BISTR_REG(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_bists_reg
 *
 * IOBN BIST Status Register
 * This register contains the result of the BIST run on the IOB sclk memories.
 */
union cavm_iobnx_bists_reg
{
    uint64_t u;
    struct cavm_iobnx_bists_reg_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_11_63        : 53;
        uint64_t status                : 11; /**< [ 10:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <10> = irp0_flid_mem_status.
                                                                   <9>  = irp1_flid_mem_status.
                                                                   <8>  = icc0_xmc_fifo_ecc_bstatus.
                                                                   <7>  = icc1_xmc_fifo_ecc_bstatus.
                                                                   <6>  = icc_xmc_fifo_ecc_bstatus.
                                                                   <5>  = rsd_mem0_bstatus.
                                                                   <4>  = rsd_mem1_bstatus.
                                                                   <3>  = iop_breq_fifo0_bstatus.
                                                                   <2>  = iop_breq_fifo1_bstatus.
                                                                   <1>  = iop_breq_fifo2_bstatus.
                                                                   <0>  = iop_breq_fifo3_bstatus. */
#else /* Word 0 - Little Endian */
        uint64_t status                : 11; /**< [ 10:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <10> = irp0_flid_mem_status.
                                                                   <9>  = irp1_flid_mem_status.
                                                                   <8>  = icc0_xmc_fifo_ecc_bstatus.
                                                                   <7>  = icc1_xmc_fifo_ecc_bstatus.
                                                                   <6>  = icc_xmc_fifo_ecc_bstatus.
                                                                   <5>  = rsd_mem0_bstatus.
                                                                   <4>  = rsd_mem1_bstatus.
                                                                   <3>  = iop_breq_fifo0_bstatus.
                                                                   <2>  = iop_breq_fifo1_bstatus.
                                                                   <1>  = iop_breq_fifo2_bstatus.
                                                                   <0>  = iop_breq_fifo3_bstatus. */
        uint64_t reserved_11_63        : 53;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_bists_reg_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_11_63        : 53;
        uint64_t status                : 11; /**< [ 10:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <10> = irp0_flid_mem_status.
                                                                   <9>  = 0.
                                                                   <8>  = icc0_xmc_fifo_ecc_bstatus.
                                                                   <7>  = 0 unused.
                                                                   <6>  = icc_xmc_fifo_ecc_bstatus.
                                                                   <5>  = rsd_mem0_bstatus.
                                                                   <4>  = 0 un used
                                                                   <3>  = iop_breq_fifo0_bstatus.
                                                                   <2>  = 0 Unused
                                                                   <1>  = iop_breq_fifo2_bstatus.
                                                                   <0>  = iop_breq_fifo3_bstatus. */
#else /* Word 0 - Little Endian */
        uint64_t status                : 11; /**< [ 10:  0](RO/H) Memory BIST status.
                                                                 Internal:
                                                                 <10> = irp0_flid_mem_status.
                                                                   <9>  = 0.
                                                                   <8>  = icc0_xmc_fifo_ecc_bstatus.
                                                                   <7>  = 0 unused.
                                                                   <6>  = icc_xmc_fifo_ecc_bstatus.
                                                                   <5>  = rsd_mem0_bstatus.
                                                                   <4>  = 0 un used
                                                                   <3>  = iop_breq_fifo0_bstatus.
                                                                   <2>  = 0 Unused
                                                                   <1>  = iop_breq_fifo2_bstatus.
                                                                   <0>  = iop_breq_fifo3_bstatus. */
        uint64_t reserved_11_63        : 53;
#endif /* Word 0 - End */
    } cn81xx;
    /* struct cavm_iobnx_bists_reg_s cn88xx; */
    /* struct cavm_iobnx_bists_reg_s cn83xx; */
};
typedef union cavm_iobnx_bists_reg cavm_iobnx_bists_reg_t;

static inline uint64_t CAVM_IOBNX_BISTS_REG(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_BISTS_REG(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0005000ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0005000ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0005000ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_BISTS_REG", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_BISTS_REG(a) cavm_iobnx_bists_reg_t
#define bustype_CAVM_IOBNX_BISTS_REG(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_BISTS_REG(a) "IOBNX_BISTS_REG"
#define device_bar_CAVM_IOBNX_BISTS_REG(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_BISTS_REG(a) (a)
#define arguments_CAVM_IOBNX_BISTS_REG(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_chip_cur_pwr
 *
 * INTERNAL: IOBN Chip Current Power Register
 *
 * For diagnostic use only.
 * This register contains the current power setting.
 * Only index zero (IOB(0)) is used.
 */
union cavm_iobnx_chip_cur_pwr
{
    uint64_t u;
    struct cavm_iobnx_chip_cur_pwr_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_8_63         : 56;
        uint64_t current_power_setting : 8;  /**< [  7:  0](RO/H) Global throttling value currently being used. Throttling can force units (CPU cores, in
                                                                 particular) idle for a portion of time, which will reduce power consumption. When
                                                                 [CURRENT_POWER_SETTING] is equal to zero, the unit is idle most of the time and consumes
                                                                 minimum power. When [CURRENT_POWER_SETTING] is equal to 0xFF, units are never idled to
                                                                 reduce power. The hardware generally uses a [CURRENT_POWER_SETTING] value that is as large
                                                                 as possible (in order to maximize performance) subject to the following constraints (in
                                                                 priority order):
                                                                 * PWR_MIN <= [CURRENT_POWER_SETTING] <= PWR_MAX.
                                                                 * Power limits from the PWR_SETTING feedback control system.

                                                                 In the case of the CPU cores, [CURRENT_POWER_SETTING] effectively limits the CP0
                                                                 PowThrottle[POWLIM] value: effective POWLIM = MINIMUM([CURRENT_POWER_SETTING],
                                                                 PowThrottle[POWLIM]) */
#else /* Word 0 - Little Endian */
        uint64_t current_power_setting : 8;  /**< [  7:  0](RO/H) Global throttling value currently being used. Throttling can force units (CPU cores, in
                                                                 particular) idle for a portion of time, which will reduce power consumption. When
                                                                 [CURRENT_POWER_SETTING] is equal to zero, the unit is idle most of the time and consumes
                                                                 minimum power. When [CURRENT_POWER_SETTING] is equal to 0xFF, units are never idled to
                                                                 reduce power. The hardware generally uses a [CURRENT_POWER_SETTING] value that is as large
                                                                 as possible (in order to maximize performance) subject to the following constraints (in
                                                                 priority order):
                                                                 * PWR_MIN <= [CURRENT_POWER_SETTING] <= PWR_MAX.
                                                                 * Power limits from the PWR_SETTING feedback control system.

                                                                 In the case of the CPU cores, [CURRENT_POWER_SETTING] effectively limits the CP0
                                                                 PowThrottle[POWLIM] value: effective POWLIM = MINIMUM([CURRENT_POWER_SETTING],
                                                                 PowThrottle[POWLIM]) */
        uint64_t reserved_8_63         : 56;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_chip_cur_pwr_s cn; */
};
typedef union cavm_iobnx_chip_cur_pwr cavm_iobnx_chip_cur_pwr_t;

static inline uint64_t CAVM_IOBNX_CHIP_CUR_PWR(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_CHIP_CUR_PWR(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f000a110ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f000a110ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f000a110ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_CHIP_CUR_PWR", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_CHIP_CUR_PWR(a) cavm_iobnx_chip_cur_pwr_t
#define bustype_CAVM_IOBNX_CHIP_CUR_PWR(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_CHIP_CUR_PWR(a) "IOBNX_CHIP_CUR_PWR"
#define device_bar_CAVM_IOBNX_CHIP_CUR_PWR(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_CHIP_CUR_PWR(a) (a)
#define arguments_CAVM_IOBNX_CHIP_CUR_PWR(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_chip_glb_pwr_throttle
 *
 * INTERNAL: IOBN Chip Global Power Throttle Register
 *
 * For diagnostic use only.
 * This register controls the min/max power settings.
 * Only index zero (IOB(0)) is used.
 */
union cavm_iobnx_chip_glb_pwr_throttle
{
    uint64_t u;
    struct cavm_iobnx_chip_glb_pwr_throttle_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_34_63        : 30;
        uint64_t pwr_bw                : 2;  /**< [ 33: 32](R/W) Configures the reaction time of the closed-loop feedback control system for the
                                                                 AVG_CHIP_POWER power approximation. Higher numbers decrease bandwidth, reducing response
                                                                 time, which could lead to greater tracking error, but reduce ringing. */
        uint64_t pwr_max               : 8;  /**< [ 31: 24](R/W) Reserved. */
        uint64_t pwr_min               : 8;  /**< [ 23: 16](R/W) Reserved. */
        uint64_t pwr_setting           : 16; /**< [ 15:  0](R/W) A power limiter for the chip. A limiter of the power consumption of the
                                                                 chip. This power limiting is implemented by a closed-loop feedback control
                                                                 system for the AVG_CHIP_POWER power approximation. The direct output of the
                                                                 [PWR_SETTING] feedback control system is the CURRENT_POWER_SETTING value. The
                                                                 power consumed by the chip (estimated currently by the AVG_CHIP_POWER value) is
                                                                 an indirect output of the PWR_SETTING feedback control system. [PWR_SETTING] is
                                                                 not used by the hardware when [PWR_MIN] equals [PWR_MAX]. [PWR_MIN] and
                                                                 [PWR_MAX] threshold requirements always supersede [PWR_SETTING] limits. (For
                                                                 maximum [PWR_SETTING] feedback control freedom, set [PWR_MIN]=0 and
                                                                 [PWR_MAX]=0xff.)

                                                                 [PWR_SETTING] equal to 0 forces the chip to consume near minimum
                                                                 power. Increasing [PWR_SETTING] value from 0 to 0xFFFF increases the power that
                                                                 the chip is allowed to consume linearly (roughly) from minimum to maximum. */
#else /* Word 0 - Little Endian */
        uint64_t pwr_setting           : 16; /**< [ 15:  0](R/W) A power limiter for the chip. A limiter of the power consumption of the
                                                                 chip. This power limiting is implemented by a closed-loop feedback control
                                                                 system for the AVG_CHIP_POWER power approximation. The direct output of the
                                                                 [PWR_SETTING] feedback control system is the CURRENT_POWER_SETTING value. The
                                                                 power consumed by the chip (estimated currently by the AVG_CHIP_POWER value) is
                                                                 an indirect output of the PWR_SETTING feedback control system. [PWR_SETTING] is
                                                                 not used by the hardware when [PWR_MIN] equals [PWR_MAX]. [PWR_MIN] and
                                                                 [PWR_MAX] threshold requirements always supersede [PWR_SETTING] limits. (For
                                                                 maximum [PWR_SETTING] feedback control freedom, set [PWR_MIN]=0 and
                                                                 [PWR_MAX]=0xff.)

                                                                 [PWR_SETTING] equal to 0 forces the chip to consume near minimum
                                                                 power. Increasing [PWR_SETTING] value from 0 to 0xFFFF increases the power that
                                                                 the chip is allowed to consume linearly (roughly) from minimum to maximum. */
        uint64_t pwr_min               : 8;  /**< [ 23: 16](R/W) Reserved. */
        uint64_t pwr_max               : 8;  /**< [ 31: 24](R/W) Reserved. */
        uint64_t pwr_bw                : 2;  /**< [ 33: 32](R/W) Configures the reaction time of the closed-loop feedback control system for the
                                                                 AVG_CHIP_POWER power approximation. Higher numbers decrease bandwidth, reducing response
                                                                 time, which could lead to greater tracking error, but reduce ringing. */
        uint64_t reserved_34_63        : 30;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_chip_glb_pwr_throttle_s cn; */
};
typedef union cavm_iobnx_chip_glb_pwr_throttle cavm_iobnx_chip_glb_pwr_throttle_t;

static inline uint64_t CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f000a100ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f000a100ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f000a100ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_CHIP_GLB_PWR_THROTTLE", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(a) cavm_iobnx_chip_glb_pwr_throttle_t
#define bustype_CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(a) "IOBNX_CHIP_GLB_PWR_THROTTLE"
#define device_bar_CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(a) (a)
#define arguments_CAVM_IOBNX_CHIP_GLB_PWR_THROTTLE(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_chip_pwr_out
 *
 * IOBN Chip Power Out Register
 * This register contains power numbers from the various partitions on the chip.
 * Only index zero (IOB(0)) is used.
 */
union cavm_iobnx_chip_pwr_out
{
    uint64_t u;
    struct cavm_iobnx_chip_pwr_out_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t cpu_pwr               : 16; /**< [ 63: 48](RO/H) An estimate of the current CPU core complex power consumption, including a sum
                                                                 of all processor's AP_CVM_POWER_EL1[AVERAGE_POWER]. The CPU core complex
                                                                 includes the caches and DRAM controller(s), as well as all CPU cores. Linearly
                                                                 larger values indicate linearly higher power consumption. */
        uint64_t chip_power            : 16; /**< [ 47: 32](RO/H) An estimate of the current total power consumption by the chip. Linearly larger values
                                                                 indicate linearly higher power consumption. [CHIP_POWER] is the sum of [CPU_PWR] and
                                                                 [COPROC_POWER]. */
        uint64_t coproc_power          : 16; /**< [ 31: 16](RO/H) An estimate of the current coprocessor power consumption. Linearly larger values indicate
                                                                 linearly higher power consumption. This estimate is energy per core clock, and will
                                                                 generally decrease as the ratio of core to coprocessor clock speed increases. */
        uint64_t avg_chip_power        : 16; /**< [ 15:  0](RO/H) Average chip power.
                                                                 An average of [CHIP_POWER], calculated using an IIR filter with an average
                                                                 weight of 16K core clocks, in mA/GHz.

                                                                 Accurate power numbers should be calculated using a platform-specific method which
                                                                 e.g. reads the current consumption of the VRM.

                                                                 Otherwise an approximation of this chip's power is calculated with:

                                                                   _ power = chip_const + core_const * cores_powered_on + [AVG_CHIP_POWER] * voltage

                                                                 Where:

                                                                 _ power is in mW.

                                                                 _ chip_const is in mW and represents the I/O power and chip excluding core_const.
                                                                 This may vary as I/O and coprocessor loads vary, therefore only
                                                                 platform methods can be used for accurate estimates.

                                                                 _ core_const is a per-core constant leakage from the HRM power application note, and is in
                                                                 mA.

                                                                 _ cores_powered_on is a population count of all bits set in RST_PP_POWER.

                                                                 _ voltage is determined by the platform, perhaps by reading a VRM setting. */
#else /* Word 0 - Little Endian */
        uint64_t avg_chip_power        : 16; /**< [ 15:  0](RO/H) Average chip power.
                                                                 An average of [CHIP_POWER], calculated using an IIR filter with an average
                                                                 weight of 16K core clocks, in mA/GHz.

                                                                 Accurate power numbers should be calculated using a platform-specific method which
                                                                 e.g. reads the current consumption of the VRM.

                                                                 Otherwise an approximation of this chip's power is calculated with:

                                                                   _ power = chip_const + core_const * cores_powered_on + [AVG_CHIP_POWER] * voltage

                                                                 Where:

                                                                 _ power is in mW.

                                                                 _ chip_const is in mW and represents the I/O power and chip excluding core_const.
                                                                 This may vary as I/O and coprocessor loads vary, therefore only
                                                                 platform methods can be used for accurate estimates.

                                                                 _ core_const is a per-core constant leakage from the HRM power application note, and is in
                                                                 mA.

                                                                 _ cores_powered_on is a population count of all bits set in RST_PP_POWER.

                                                                 _ voltage is determined by the platform, perhaps by reading a VRM setting. */
        uint64_t coproc_power          : 16; /**< [ 31: 16](RO/H) An estimate of the current coprocessor power consumption. Linearly larger values indicate
                                                                 linearly higher power consumption. This estimate is energy per core clock, and will
                                                                 generally decrease as the ratio of core to coprocessor clock speed increases. */
        uint64_t chip_power            : 16; /**< [ 47: 32](RO/H) An estimate of the current total power consumption by the chip. Linearly larger values
                                                                 indicate linearly higher power consumption. [CHIP_POWER] is the sum of [CPU_PWR] and
                                                                 [COPROC_POWER]. */
        uint64_t cpu_pwr               : 16; /**< [ 63: 48](RO/H) An estimate of the current CPU core complex power consumption, including a sum
                                                                 of all processor's AP_CVM_POWER_EL1[AVERAGE_POWER]. The CPU core complex
                                                                 includes the caches and DRAM controller(s), as well as all CPU cores. Linearly
                                                                 larger values indicate linearly higher power consumption. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_chip_pwr_out_s cn; */
};
typedef union cavm_iobnx_chip_pwr_out cavm_iobnx_chip_pwr_out_t;

static inline uint64_t CAVM_IOBNX_CHIP_PWR_OUT(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_CHIP_PWR_OUT(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f000a108ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f000a108ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f000a108ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_CHIP_PWR_OUT", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_CHIP_PWR_OUT(a) cavm_iobnx_chip_pwr_out_t
#define bustype_CAVM_IOBNX_CHIP_PWR_OUT(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_CHIP_PWR_OUT(a) "IOBNX_CHIP_PWR_OUT"
#define device_bar_CAVM_IOBNX_CHIP_PWR_OUT(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_CHIP_PWR_OUT(a) (a)
#define arguments_CAVM_IOBNX_CHIP_PWR_OUT(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_cond_clk_cap#
 *
 * INTERNAL: IOBN Conditional Clock Capacitance Register
 *
 * This register is for diagnostic use only.
 * Internal:
 * Each index corresponds to a different net as follows:
 *   0 = bgx0___bgx___bgx_clk___csclk_drv.
 *   1 = bgx0___bgx___bgx_clk___ssclk_drv.
 *   2 = bgx0___bgx___bgx_clk___gsclk_drv.
 *   3 = bgx1___bgx___bgx_clk___csclk_drv.
 *   4 = bgx1___bgx___bgx_clk___ssclk_drv.
 *   5 = bgx1___bgx___bgx_clk___gsclk_drv.
 *   6 = bgx2___bgx___bgx_clk___csclk_drv.
 *   7 = bgx2___bgx___bgx_clk___ssclk_drv.
 *   8 = bgx2___bgx___bgx_clk___gsclk_drv.
 *   9 = bgx3___bgx___bgx_clk___csclk_drv.
 *   10 = bgx3___bgx___bgx_clk___ssclk_drv.
 *   11 = bgx3___bgx___bgx_clk___gsclk_drv.
 *   12 = dpi___dpi___csclk_drv.
 *   13 = fpa___fpa___gbl___csclk_drv.
 *   14 = lbk___lbk___lbk_core_p0x0___csclk_drv.
 *   15 = lbk___lbk___lbk_core_p0x1___csclk_drv.
 *   16 = lbk___lbk___lbk_core_p1x0___csclk_drv.
 *   17 = lbk___lbk___lbk_core_p1x1___csclk_drv.
 *   18 = mio___mio___uaa0___u_csclk_drv.
 *   19 = mio___mio___uaa1___u_csclk_drv.
 *   20 = mio___mio___uaa2___u_csclk_drv.
 *   21 = mio___mio___uaa3___u_csclk_drv.
 *   22 = nic___nic___nic_l___nic_l1___nic_clk___csclk_drv.
 *   23 = nic___nic___nic_l___nic_l2___nic_clk___csclk_drv.
 *   24 = nic___nic___nic_u___nic_u1___nic_clk___csclk_drv.
 *   25 = pem0___pem___pem_clks___csclk_drv.
 *   26 = pem0___pem___pem_clks___sync_pwr_thr_pclk.
 *   27 = pem1___pem___pem_clks___csclk_drv.
 *   28 = pem1___pem___pem_clks___sync_pwr_thr_pclk.
 *   29 = pem2___pem___pem_clks___csclk_drv.
 *   30 = pem2___pem___pem_clks___sync_pwr_thr_pclk.
 *   31 = pem3___pem___pem_clks___csclk_drv.
 *   32 = pem3___pem___pem_clks___sync_pwr_thr_pclk.
 *   33 = pki___pki___pdp___pfe___csclk_drv.
 *   34 = pki___pki___pdp___pbe___csclk_drv.
 *   35 = pki___pki___pix___ipec0___csclk_drv.
 *   36 = pki___pki___pix___ipec1___csclk_drv.
 *   37 = pki___pki___pix___mech___csclk_drv.
 *   38 = roc_ocla___roc_ocla___core___clks___csclk_drv.
 *   39 = rst___rst___mio_clk_ctl___csclk_drv.
 *   40 = sata0___sata___u_csclk_drv.
 *   41 = sata0___sata___u_csclk_drv.
 *   42 = sata0___sata___u_csclk_drv.
 *   43 = sata0___sata___u_csclk_drv.
 *   44 = sata0___sata___u_csclk_drv.
 *   45 = sata0___sata___u_csclk_drv.
 *   46 = smmu___smmu___wcsr___gbl___crclk_drv.
 *   47 = smmu___smmu___wcsr___gbl___u_c2rclk_drv.
 *   48 = smmu___smmu___wcsr___gbl___u_c2rclk_drv_n.
 *   49 = smmu___smmu___xl___ctl___crclk_drv.
 *   50 = sso___sso___sso_pnr___sso_aw___clk___csclk_drv.
 *   51 = sso___sso___sso_pnr___sso_gw___clk___csclk_drv.
 *   52 = sso___sso___sso_pnr___sso_ws___clk___csclk_drv.
 *   53 = usbdrd0___usbdrd_i___u_csclk_drv.
 *   54 = usbdrd0___usbdrd_i___u_csclk_drv.
 *   55 = zipc0___zipc___zipc_clk___zip_hash_csclk_drv.
 *   56 = zipc0___zipc___zipc_clk___zip_history_csclk_drv.
 *   57 = zipc0___zipc___zipc_clk___zip_state_csclk_drv.
 *   58 = zipc0___zipc___zipc_clk___zip_sha_csclk_drv.
 *   59 = zipc1___zipc___zipc_clk___zip_hash_csclk_drv.
 *   60 = zipc1___zipc___zipc_clk___zip_history_csclk_drv.
 *   61 = zipc1___zipc___zipc_clk___zip_state_csclk_drv.
 *   62 = zipc1___zipc___zipc_clk___zip_sha_csclk_drv.
 *   63 = zipc2___zipc___zipc_clk___zip_hash_csclk_drv.
 *   64 = zipc2___zipc___zipc_clk___zip_history_csclk_drv.
 *   65 = zipc2___zipc___zipc_clk___zip_state_csclk_drv.
 *   66 = zipc2___zipc___zipc_clk___zip_sha_csclk_drv.
 *   67 = zipd3___zipd___zipd_clk___zip_history_csclk_drv.
 *   68 = zipd3___zipd___zipd_clk___zip_state_csclk_drv.
 *   69 = zipd3___zipd___zipd_clk___zip_sha_csclk_drv.
 *   70 = zipd4___zipd___zipd_clk___zip_history_csclk_drv.
 *   71 = zipd4___zipd___zipd_clk___zip_state_csclk_drv.
 *   72 = zipd4___zipd___zipd_clk___zip_sha_csclk_drv.
 *   73 = zipd5___zipd___zipd_clk___zip_history_csclk_drv.
 *   74 = zipd5___zipd___zipd_clk___zip_state_csclk_drv.
 *   75 = zipd5___zipd___zipd_clk___zip_sha_csclk_drv.
 */
union cavm_iobnx_cond_clk_capx
{
    uint64_t u;
    struct cavm_iobnx_cond_clk_capx_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_16_63        : 48;
        uint64_t cap                   : 16; /**< [ 15:  0](R/W) Conditional clock capacitance for drivers. (cap value * 0.9/128.)
                                                                 For diagnostic use only. */
#else /* Word 0 - Little Endian */
        uint64_t cap                   : 16; /**< [ 15:  0](R/W) Conditional clock capacitance for drivers. (cap value * 0.9/128.)
                                                                 For diagnostic use only. */
        uint64_t reserved_16_63        : 48;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_cond_clk_capx_s cn; */
};
typedef union cavm_iobnx_cond_clk_capx cavm_iobnx_cond_clk_capx_t;

static inline uint64_t CAVM_IOBNX_COND_CLK_CAPX(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_COND_CLK_CAPX(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=75)))
        return 0x87e0f000f000ll + 0x1000000ll * ((a) & 0x1) + 8ll * ((b) & 0x7f);
    __cavm_csr_fatal("IOBNX_COND_CLK_CAPX", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_COND_CLK_CAPX(a,b) cavm_iobnx_cond_clk_capx_t
#define bustype_CAVM_IOBNX_COND_CLK_CAPX(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_COND_CLK_CAPX(a,b) "IOBNX_COND_CLK_CAPX"
#define device_bar_CAVM_IOBNX_COND_CLK_CAPX(a,b) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_COND_CLK_CAPX(a,b) (a)
#define arguments_CAVM_IOBNX_COND_CLK_CAPX(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_core_bist_status
 *
 * IOBN Cores BIST Status Register
 * This register contains the result of the BIST run on the cores.
 */
union cavm_iobnx_core_bist_status
{
    uint64_t u;
    struct cavm_iobnx_core_bist_status_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_24_63        : 40;
        uint64_t core_bstat            : 24; /**< [ 23:  0](RO/H) BIST status of the cores. IOBN0 contains the BIST status for the even numbered cores and
                                                                 IOBN1 contains the BIST status for the odd numbered cores.

                                                                 <pre>
                                                                    BIT    IOBN0     IOBN1
                                                                    [0]    Core 0    Core 1
                                                                    [1]    Core 2    Core 3
                                                                    ...
                                                                    [23]   Core 46   Core 47
                                                                 </pre> */
#else /* Word 0 - Little Endian */
        uint64_t core_bstat            : 24; /**< [ 23:  0](RO/H) BIST status of the cores. IOBN0 contains the BIST status for the even numbered cores and
                                                                 IOBN1 contains the BIST status for the odd numbered cores.

                                                                 <pre>
                                                                    BIT    IOBN0     IOBN1
                                                                    [0]    Core 0    Core 1
                                                                    [1]    Core 2    Core 3
                                                                    ...
                                                                    [23]   Core 46   Core 47
                                                                 </pre> */
        uint64_t reserved_24_63        : 40;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_core_bist_status_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_4_63         : 60;
        uint64_t core_bstat            : 4;  /**< [  3:  0](RO/H) BIST status of the cores. IOBN0 contains the BIST status for the even numbered cores and
                                                                 IOBN1 contains the BIST status for the odd numbered cores.

                                                                 <pre>
                                                                    BIT    IOBN
                                                                    [0]    Core 0
                                                                    [1]    Core 1
                                                                    [2]    Core 2
                                                                    [3]    Core 3
                                                                 </pre> */
#else /* Word 0 - Little Endian */
        uint64_t core_bstat            : 4;  /**< [  3:  0](RO/H) BIST status of the cores. IOBN0 contains the BIST status for the even numbered cores and
                                                                 IOBN1 contains the BIST status for the odd numbered cores.

                                                                 <pre>
                                                                    BIT    IOBN
                                                                    [0]    Core 0
                                                                    [1]    Core 1
                                                                    [2]    Core 2
                                                                    [3]    Core 3
                                                                 </pre> */
        uint64_t reserved_4_63         : 60;
#endif /* Word 0 - End */
    } cn81xx;
    /* struct cavm_iobnx_core_bist_status_s cn88xx; */
    struct cavm_iobnx_core_bist_status_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_24_63        : 40;
        uint64_t core_bstat            : 24; /**< [ 23:  0](RO/H) BIST status of the cores. IOBN0 contains the BIST status for all cores. IOBN1
                                                                 always returns 0x0. */
#else /* Word 0 - Little Endian */
        uint64_t core_bstat            : 24; /**< [ 23:  0](RO/H) BIST status of the cores. IOBN0 contains the BIST status for all cores. IOBN1
                                                                 always returns 0x0. */
        uint64_t reserved_24_63        : 40;
#endif /* Word 0 - End */
    } cn83xx;
};
typedef union cavm_iobnx_core_bist_status cavm_iobnx_core_bist_status_t;

static inline uint64_t CAVM_IOBNX_CORE_BIST_STATUS(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_CORE_BIST_STATUS(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0005008ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0005008ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0005008ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_CORE_BIST_STATUS", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_CORE_BIST_STATUS(a) cavm_iobnx_core_bist_status_t
#define bustype_CAVM_IOBNX_CORE_BIST_STATUS(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_CORE_BIST_STATUS(a) "IOBNX_CORE_BIST_STATUS"
#define device_bar_CAVM_IOBNX_CORE_BIST_STATUS(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_CORE_BIST_STATUS(a) (a)
#define arguments_CAVM_IOBNX_CORE_BIST_STATUS(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_dis_ncbi_io
 *
 * IOBN Disable NCBI IO Register
 * IOBN control.
 */
union cavm_iobnx_dis_ncbi_io
{
    uint64_t u;
    struct cavm_iobnx_dis_ncbi_io_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_6_63         : 58;
        uint64_t sli_key_mem           : 1;  /**< [  5:  5](R/W) SLI KEY memory isolation.
                                                                 0 = SLI initiated requests are allowed.
                                                                 1 = SLI initiated read and write requests are allowed to
                                                                     KEY_MEM(0..2047) (e.g. 16KB, not all of KEY_MEM) only.
                                                                     SLI requests to any other address (non-KEY_MEM(0..2047))
                                                                     will be redirected to ECAM0_NOP_ZF. */
        uint64_t sli_off               : 1;  /**< [  4:  4](R/W) SLI isolation.
                                                                 Resets to one in trusted mode, else zero.
                                                                 0 = Operation of NCBI transactions are not impacted.
                                                                 1 = NCBI transactions initiating at the SLI are disabled and
                                                                     turn into accesses to ECAM0_NOP_ZF. When set, this bit
                                                                     overrides [SLI_KEY_MEM]. */
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](RO) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
#else /* Word 0 - Little Endian */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](RO) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t sli_off               : 1;  /**< [  4:  4](R/W) SLI isolation.
                                                                 Resets to one in trusted mode, else zero.
                                                                 0 = Operation of NCBI transactions are not impacted.
                                                                 1 = NCBI transactions initiating at the SLI are disabled and
                                                                     turn into accesses to ECAM0_NOP_ZF. When set, this bit
                                                                     overrides [SLI_KEY_MEM]. */
        uint64_t sli_key_mem           : 1;  /**< [  5:  5](R/W) SLI KEY memory isolation.
                                                                 0 = SLI initiated requests are allowed.
                                                                 1 = SLI initiated read and write requests are allowed to
                                                                     KEY_MEM(0..2047) (e.g. 16KB, not all of KEY_MEM) only.
                                                                     SLI requests to any other address (non-KEY_MEM(0..2047))
                                                                     will be redirected to ECAM0_NOP_ZF. */
        uint64_t reserved_6_63         : 58;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_dis_ncbi_io_cn88xxp1
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_4_63         : 60;
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](RO) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
#else /* Word 0 - Little Endian */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](RO) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t reserved_4_63         : 60;
#endif /* Word 0 - End */
    } cn88xxp1;
    struct cavm_iobnx_dis_ncbi_io_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_4_63         : 60;
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](R/W) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
#else /* Word 0 - Little Endian */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](R/W) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t reserved_4_63         : 60;
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_dis_ncbi_io_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_6_63         : 58;
        uint64_t sli_key_mem           : 1;  /**< [  5:  5](R/W) SLI KEY memory isolation.
                                                                 0 = SLI initiated requests are allowed.
                                                                 1 = SLI initiated read and write requests are allowed to
                                                                     KEY_MEM(0..2047) (e.g. 16KB, not all of KEY_MEM) only.
                                                                     SLI requests to any other address (non-KEY_MEM(0..2047))
                                                                     will be redirected to ECAM0_NOP_ZF. */
        uint64_t sli_off               : 1;  /**< [  4:  4](R/W) SLI isolation.
                                                                 Resets to one in trusted mode, else zero.
                                                                 0 = Operation of NCBI transactions are not impacted.
                                                                 1 = NCBI transactions initiating at the SLI are disabled and
                                                                     turn into accesses to ECAM0_NOP_ZF. When set, this bit
                                                                     overrides [SLI_KEY_MEM]. */
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](R/W) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
#else /* Word 0 - Little Endian */
        uint64_t ncbi_off              : 1;  /**< [  0:  0](R/W) When set NCBI translation to I/O space (with exception of GIC traffic) will be disabled.
                                                                 Disabled traffic will turn into access to ECAM0_NOP_ZF. */
        uint64_t all_gic               : 1;  /**< [  1:  1](R/W) All-to-GIC. For diagnostic use only.
                                                                 Internal:
                                                                 0 = Normal operation. NCBI traffic to GIC interrupt delivery registers will be ordered
                                                                 with other interrupt delivery traffic and over the RIB bus.  NCBI traffic to normal non-
                                                                 interrupt-delivery GIC registers will go via RSL.
                                                                   1 = All NCBI traffic to the GIC DID will be assumed to be interrupt delivery traffic.
                                                                 This will break NCBI write transactions to non-interrupt-delivery GIC registers, but may
                                                                 work around bugs whereby interrupt-delivery CSRs are mis-catagorized inside IOB. */
        uint64_t oci_key_only          : 1;  /**< [  2:  2](R/W) Restrict CCPI-sourced I/O write requests.

                                                                 0 = CCPI-sourced I/O read and write requests are allowed to any device through
                                                                 IOB, including allowing read/writes to all of KEY_MEM().

                                                                 1 = CCPI-sourced I/O write requests allowed to KEY_MEM(0..2047) (e.g. 16KB, not
                                                                 all of KEY_MEM) only. CCPI-sourced writes to __any__ other address
                                                                 (non-KEY_MEM(0..2047)), or any CCPI-source read will be redirected to
                                                                 ECAM0_NOP_ZF (for non-ECAM) or ECAM0_NOP_ONNF (for-ECAM).

                                                                 This setting does not affect local-node originated traffic.

                                                                 In pass 1, read-only. */
        uint64_t tlb_sync_dis          : 1;  /**< [  3:  3](R/W) When set the IOBN will return SYNC-RDY to the SMMU without waiting for
                                                                 outstanding request to receive responses. */
        uint64_t sli_off               : 1;  /**< [  4:  4](R/W) SLI isolation.
                                                                 Resets to one in trusted mode, else zero.
                                                                 0 = Operation of NCBI transactions are not impacted.
                                                                 1 = NCBI transactions initiating at the SLI are disabled and
                                                                     turn into accesses to ECAM0_NOP_ZF. When set, this bit
                                                                     overrides [SLI_KEY_MEM]. */
        uint64_t sli_key_mem           : 1;  /**< [  5:  5](R/W) SLI KEY memory isolation.
                                                                 0 = SLI initiated requests are allowed.
                                                                 1 = SLI initiated read and write requests are allowed to
                                                                     KEY_MEM(0..2047) (e.g. 16KB, not all of KEY_MEM) only.
                                                                     SLI requests to any other address (non-KEY_MEM(0..2047))
                                                                     will be redirected to ECAM0_NOP_ZF. */
        uint64_t reserved_6_63         : 58;
#endif /* Word 0 - End */
    } cn83xx;
    /* struct cavm_iobnx_dis_ncbi_io_cn81xx cn88xxp2; */
};
typedef union cavm_iobnx_dis_ncbi_io cavm_iobnx_dis_ncbi_io_t;

static inline uint64_t CAVM_IOBNX_DIS_NCBI_IO(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_DIS_NCBI_IO(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0003000ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0003000ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0003000ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_DIS_NCBI_IO", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_DIS_NCBI_IO(a) cavm_iobnx_dis_ncbi_io_t
#define bustype_CAVM_IOBNX_DIS_NCBI_IO(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_DIS_NCBI_IO(a) "IOBNX_DIS_NCBI_IO"
#define device_bar_CAVM_IOBNX_DIS_NCBI_IO(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_DIS_NCBI_IO(a) (a)
#define arguments_CAVM_IOBNX_DIS_NCBI_IO(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_gbl_dll
 *
 * INTERNAL: IOBN Global Core-Clock DLL Status Register
 *
 * Status of the global core-clock DLL.
 */
union cavm_iobnx_gbl_dll
{
    uint64_t u;
    struct cavm_iobnx_gbl_dll_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_20_63        : 44;
        uint64_t pdr_rclk_refclk       : 1;  /**< [ 19: 19](RO/H) Synchronized pdr_rclk_refclk from global core-clock DLL cmb0 phase detectors. */
        uint64_t pdl_rclk_refclk       : 1;  /**< [ 18: 18](RO/H) Synchronized pdl_rclk_refclk from global core-clock DLL cmb0 phase detectors. */
        uint64_t pd_pos_rclk_refclk    : 1;  /**< [ 17: 17](RO/H) Synchronized pd_pos_rclk_refclk from global core-clock DLL cmb0 phase detectors. */
        uint64_t dll_fsm_state_a       : 3;  /**< [ 16: 14](RO/H) State for the global core-clock DLL, from the positive edge of refclk.
                                                                 0x0 = TMD_IDLE.
                                                                 0x1 = TMD_STATE1.
                                                                 0x2 = TMD_STATE2.
                                                                 0x3 = TMD_STATE3.
                                                                 0x4 = TMD_STATE4.
                                                                 0x5 = TMD_LOCKED. */
        uint64_t dll_lock              : 1;  /**< [ 13: 13](RO/H) The dll_lock signal from global core-clock DLL, from the positive edge of refclk. */
        uint64_t dll_clk_invert_out    : 1;  /**< [ 12: 12](RO/H) The clk_invert setting from the global core-clock DLL, from the negative edge of refclk. */
        uint64_t dll_setting           : 12; /**< [ 11:  0](RO/H) The global core-clock DLL setting, from the negative edge of refclk. */
#else /* Word 0 - Little Endian */
        uint64_t dll_setting           : 12; /**< [ 11:  0](RO/H) The global core-clock DLL setting, from the negative edge of refclk. */
        uint64_t dll_clk_invert_out    : 1;  /**< [ 12: 12](RO/H) The clk_invert setting from the global core-clock DLL, from the negative edge of refclk. */
        uint64_t dll_lock              : 1;  /**< [ 13: 13](RO/H) The dll_lock signal from global core-clock DLL, from the positive edge of refclk. */
        uint64_t dll_fsm_state_a       : 3;  /**< [ 16: 14](RO/H) State for the global core-clock DLL, from the positive edge of refclk.
                                                                 0x0 = TMD_IDLE.
                                                                 0x1 = TMD_STATE1.
                                                                 0x2 = TMD_STATE2.
                                                                 0x3 = TMD_STATE3.
                                                                 0x4 = TMD_STATE4.
                                                                 0x5 = TMD_LOCKED. */
        uint64_t pd_pos_rclk_refclk    : 1;  /**< [ 17: 17](RO/H) Synchronized pd_pos_rclk_refclk from global core-clock DLL cmb0 phase detectors. */
        uint64_t pdl_rclk_refclk       : 1;  /**< [ 18: 18](RO/H) Synchronized pdl_rclk_refclk from global core-clock DLL cmb0 phase detectors. */
        uint64_t pdr_rclk_refclk       : 1;  /**< [ 19: 19](RO/H) Synchronized pdr_rclk_refclk from global core-clock DLL cmb0 phase detectors. */
        uint64_t reserved_20_63        : 44;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_gbl_dll_s cn; */
};
typedef union cavm_iobnx_gbl_dll cavm_iobnx_gbl_dll_t;

static inline uint64_t CAVM_IOBNX_GBL_DLL(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_GBL_DLL(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f000a000ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f000a000ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f000a000ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_GBL_DLL", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_GBL_DLL(a) cavm_iobnx_gbl_dll_t
#define bustype_CAVM_IOBNX_GBL_DLL(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_GBL_DLL(a) "IOBNX_GBL_DLL"
#define device_bar_CAVM_IOBNX_GBL_DLL(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_GBL_DLL(a) (a)
#define arguments_CAVM_IOBNX_GBL_DLL(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_int_ena_w1c
 *
 * IOBN Interrupt Enable Clear Register
 * This register clears interrupt enable bits.
 */
union cavm_iobnx_int_ena_w1c
{
    uint64_t u;
    struct cavm_iobnx_int_ena_w1c_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_int_ena_w1c_cn88xxp1
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_60_63        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_60_63        : 4;
#endif /* Word 0 - End */
    } cn88xxp1;
    struct cavm_iobnx_int_ena_w1c_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0)_INT_SUM[PEM_SIE]. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) Reads or clears enable for IOBN(0)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) Reads or clears enable for IOBN(0)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) Reads or clears enable for IOBN(0)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) Reads or clears enable for IOBN(0)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_int_ena_w1c_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn83xx;
    struct cavm_iobnx_int_ena_w1c_cn88xxp2
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) Reads or clears enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn88xxp2;
};
typedef union cavm_iobnx_int_ena_w1c cavm_iobnx_int_ena_w1c_t;

static inline uint64_t CAVM_IOBNX_INT_ENA_W1C(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_INT_ENA_W1C(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0008000ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0008000ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0008000ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_INT_ENA_W1C", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_INT_ENA_W1C(a) cavm_iobnx_int_ena_w1c_t
#define bustype_CAVM_IOBNX_INT_ENA_W1C(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_INT_ENA_W1C(a) "IOBNX_INT_ENA_W1C"
#define device_bar_CAVM_IOBNX_INT_ENA_W1C(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_INT_ENA_W1C(a) (a)
#define arguments_CAVM_IOBNX_INT_ENA_W1C(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_int_ena_w1s
 *
 * IOBN Interrupt Enable Set Register
 * This register sets interrupt enable bits.
 */
union cavm_iobnx_int_ena_w1s
{
    uint64_t u;
    struct cavm_iobnx_int_ena_w1s_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_int_ena_w1s_cn88xxp1
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_60_63        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_60_63        : 4;
#endif /* Word 0 - End */
    } cn88xxp1;
    struct cavm_iobnx_int_ena_w1s_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0)_INT_SUM[PEM_SIE]. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets enable for IOBN(0)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets enable for IOBN(0)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets enable for IOBN(0)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets enable for IOBN(0)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_int_ena_w1s_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn83xx;
    struct cavm_iobnx_int_ena_w1s_cn88xxp2
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets enable for IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn88xxp2;
};
typedef union cavm_iobnx_int_ena_w1s cavm_iobnx_int_ena_w1s_t;

static inline uint64_t CAVM_IOBNX_INT_ENA_W1S(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_INT_ENA_W1S(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0009000ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0009000ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0009000ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_INT_ENA_W1S", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_INT_ENA_W1S(a) cavm_iobnx_int_ena_w1s_t
#define bustype_CAVM_IOBNX_INT_ENA_W1S(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_INT_ENA_W1S(a) "IOBNX_INT_ENA_W1S"
#define device_bar_CAVM_IOBNX_INT_ENA_W1S(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_INT_ENA_W1S(a) (a)
#define arguments_CAVM_IOBNX_INT_ENA_W1S(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_int_sum
 *
 * IOBN Interrupt Summary Register
 * This register contains the different interrupt-summary bits of the IOBN.
 */
union cavm_iobnx_int_sum
{
    uint64_t u;
    struct cavm_iobnx_int_sum_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID, the transaction was returned with fault. Advisory
                                                                 notification only. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID, the transaction was returned with fault. Advisory
                                                                 notification only. */
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_int_sum_cn88xxp1
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_60_63        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_60_63        : 4;
#endif /* Word 0 - End */
    } cn88xxp1;
    struct cavm_iobnx_int_sum_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID, the transaction was returned with fault. Advisory
                                                                 notification only. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID, the transaction was returned with fault. Advisory
                                                                 notification only. */
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_int_sum_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID, the transaction was returned with fault. Advisory
                                                                 notification only. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID, the transaction was returned with fault. Advisory
                                                                 notification only. */
#endif /* Word 0 - End */
    } cn83xx;
    struct cavm_iobnx_int_sum_cn88xxp2
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1C/H) IED0 single-bit error. When set, an IED0 single-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1C/H) IED0 double-bit error. When set, an IED0 double-bit error has occurred.
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1C/H) PEM sent in an invalid stream ID. */
#endif /* Word 0 - End */
    } cn88xxp2;
};
typedef union cavm_iobnx_int_sum cavm_iobnx_int_sum_t;

static inline uint64_t CAVM_IOBNX_INT_SUM(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_INT_SUM(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0006000ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0006000ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0006000ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_INT_SUM", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_INT_SUM(a) cavm_iobnx_int_sum_t
#define bustype_CAVM_IOBNX_INT_SUM(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_INT_SUM(a) "IOBNX_INT_SUM"
#define device_bar_CAVM_IOBNX_INT_SUM(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_INT_SUM(a) (a)
#define arguments_CAVM_IOBNX_INT_SUM(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_int_sum_w1s
 *
 * IOBN Interrupt Set Register
 * This register sets interrupt bits.
 */
union cavm_iobnx_int_sum_w1s
{
    uint64_t u;
    struct cavm_iobnx_int_sum_w1s_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_int_sum_w1s_cn88xxp1
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_60_63        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 28; /**< [ 27:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_28_31        : 4;
        uint64_t ied0_dbe              : 28; /**< [ 59: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_60_63        : 4;
#endif /* Word 0 - End */
    } cn88xxp1;
    struct cavm_iobnx_int_sum_w1s_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0)_INT_SUM[PEM_SIE]. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets IOBN(0)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets IOBN(0)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets IOBN(0)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets IOBN(0)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_int_sum_w1s_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 31; /**< [ 30:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       sli_preq_3_sbe_sclk,
                                                                       sli_req_3_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_31           : 1;
        uint64_t ied0_dbe              : 31; /**< [ 62: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      sli_preq_3_dbe_sclk,
                                                                      sli_req_3_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn83xx;
    struct cavm_iobnx_int_sum_w1s_cn88xxp2
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[PEM_SIE]. */
        uint64_t reserved_61_62        : 2;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
#else /* Word 0 - Little Endian */
        uint64_t ied0_sbe              : 29; /**< [ 28:  0](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_SBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                       gmr_ixofifo_sbe_sclk,
                                                                       icc0_xmc_fif_sbe,
                                                                       icc1_xmc_fif_sbe,
                                                                       icc_xmc_fifo_ecc_sbe,
                                                                       sli_preq_0_sbe_sclk,
                                                                       sli_req_0_sbe_sclk,
                                                                       sli_preq_1_sbe_sclk,
                                                                       sli_req_1_sbe_sclk,
                                                                       sli_preq_2_sbe_sclk,
                                                                       sli_req_2_sbe_sclk,
                                                                       ixo_smmu_mem0_sbe_sclk,
                                                                       iop_breq_fifo0_sbe,
                                                                       iop_breq_fifo1_sbe ,
                                                                       iop_breq_fifo2_sbe,
                                                                       iop_breq_fifo3_sbe ,
                                                                       iop_ffifo_sbe_sclk,
                                                                       rsd_mem0_sbe,
                                                                       rsd_mem1_sbe,
                                                                       ics_cmd_fifo_sbe_sclk,
                                                                       ixo_xmd_mem1_sbe_sclk,
                                                                       ixo_xmd_mem0_sbe_sclk,
                                                                       iobn_iorn_ffifo0__sbe_sclk,
                                                                       iobn_iorn_ffifo1__sbe_sclk,
                                                                       irp1_flid_mem_sbe,
                                                                       irp0_flid_mem_sbe,
                                                                       ixo_icc_fifo0_sbe_in_sclk,
                                                                       ixo_icc_fifo1_sbe_in_sclk,
                                                                       ixo_ics_mem_sbe_in_sclk. */
        uint64_t reserved_29_31        : 3;
        uint64_t ied0_dbe              : 29; /**< [ 60: 32](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[IED0_DBE].
                                                                 Internal:
                                                                 iob_mem_data_xmd_sbe_sclk,
                                                                      gmr_ixofifo_dbe_sclk,
                                                                      icc0_xmc_fif_dbe,
                                                                      icc1_xmc_fif_dbe,
                                                                      icc_xmc_fifo_ecc_dbe,
                                                                      sli_preq_0_dbe_sclk,
                                                                      sli_req_0_dbe_sclk,
                                                                      sli_preq_1_dbe_sclk,
                                                                      sli_req_1_dbe_sclk,
                                                                      sli_preq_2_dbe_sclk,
                                                                      sli_req_2_dbe_sclk,
                                                                      ixo_smmu_mem0_dbe_sclk,
                                                                      iop_breq_fifo0_dbe,
                                                                      iop_breq_fifo1_dbe ,
                                                                      iop_breq_fifo2_dbe,
                                                                      iop_breq_fifo3_dbe ,
                                                                      iop_ffifo_dbe_sclk,
                                                                      rsd_mem0_dbe,
                                                                      rsd_mem1_dbe,
                                                                      ics_cmd_fifo_dbe_sclk,
                                                                      ixo_xmd_mem1_dbe_sclk,
                                                                      ixo_xmd_mem0_dbe_sclk,
                                                                      iobn_iorn_ffifo0__dbe_sclk,
                                                                      iobn_iorn_ffifo1__dbe_sclk,
                                                                      irp1_flid_mem_dbe,
                                                                      irp0_flid_mem_dbe,
                                                                      ixo_icc_fifo0_dbe_in_sclk,
                                                                      ixo_icc_fifo1_dbe_in_sclk,
                                                                      ixo_ics_mem_dbe_in_sclk. */
        uint64_t reserved_61_62        : 2;
        uint64_t pem_sie               : 1;  /**< [ 63: 63](R/W1S/H) Reads or sets IOBN(0..1)_INT_SUM[PEM_SIE]. */
#endif /* Word 0 - End */
    } cn88xxp2;
};
typedef union cavm_iobnx_int_sum_w1s cavm_iobnx_int_sum_w1s_t;

static inline uint64_t CAVM_IOBNX_INT_SUM_W1S(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_INT_SUM_W1S(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0007000ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0007000ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0007000ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_INT_SUM_W1S", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_INT_SUM_W1S(a) cavm_iobnx_int_sum_w1s_t
#define bustype_CAVM_IOBNX_INT_SUM_W1S(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_INT_SUM_W1S(a) "IOBNX_INT_SUM_W1S"
#define device_bar_CAVM_IOBNX_INT_SUM_W1S(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_INT_SUM_W1S(a) (a)
#define arguments_CAVM_IOBNX_INT_SUM_W1S(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_mctlr_reg
 *
 * IOBN Memory SControl Register
 * Contains the sclk memory control for memories.
 */
union cavm_iobnx_mctlr_reg
{
    uint64_t u;
    struct cavm_iobnx_mctlr_reg_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_49_63        : 15;
        uint64_t dis                   : 17; /**< [ 48: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <47:32>  = iobn_gmr_ixofifo_csr_cor_dis,
                                                                              sli_req_2_cor_dis and sli_preq_2_cor_dis,
                                                                              sli_req_1_cor_dis and sli_preq_1_cor_dis,
                                                                              sli_req_0_cor_dis and sli_preq_0_cor_dis,
                                                                              iob__iob_xmd_csr_cor_dis_rclk,
                                                                              ixo_smmu_mem0_csr_cor_dis,
                                                                              ixo_smmu_mem1_csr_cor_dis,
                                                                              ixo_ics_mem_csr_cor_dis,
                                                                              ixo_icc_fifo0_csr_cor_dis,
                                                                              ixo_icc_fifo1_csr_cor_dis,
                                                                              ixo_xmd_mem0_csr_cor_dis,
                                                                              ixo_xmd_mem1_csr_cor_dis,
                                                                              iobn_iorn_ffifo0__csr_cor_dis,
                                                                              iobn_iorn_ffifo1__csr_cor_dis,
                                                                              iop_ffifo_csr_cor_dis,
                                                                              ics_cmd_fifo_csr_cor_dis */
        uint64_t reserved_30_31        : 2;
        uint64_t flip                  : 30; /**< [ 29:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <27:0>  = iobn_gmr_ixofifo_csr_flip_synd,
                                                                             sli_req_2_flip_synd and sli_preq_2_flip_synd,
                                                                             sli_req_1_flip_synd and sli_preq_1_flip_synd,
                                                                             sli_req_0_flip_synd and sli_preq_0_flip_synd,
                                                                             iobn_rsd_mem0_csr_flip_synd_rclk,
                                                                             iobn_rsd_mem1_csr_flip_synd_rclk,
                                                                             ixo_smmu_mem0_csr_flip_synd,
                                                                             ixo_smmu_mem1_csr_flip_synd,
                                                                             ixo_ics_mem_csr_flip_synd,
                                                                             iop_ffifo_csr_flip_synd,
                                                                             iop_breq_fifo0_csr_flip_synd,
                                                                             iop_breq_fifo1_csr_flip_synd,
                                                                             iop_breq_fifo2_csr_flip_synd,
                                                                             iop_breq_fifo3_csr_flip_synd */
#else /* Word 0 - Little Endian */
        uint64_t flip                  : 30; /**< [ 29:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <27:0>  = iobn_gmr_ixofifo_csr_flip_synd,
                                                                             sli_req_2_flip_synd and sli_preq_2_flip_synd,
                                                                             sli_req_1_flip_synd and sli_preq_1_flip_synd,
                                                                             sli_req_0_flip_synd and sli_preq_0_flip_synd,
                                                                             iobn_rsd_mem0_csr_flip_synd_rclk,
                                                                             iobn_rsd_mem1_csr_flip_synd_rclk,
                                                                             ixo_smmu_mem0_csr_flip_synd,
                                                                             ixo_smmu_mem1_csr_flip_synd,
                                                                             ixo_ics_mem_csr_flip_synd,
                                                                             iop_ffifo_csr_flip_synd,
                                                                             iop_breq_fifo0_csr_flip_synd,
                                                                             iop_breq_fifo1_csr_flip_synd,
                                                                             iop_breq_fifo2_csr_flip_synd,
                                                                             iop_breq_fifo3_csr_flip_synd */
        uint64_t reserved_30_31        : 2;
        uint64_t dis                   : 17; /**< [ 48: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <47:32>  = iobn_gmr_ixofifo_csr_cor_dis,
                                                                              sli_req_2_cor_dis and sli_preq_2_cor_dis,
                                                                              sli_req_1_cor_dis and sli_preq_1_cor_dis,
                                                                              sli_req_0_cor_dis and sli_preq_0_cor_dis,
                                                                              iob__iob_xmd_csr_cor_dis_rclk,
                                                                              ixo_smmu_mem0_csr_cor_dis,
                                                                              ixo_smmu_mem1_csr_cor_dis,
                                                                              ixo_ics_mem_csr_cor_dis,
                                                                              ixo_icc_fifo0_csr_cor_dis,
                                                                              ixo_icc_fifo1_csr_cor_dis,
                                                                              ixo_xmd_mem0_csr_cor_dis,
                                                                              ixo_xmd_mem1_csr_cor_dis,
                                                                              iobn_iorn_ffifo0__csr_cor_dis,
                                                                              iobn_iorn_ffifo1__csr_cor_dis,
                                                                              iop_ffifo_csr_cor_dis,
                                                                              ics_cmd_fifo_csr_cor_dis */
        uint64_t reserved_49_63        : 15;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_mctlr_reg_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_48_63        : 16;
        uint64_t dis                   : 16; /**< [ 47: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <47:32>  = iobn_gmr_ixofifo_csr_cor_dis,
                                                                              sli_req_2_cor_dis and sli_preq_2_cor_dis,
                                                                              sli_req_1_cor_dis and sli_preq_1_cor_dis,
                                                                              sli_req_0_cor_dis and sli_preq_0_cor_dis,
                                                                              iob__iob_xmd_csr_cor_dis_rclk,
                                                                              ixo_smmu_mem0_csr_cor_dis,
                                                                              ixo_smmu_mem1_csr_cor_dis,
                                                                              ixo_ics_mem_csr_cor_dis,
                                                                              ixo_icc_fifo0_csr_cor_dis,
                                                                              ixo_icc_fifo1_csr_cor_dis,
                                                                              ixo_xmd_mem0_csr_cor_dis,
                                                                              ixo_xmd_mem1_csr_cor_dis,
                                                                              iobn_iorn_ffifo0__csr_cor_dis,
                                                                              iobn_iorn_ffifo1__csr_cor_dis,
                                                                              iop_ffifo_csr_cor_dis,
                                                                              ics_cmd_fifo_csr_cor_dis */
        uint64_t reserved_28_31        : 4;
        uint64_t flip                  : 28; /**< [ 27:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <27:0>  = iobn_gmr_ixofifo_csr_flip_synd,
                                                                             sli_req_2_flip_synd and sli_preq_2_flip_synd,
                                                                             sli_req_1_flip_synd and sli_preq_1_flip_synd,
                                                                             sli_req_0_flip_synd and sli_preq_0_flip_synd,
                                                                             iobn_rsd_mem0_csr_flip_synd_rclk,
                                                                             iobn_rsd_mem1_csr_flip_synd_rclk,
                                                                             ixo_smmu_mem0_csr_flip_synd,
                                                                             ixo_smmu_mem1_csr_flip_synd,
                                                                             ixo_ics_mem_csr_flip_synd,
                                                                             iop_ffifo_csr_flip_synd,
                                                                             iop_breq_fifo0_csr_flip_synd,
                                                                             iop_breq_fifo1_csr_flip_synd,
                                                                             iop_breq_fifo2_csr_flip_synd,
                                                                             iop_breq_fifo3_csr_flip_synd */
#else /* Word 0 - Little Endian */
        uint64_t flip                  : 28; /**< [ 27:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <27:0>  = iobn_gmr_ixofifo_csr_flip_synd,
                                                                             sli_req_2_flip_synd and sli_preq_2_flip_synd,
                                                                             sli_req_1_flip_synd and sli_preq_1_flip_synd,
                                                                             sli_req_0_flip_synd and sli_preq_0_flip_synd,
                                                                             iobn_rsd_mem0_csr_flip_synd_rclk,
                                                                             iobn_rsd_mem1_csr_flip_synd_rclk,
                                                                             ixo_smmu_mem0_csr_flip_synd,
                                                                             ixo_smmu_mem1_csr_flip_synd,
                                                                             ixo_ics_mem_csr_flip_synd,
                                                                             iop_ffifo_csr_flip_synd,
                                                                             iop_breq_fifo0_csr_flip_synd,
                                                                             iop_breq_fifo1_csr_flip_synd,
                                                                             iop_breq_fifo2_csr_flip_synd,
                                                                             iop_breq_fifo3_csr_flip_synd */
        uint64_t reserved_28_31        : 4;
        uint64_t dis                   : 16; /**< [ 47: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <47:32>  = iobn_gmr_ixofifo_csr_cor_dis,
                                                                              sli_req_2_cor_dis and sli_preq_2_cor_dis,
                                                                              sli_req_1_cor_dis and sli_preq_1_cor_dis,
                                                                              sli_req_0_cor_dis and sli_preq_0_cor_dis,
                                                                              iob__iob_xmd_csr_cor_dis_rclk,
                                                                              ixo_smmu_mem0_csr_cor_dis,
                                                                              ixo_smmu_mem1_csr_cor_dis,
                                                                              ixo_ics_mem_csr_cor_dis,
                                                                              ixo_icc_fifo0_csr_cor_dis,
                                                                              ixo_icc_fifo1_csr_cor_dis,
                                                                              ixo_xmd_mem0_csr_cor_dis,
                                                                              ixo_xmd_mem1_csr_cor_dis,
                                                                              iobn_iorn_ffifo0__csr_cor_dis,
                                                                              iobn_iorn_ffifo1__csr_cor_dis,
                                                                              iop_ffifo_csr_cor_dis,
                                                                              ics_cmd_fifo_csr_cor_dis */
        uint64_t reserved_48_63        : 16;
#endif /* Word 0 - End */
    } cn81xx;
    /* struct cavm_iobnx_mctlr_reg_cn81xx cn88xx; */
    struct cavm_iobnx_mctlr_reg_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_49_63        : 15;
        uint64_t dis                   : 17; /**< [ 48: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <48:32>  = iobn_gmr_ixofifo_csr_cor_dis,
                                                                              sli_req_3_cor_dis and sli_preq_3_cor_dis,
                                                                              sli_req_2_cor_dis and sli_preq_2_cor_dis,
                                                                              sli_req_1_cor_dis and sli_preq_1_cor_dis,
                                                                              sli_req_0_cor_dis and sli_preq_0_cor_dis,
                                                                              iob__iob_xmd_csr_cor_dis_rclk,
                                                                              ixo_smmu_mem0_csr_cor_dis,
                                                                              ixo_smmu_mem1_csr_cor_dis,
                                                                              ixo_ics_mem_csr_cor_dis,
                                                                              ixo_icc_fifo0_csr_cor_dis,
                                                                              ixo_icc_fifo1_csr_cor_dis,
                                                                              ixo_xmd_mem0_csr_cor_dis,
                                                                              ixo_xmd_mem1_csr_cor_dis,
                                                                              iobn_iorn_ffifo0__csr_cor_dis,
                                                                              iobn_iorn_ffifo1__csr_cor_dis,
                                                                              iop_ffifo_csr_cor_dis,
                                                                              ics_cmd_fifo_csr_cor_dis */
        uint64_t reserved_30_31        : 2;
        uint64_t flip                  : 30; /**< [ 29:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <29:0>  = iobn_gmr_ixofifo_csr_flip_synd,
                                                                             sli_req_3_flip_synd and sli_preq_3_flip_synd,
                                                                             sli_req_2_flip_synd and sli_preq_2_flip_synd,
                                                                             sli_req_1_flip_synd and sli_preq_1_flip_synd,
                                                                             sli_req_0_flip_synd and sli_preq_0_flip_synd,
                                                                             iobn_rsd_mem0_csr_flip_synd_rclk,
                                                                             iobn_rsd_mem1_csr_flip_synd_rclk,
                                                                             ixo_smmu_mem0_csr_flip_synd,
                                                                             ixo_smmu_mem1_csr_flip_synd,
                                                                             ixo_ics_mem_csr_flip_synd,
                                                                             iop_ffifo_csr_flip_synd,
                                                                             iop_breq_fifo0_csr_flip_synd,
                                                                             iop_breq_fifo1_csr_flip_synd,
                                                                             iop_breq_fifo2_csr_flip_synd,
                                                                             iop_breq_fifo3_csr_flip_synd */
#else /* Word 0 - Little Endian */
        uint64_t flip                  : 30; /**< [ 29:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <29:0>  = iobn_gmr_ixofifo_csr_flip_synd,
                                                                             sli_req_3_flip_synd and sli_preq_3_flip_synd,
                                                                             sli_req_2_flip_synd and sli_preq_2_flip_synd,
                                                                             sli_req_1_flip_synd and sli_preq_1_flip_synd,
                                                                             sli_req_0_flip_synd and sli_preq_0_flip_synd,
                                                                             iobn_rsd_mem0_csr_flip_synd_rclk,
                                                                             iobn_rsd_mem1_csr_flip_synd_rclk,
                                                                             ixo_smmu_mem0_csr_flip_synd,
                                                                             ixo_smmu_mem1_csr_flip_synd,
                                                                             ixo_ics_mem_csr_flip_synd,
                                                                             iop_ffifo_csr_flip_synd,
                                                                             iop_breq_fifo0_csr_flip_synd,
                                                                             iop_breq_fifo1_csr_flip_synd,
                                                                             iop_breq_fifo2_csr_flip_synd,
                                                                             iop_breq_fifo3_csr_flip_synd */
        uint64_t reserved_30_31        : 2;
        uint64_t dis                   : 17; /**< [ 48: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <48:32>  = iobn_gmr_ixofifo_csr_cor_dis,
                                                                              sli_req_3_cor_dis and sli_preq_3_cor_dis,
                                                                              sli_req_2_cor_dis and sli_preq_2_cor_dis,
                                                                              sli_req_1_cor_dis and sli_preq_1_cor_dis,
                                                                              sli_req_0_cor_dis and sli_preq_0_cor_dis,
                                                                              iob__iob_xmd_csr_cor_dis_rclk,
                                                                              ixo_smmu_mem0_csr_cor_dis,
                                                                              ixo_smmu_mem1_csr_cor_dis,
                                                                              ixo_ics_mem_csr_cor_dis,
                                                                              ixo_icc_fifo0_csr_cor_dis,
                                                                              ixo_icc_fifo1_csr_cor_dis,
                                                                              ixo_xmd_mem0_csr_cor_dis,
                                                                              ixo_xmd_mem1_csr_cor_dis,
                                                                              iobn_iorn_ffifo0__csr_cor_dis,
                                                                              iobn_iorn_ffifo1__csr_cor_dis,
                                                                              iop_ffifo_csr_cor_dis,
                                                                              ics_cmd_fifo_csr_cor_dis */
        uint64_t reserved_49_63        : 15;
#endif /* Word 0 - End */
    } cn83xx;
};
typedef union cavm_iobnx_mctlr_reg cavm_iobnx_mctlr_reg_t;

static inline uint64_t CAVM_IOBNX_MCTLR_REG(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_MCTLR_REG(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0005108ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0005108ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0005108ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_MCTLR_REG", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_MCTLR_REG(a) cavm_iobnx_mctlr_reg_t
#define bustype_CAVM_IOBNX_MCTLR_REG(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_MCTLR_REG(a) "IOBNX_MCTLR_REG"
#define device_bar_CAVM_IOBNX_MCTLR_REG(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_MCTLR_REG(a) (a)
#define arguments_CAVM_IOBNX_MCTLR_REG(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_mctls_reg
 *
 * IOBN Memory SControl Register
 * Contains the sclk memory control for memories.
 */
union cavm_iobnx_mctls_reg
{
    uint64_t u;
    struct cavm_iobnx_mctls_reg_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_43_63        : 21;
        uint64_t dis                   : 11; /**< [ 42: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <42:32>  = iobn_rsd_mem0_csr_cor_dis,
                                                                              iobn_rsd_mem1_csr_cor_dis,
                                                                              irp0_flid_mem_csr_cor_dis,
                                                                              irp1_flid_mem_csr_cor_dis,
                                                                              iop_breq_fifo0_csr_cor_dis,
                                                                              iop_breq_fifo1_csr_cor_dis,
                                                                              iop_breq_fifo2_csr_cor_dis,
                                                                              iop_breq_fifo3_csr_cor_dis,
                                                                              icc_xmc_fifo_ecc_csr_cor_dis,
                                                                              icc0_xmc_fifo_csr_cor_dis,
                                                                              icc1_xmc_fifo_csr_cor_dis */
        uint64_t reserved_26_31        : 6;
        uint64_t flip                  : 26; /**< [ 25:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <25:0>  = iob__iob_xmd_csr_flip_synd_sclk,
                                                                             ixo_icc_fifo0_csr_flip_synd,
                                                                             ixo_icc_fifo1_csr_flip_synd,
                                                                             ixo_xmd_mem0_csr_flip_synd,
                                                                             ixo_xmd_mem1_csr_flip_synd,
                                                                             irp0_flid_mem_csr_flip_synd,
                                                                             irp1_flid_mem_csr_flip_synd,
                                                                             iobn_iorn_ffifo0__csr_flip_synd,
                                                                             iobn_iorn_ffifo1__csr_flip_synd,
                                                                             icc_xmc_fifo_ecc_csr_flip_synd,
                                                                             ics_cmd_fifo_csr_flip_synd,
                                                                             icc0_xmc_fifo_csr_flip_synd,
                                                                             icc1_xmc_fifo_csr_flip_synd */
#else /* Word 0 - Little Endian */
        uint64_t flip                  : 26; /**< [ 25:  0](R/W) Memory ECC flip.
                                                                 Internal:
                                                                 <25:0>  = iob__iob_xmd_csr_flip_synd_sclk,
                                                                             ixo_icc_fifo0_csr_flip_synd,
                                                                             ixo_icc_fifo1_csr_flip_synd,
                                                                             ixo_xmd_mem0_csr_flip_synd,
                                                                             ixo_xmd_mem1_csr_flip_synd,
                                                                             irp0_flid_mem_csr_flip_synd,
                                                                             irp1_flid_mem_csr_flip_synd,
                                                                             iobn_iorn_ffifo0__csr_flip_synd,
                                                                             iobn_iorn_ffifo1__csr_flip_synd,
                                                                             icc_xmc_fifo_ecc_csr_flip_synd,
                                                                             ics_cmd_fifo_csr_flip_synd,
                                                                             icc0_xmc_fifo_csr_flip_synd,
                                                                             icc1_xmc_fifo_csr_flip_synd */
        uint64_t reserved_26_31        : 6;
        uint64_t dis                   : 11; /**< [ 42: 32](R/W) Memory ECC disable.
                                                                 Internal:
                                                                 <42:32>  = iobn_rsd_mem0_csr_cor_dis,
                                                                              iobn_rsd_mem1_csr_cor_dis,
                                                                              irp0_flid_mem_csr_cor_dis,
                                                                              irp1_flid_mem_csr_cor_dis,
                                                                              iop_breq_fifo0_csr_cor_dis,
                                                                              iop_breq_fifo1_csr_cor_dis,
                                                                              iop_breq_fifo2_csr_cor_dis,
                                                                              iop_breq_fifo3_csr_cor_dis,
                                                                              icc_xmc_fifo_ecc_csr_cor_dis,
                                                                              icc0_xmc_fifo_csr_cor_dis,
                                                                              icc1_xmc_fifo_csr_cor_dis */
        uint64_t reserved_43_63        : 21;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_mctls_reg_s cn; */
};
typedef union cavm_iobnx_mctls_reg cavm_iobnx_mctls_reg_t;

static inline uint64_t CAVM_IOBNX_MCTLS_REG(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_MCTLS_REG(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0005100ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0005100ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0005100ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_MCTLS_REG", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_MCTLS_REG(a) cavm_iobnx_mctls_reg_t
#define bustype_CAVM_IOBNX_MCTLS_REG(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_MCTLS_REG(a) "IOBNX_MCTLS_REG"
#define device_bar_CAVM_IOBNX_MCTLS_REG(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_MCTLS_REG(a) (a)
#define arguments_CAVM_IOBNX_MCTLS_REG(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_msix_pba#
 *
 * IOBN MSI-X Pending Bit Array Registers
 * This register is the MSI-X PBA table; the bit number is indexed by the IOBN_INT_VEC_E enumeration.
 */
union cavm_iobnx_msix_pbax
{
    uint64_t u;
    struct cavm_iobnx_msix_pbax_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t pend                  : 64; /**< [ 63:  0](RO) Pending message for the associated IOBN_MSIX_VEC()_CTL, enumerated by IOBN_INT_VEC_E.
                                                                 Bits that have no associated IOBN_INT_VEC_E are 0. */
#else /* Word 0 - Little Endian */
        uint64_t pend                  : 64; /**< [ 63:  0](RO) Pending message for the associated IOBN_MSIX_VEC()_CTL, enumerated by IOBN_INT_VEC_E.
                                                                 Bits that have no associated IOBN_INT_VEC_E are 0. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_msix_pbax_s cn; */
};
typedef union cavm_iobnx_msix_pbax cavm_iobnx_msix_pbax_t;

static inline uint64_t CAVM_IOBNX_MSIX_PBAX(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_MSIX_PBAX(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0)))
        return 0x87e0f0ff0000ll + 0x1000000ll * ((a) & 0x0) + 8ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b==0)))
        return 0x87e0f0ff0000ll + 0x1000000ll * ((a) & 0x1) + 8ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && ((a<=1) && (b==0)))
        return 0x87e0f0ff0000ll + 0x1000000ll * ((a) & 0x1) + 8ll * ((b) & 0x0);
    __cavm_csr_fatal("IOBNX_MSIX_PBAX", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_MSIX_PBAX(a,b) cavm_iobnx_msix_pbax_t
#define bustype_CAVM_IOBNX_MSIX_PBAX(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_MSIX_PBAX(a,b) "IOBNX_MSIX_PBAX"
#define device_bar_CAVM_IOBNX_MSIX_PBAX(a,b) 0x4 /* PF_BAR4 */
#define busnum_CAVM_IOBNX_MSIX_PBAX(a,b) (a)
#define arguments_CAVM_IOBNX_MSIX_PBAX(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_msix_vec#_addr
 *
 * IOBN MSI-X Vector-Table Address Register
 * This register is the MSI-X vector table, indexed by the IOBN_INT_VEC_E enumeration.
 */
union cavm_iobnx_msix_vecx_addr
{
    uint64_t u;
    struct cavm_iobnx_msix_vecx_addr_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_49_63        : 15;
        uint64_t addr                  : 47; /**< [ 48:  2](R/W) IOVA to use for MSI-X delivery of this vector. */
        uint64_t reserved_1            : 1;
        uint64_t secvec                : 1;  /**< [  0:  0](SR/W) Secure vector.
                                                                 0 = This vector may be read or written by either secure or nonsecure states.
                                                                 1 = This vector's IOBN_MSIX_VEC()_ADDR, IOBN_MSIX_VEC()_CTL, and corresponding
                                                                 bit of IOBN_MSIX_PBA() are RAZ/WI and does not cause a fault when accessed
                                                                 by the nonsecure world.

                                                                 If PCCPF_IOBN_VSEC_SCTL[MSIX_SEC] (for documentation, see PCCPF_XXX_VSEC_SCTL[MSIX_SEC])
                                                                 is set, all vectors are secure and function as if [SECVEC] was set. */
#else /* Word 0 - Little Endian */
        uint64_t secvec                : 1;  /**< [  0:  0](SR/W) Secure vector.
                                                                 0 = This vector may be read or written by either secure or nonsecure states.
                                                                 1 = This vector's IOBN_MSIX_VEC()_ADDR, IOBN_MSIX_VEC()_CTL, and corresponding
                                                                 bit of IOBN_MSIX_PBA() are RAZ/WI and does not cause a fault when accessed
                                                                 by the nonsecure world.

                                                                 If PCCPF_IOBN_VSEC_SCTL[MSIX_SEC] (for documentation, see PCCPF_XXX_VSEC_SCTL[MSIX_SEC])
                                                                 is set, all vectors are secure and function as if [SECVEC] was set. */
        uint64_t reserved_1            : 1;
        uint64_t addr                  : 47; /**< [ 48:  2](R/W) IOVA to use for MSI-X delivery of this vector. */
        uint64_t reserved_49_63        : 15;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_msix_vecx_addr_s cn; */
};
typedef union cavm_iobnx_msix_vecx_addr cavm_iobnx_msix_vecx_addr_t;

static inline uint64_t CAVM_IOBNX_MSIX_VECX_ADDR(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_MSIX_VECX_ADDR(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0)))
        return 0x87e0f0f00000ll + 0x1000000ll * ((a) & 0x0) + 0x10ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b==0)))
        return 0x87e0f0f00000ll + 0x1000000ll * ((a) & 0x1) + 0x10ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && ((a<=1) && (b==0)))
        return 0x87e0f0f00000ll + 0x1000000ll * ((a) & 0x1) + 0x10ll * ((b) & 0x0);
    __cavm_csr_fatal("IOBNX_MSIX_VECX_ADDR", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_MSIX_VECX_ADDR(a,b) cavm_iobnx_msix_vecx_addr_t
#define bustype_CAVM_IOBNX_MSIX_VECX_ADDR(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_MSIX_VECX_ADDR(a,b) "IOBNX_MSIX_VECX_ADDR"
#define device_bar_CAVM_IOBNX_MSIX_VECX_ADDR(a,b) 0x4 /* PF_BAR4 */
#define busnum_CAVM_IOBNX_MSIX_VECX_ADDR(a,b) (a)
#define arguments_CAVM_IOBNX_MSIX_VECX_ADDR(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_msix_vec#_ctl
 *
 * IOBN MSI-X Vector-Table Control and Data Register
 * This register is the MSI-X vector table, indexed by the IOBN_INT_VEC_E enumeration.
 */
union cavm_iobnx_msix_vecx_ctl
{
    uint64_t u;
    struct cavm_iobnx_msix_vecx_ctl_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_33_63        : 31;
        uint64_t mask                  : 1;  /**< [ 32: 32](R/W) When set, no MSI-X interrupts are sent to this vector. */
        uint64_t reserved_20_31        : 12;
        uint64_t data                  : 20; /**< [ 19:  0](R/W) Data to use for MSI-X delivery of this vector. */
#else /* Word 0 - Little Endian */
        uint64_t data                  : 20; /**< [ 19:  0](R/W) Data to use for MSI-X delivery of this vector. */
        uint64_t reserved_20_31        : 12;
        uint64_t mask                  : 1;  /**< [ 32: 32](R/W) When set, no MSI-X interrupts are sent to this vector. */
        uint64_t reserved_33_63        : 31;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_msix_vecx_ctl_s cn; */
};
typedef union cavm_iobnx_msix_vecx_ctl cavm_iobnx_msix_vecx_ctl_t;

static inline uint64_t CAVM_IOBNX_MSIX_VECX_CTL(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_MSIX_VECX_CTL(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0)))
        return 0x87e0f0f00008ll + 0x1000000ll * ((a) & 0x0) + 0x10ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b==0)))
        return 0x87e0f0f00008ll + 0x1000000ll * ((a) & 0x1) + 0x10ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && ((a<=1) && (b==0)))
        return 0x87e0f0f00008ll + 0x1000000ll * ((a) & 0x1) + 0x10ll * ((b) & 0x0);
    __cavm_csr_fatal("IOBNX_MSIX_VECX_CTL", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_MSIX_VECX_CTL(a,b) cavm_iobnx_msix_vecx_ctl_t
#define bustype_CAVM_IOBNX_MSIX_VECX_CTL(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_MSIX_VECX_CTL(a,b) "IOBNX_MSIX_VECX_CTL"
#define device_bar_CAVM_IOBNX_MSIX_VECX_CTL(a,b) 0x4 /* PF_BAR4 */
#define busnum_CAVM_IOBNX_MSIX_VECX_CTL(a,b) (a)
#define arguments_CAVM_IOBNX_MSIX_VECX_CTL(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_ncb#_credits
 *
 * IOBN NCB Credits Register
 * This register controls the number of loads and stores each NCB can have to the L2.
 */
union cavm_iobnx_ncbx_credits
{
    uint64_t u;
    struct cavm_iobnx_ncbx_credits_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_23_63        : 41;
        uint64_t ncb_wr_buf_crd        : 7;  /**< [ 22: 16](R/W) NCB write buffer credit. Each NCB can have 64 write buffers in flight to the L2; this is
                                                                 the number by which to decrease the 64. */
        uint64_t reserved_15           : 1;
        uint64_t ncb0_wr_crd           : 7;  /**< [ 14:  8](R/W) NCB write credit. Each NCB can have 64 writes in flight to the L2; this is the number by
                                                                 which to
                                                                 decrease the 64. */
        uint64_t reserved_7            : 1;
        uint64_t ncb0_rd_crd           : 7;  /**< [  6:  0](R/W) NCB read credit. Each NCB can have 64 reads in flight to the L2; this is the number to
                                                                 decrease the 64 by. */
#else /* Word 0 - Little Endian */
        uint64_t ncb0_rd_crd           : 7;  /**< [  6:  0](R/W) NCB read credit. Each NCB can have 64 reads in flight to the L2; this is the number to
                                                                 decrease the 64 by. */
        uint64_t reserved_7            : 1;
        uint64_t ncb0_wr_crd           : 7;  /**< [ 14:  8](R/W) NCB write credit. Each NCB can have 64 writes in flight to the L2; this is the number by
                                                                 which to
                                                                 decrease the 64. */
        uint64_t reserved_15           : 1;
        uint64_t ncb_wr_buf_crd        : 7;  /**< [ 22: 16](R/W) NCB write buffer credit. Each NCB can have 64 write buffers in flight to the L2; this is
                                                                 the number by which to decrease the 64. */
        uint64_t reserved_23_63        : 41;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_ncbx_credits_s cn; */
};
typedef union cavm_iobnx_ncbx_credits cavm_iobnx_ncbx_credits_t;

static inline uint64_t CAVM_IOBNX_NCBX_CREDITS(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCBX_CREDITS(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0)))
        return 0x87e0f0001000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=1)))
        return 0x87e0f0001000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && ((a<=1) && (b<=1)))
        return 0x87e0f0001000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1);
    __cavm_csr_fatal("IOBNX_NCBX_CREDITS", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCBX_CREDITS(a,b) cavm_iobnx_ncbx_credits_t
#define bustype_CAVM_IOBNX_NCBX_CREDITS(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCBX_CREDITS(a,b) "IOBNX_NCBX_CREDITS"
#define device_bar_CAVM_IOBNX_NCBX_CREDITS(a,b) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCBX_CREDITS(a,b) (a)
#define arguments_CAVM_IOBNX_NCBX_CREDITS(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_ncb#_ctl
 *
 * IOBN NCB Credits Register
 * This register controls the number of loads and stores each NCB can have to the L2.
 */
union cavm_iobnx_ncbx_ctl
{
    uint64_t u;
    struct cavm_iobnx_ncbx_ctl_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_10_63        : 54;
        uint64_t stp                   : 2;  /**< [  9:  8](R/W) When a complete cache block is written a STP will be converted to:
                                                                    0 = STF.
                                                                    1 = STY.
                                                                    2 = STT.
                                                                    3 = Reserved. */
        uint64_t reserved_2_7          : 6;
        uint64_t rstp                  : 2;  /**< [  1:  0](R/W) When a complete cache block is written a RSTP will be converted to:
                                                                    0 = STY.
                                                                    1 = STT.
                                                                    2 = STF.
                                                                    3 = Reserved. */
#else /* Word 0 - Little Endian */
        uint64_t rstp                  : 2;  /**< [  1:  0](R/W) When a complete cache block is written a RSTP will be converted to:
                                                                    0 = STY.
                                                                    1 = STT.
                                                                    2 = STF.
                                                                    3 = Reserved. */
        uint64_t reserved_2_7          : 6;
        uint64_t stp                   : 2;  /**< [  9:  8](R/W) When a complete cache block is written a STP will be converted to:
                                                                    0 = STF.
                                                                    1 = STY.
                                                                    2 = STT.
                                                                    3 = Reserved. */
        uint64_t reserved_10_63        : 54;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_ncbx_ctl_s cn; */
};
typedef union cavm_iobnx_ncbx_ctl cavm_iobnx_ncbx_ctl_t;

static inline uint64_t CAVM_IOBNX_NCBX_CTL(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCBX_CTL(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0)))
        return 0x87e0f0004000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=1)))
        return 0x87e0f0004000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && ((a<=1) && (b<=1)))
        return 0x87e0f0004000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1);
    __cavm_csr_fatal("IOBNX_NCBX_CTL", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCBX_CTL(a,b) cavm_iobnx_ncbx_ctl_t
#define bustype_CAVM_IOBNX_NCBX_CTL(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCBX_CTL(a,b) "IOBNX_NCBX_CTL"
#define device_bar_CAVM_IOBNX_NCBX_CTL(a,b) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCBX_CTL(a,b) (a)
#define arguments_CAVM_IOBNX_NCBX_CTL(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_ncb#_rw#_lat_pc
 *
 * IOBN NCB Latency Performance Counter Registers
 */
union cavm_iobnx_ncbx_rwx_lat_pc
{
    uint64_t u;
    struct cavm_iobnx_ncbx_rwx_lat_pc_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) Latency performance counter.

                                                                 _ RW(0) increments every cycle by the number of read transactions that have
                                                                 entered IOB from the given NCB, but have not returned read data to the device.

                                                                 _ RW(1) increments every cycle by the number of write transactions that have
                                                                 entered IOB from the given NCB, but have not returned write commits to the
                                                                 device.

                                                                 This counter should be divided by IOBN()_NCB()_RW()_REQ_PC to determine each NCB
                                                                 bus's average read and write latency. */
#else /* Word 0 - Little Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) Latency performance counter.

                                                                 _ RW(0) increments every cycle by the number of read transactions that have
                                                                 entered IOB from the given NCB, but have not returned read data to the device.

                                                                 _ RW(1) increments every cycle by the number of write transactions that have
                                                                 entered IOB from the given NCB, but have not returned write commits to the
                                                                 device.

                                                                 This counter should be divided by IOBN()_NCB()_RW()_REQ_PC to determine each NCB
                                                                 bus's average read and write latency. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_ncbx_rwx_lat_pc_s cn; */
};
typedef union cavm_iobnx_ncbx_rwx_lat_pc cavm_iobnx_ncbx_rwx_lat_pc_t;

static inline uint64_t CAVM_IOBNX_NCBX_RWX_LAT_PC(unsigned long a, unsigned long b, unsigned long c) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCBX_RWX_LAT_PC(unsigned long a, unsigned long b, unsigned long c)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0) && (c<=1)))
        return 0x87e0f000d000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x0) + 0x10ll * ((c) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=1) && (c<=1)))
        return 0x87e0f000d000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1) + 0x10ll * ((c) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX_PASS2_X) && ((a<=1) && (b<=1) && (c<=1)))
        return 0x87e0f000d000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1) + 0x10ll * ((c) & 0x1);
    __cavm_csr_fatal("IOBNX_NCBX_RWX_LAT_PC", 3, a, b, c, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCBX_RWX_LAT_PC(a,b,c) cavm_iobnx_ncbx_rwx_lat_pc_t
#define bustype_CAVM_IOBNX_NCBX_RWX_LAT_PC(a,b,c) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCBX_RWX_LAT_PC(a,b,c) "IOBNX_NCBX_RWX_LAT_PC"
#define device_bar_CAVM_IOBNX_NCBX_RWX_LAT_PC(a,b,c) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCBX_RWX_LAT_PC(a,b,c) (a)
#define arguments_CAVM_IOBNX_NCBX_RWX_LAT_PC(a,b,c) (a),(b),(c),-1

/**
 * Register (RSL) iobn#_ncb#_rw#_req_pc
 *
 * IOBN NCB Request Performance Counter Registers
 */
union cavm_iobnx_ncbx_rwx_req_pc
{
    uint64_t u;
    struct cavm_iobnx_ncbx_rwx_req_pc_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) Request performance counter.

                                                                 _ RW(0) increments on read  transaction entering IOB on given NCB bus.

                                                                 _ RW(1) increments on write transaction entering IOB on given NCB bus. */
#else /* Word 0 - Little Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) Request performance counter.

                                                                 _ RW(0) increments on read  transaction entering IOB on given NCB bus.

                                                                 _ RW(1) increments on write transaction entering IOB on given NCB bus. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_ncbx_rwx_req_pc_s cn; */
};
typedef union cavm_iobnx_ncbx_rwx_req_pc cavm_iobnx_ncbx_rwx_req_pc_t;

static inline uint64_t CAVM_IOBNX_NCBX_RWX_REQ_PC(unsigned long a, unsigned long b, unsigned long c) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCBX_RWX_REQ_PC(unsigned long a, unsigned long b, unsigned long c)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0) && (c<=1)))
        return 0x87e0f000c000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x0) + 0x10ll * ((c) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=1) && (c<=1)))
        return 0x87e0f000c000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1) + 0x10ll * ((c) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX_PASS2_X) && ((a<=1) && (b<=1) && (c<=1)))
        return 0x87e0f000c000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1) + 0x10ll * ((c) & 0x1);
    __cavm_csr_fatal("IOBNX_NCBX_RWX_REQ_PC", 3, a, b, c, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCBX_RWX_REQ_PC(a,b,c) cavm_iobnx_ncbx_rwx_req_pc_t
#define bustype_CAVM_IOBNX_NCBX_RWX_REQ_PC(a,b,c) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCBX_RWX_REQ_PC(a,b,c) "IOBNX_NCBX_RWX_REQ_PC"
#define device_bar_CAVM_IOBNX_NCBX_RWX_REQ_PC(a,b,c) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCBX_RWX_REQ_PC(a,b,c) (a)
#define arguments_CAVM_IOBNX_NCBX_RWX_REQ_PC(a,b,c) (a),(b),(c),-1

/**
 * Register (RSL) iobn#_ncb#_rw#_smmu_lat_pc
 *
 * IOBN NCB SMMU Latency Performance Counter Registers
 */
union cavm_iobnx_ncbx_rwx_smmu_lat_pc
{
    uint64_t u;
    struct cavm_iobnx_ncbx_rwx_smmu_lat_pc_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) SMMU latency performance counter.

                                                                 _ RW(0) increments every cycle by the number of read transactions that have
                                                                 entered IOB from the given NCB, but have not been address translated by the
                                                                 SMMU.

                                                                 _ RW(1) increments by the number of write transactions that have entered IOB
                                                                 from the given NCB, but have not been address translated by the SMMU.

                                                                 This counter should be divided by IOBN()_NCB()_RW()_REQ_PC to determine each NCB
                                                                 bus's average read and write SMMU plus IOB front-end latency. */
#else /* Word 0 - Little Endian */
        uint64_t count                 : 64; /**< [ 63:  0](R/W/H) SMMU latency performance counter.

                                                                 _ RW(0) increments every cycle by the number of read transactions that have
                                                                 entered IOB from the given NCB, but have not been address translated by the
                                                                 SMMU.

                                                                 _ RW(1) increments by the number of write transactions that have entered IOB
                                                                 from the given NCB, but have not been address translated by the SMMU.

                                                                 This counter should be divided by IOBN()_NCB()_RW()_REQ_PC to determine each NCB
                                                                 bus's average read and write SMMU plus IOB front-end latency. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_ncbx_rwx_smmu_lat_pc_s cn; */
};
typedef union cavm_iobnx_ncbx_rwx_smmu_lat_pc cavm_iobnx_ncbx_rwx_smmu_lat_pc_t;

static inline uint64_t CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(unsigned long a, unsigned long b, unsigned long c) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(unsigned long a, unsigned long b, unsigned long c)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b==0) && (c<=1)))
        return 0x87e0f000e000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x0) + 0x10ll * ((c) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=1) && (c<=1)))
        return 0x87e0f000e000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1) + 0x10ll * ((c) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX_PASS2_X) && ((a<=1) && (b<=1) && (c<=1)))
        return 0x87e0f000e000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x1) + 0x10ll * ((c) & 0x1);
    __cavm_csr_fatal("IOBNX_NCBX_RWX_SMMU_LAT_PC", 3, a, b, c, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(a,b,c) cavm_iobnx_ncbx_rwx_smmu_lat_pc_t
#define bustype_CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(a,b,c) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(a,b,c) "IOBNX_NCBX_RWX_SMMU_LAT_PC"
#define device_bar_CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(a,b,c) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(a,b,c) (a)
#define arguments_CAVM_IOBNX_NCBX_RWX_SMMU_LAT_PC(a,b,c) (a),(b),(c),-1

/**
 * Register (RSL) iobn#_ncb0_hp
 *
 * IOBN NCBI0 High Performance Register
 */
union cavm_iobnx_ncb0_hp
{
    uint64_t u;
    struct cavm_iobnx_ncb0_hp_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_4_63         : 60;
        uint64_t lp                    : 1;  /**< [  3:  3](R/W) For IOBN0 the reset value for this is 0x1. For IOBN1 the reset value is 0x0.
                                                                 When set, NCBI 0 ARB 0 request port 3 will use the low performance path through ARB 0. */
        uint64_t hp                    : 3;  /**< [  2:  0](R/W) When set, NCBI 0 ARB 0 will use the high performance path through the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] set, and IOB(1)_NCB0_HP[HP] clear. */
#else /* Word 0 - Little Endian */
        uint64_t hp                    : 3;  /**< [  2:  0](R/W) When set, NCBI 0 ARB 0 will use the high performance path through the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] set, and IOB(1)_NCB0_HP[HP] clear. */
        uint64_t lp                    : 1;  /**< [  3:  3](R/W) For IOBN0 the reset value for this is 0x1. For IOBN1 the reset value is 0x0.
                                                                 When set, NCBI 0 ARB 0 request port 3 will use the low performance path through ARB 0. */
        uint64_t reserved_4_63         : 60;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_ncb0_hp_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_4_63         : 60;
        uint64_t lp                    : 1;  /**< [  3:  3](R/W) When set, NCBI 0 ARB 0 request port 3 will use the low performance path through ARB 0. */
        uint64_t hp                    : 3;  /**< [  2:  0](R/W) When set, NCBI 0 ARB 0 for request ports 2..0 will use the high performance path through
                                                                 the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] = 0x1. */
#else /* Word 0 - Little Endian */
        uint64_t hp                    : 3;  /**< [  2:  0](R/W) When set, NCBI 0 ARB 0 for request ports 2..0 will use the high performance path through
                                                                 the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] = 0x1. */
        uint64_t lp                    : 1;  /**< [  3:  3](R/W) When set, NCBI 0 ARB 0 request port 3 will use the low performance path through ARB 0. */
        uint64_t reserved_4_63         : 60;
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_ncb0_hp_cn88xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_1_63         : 63;
        uint64_t hp                    : 1;  /**< [  0:  0](R/W) When set, NCBI 0 ARB 0 will use the high performance path through the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] set, and IOB(1)_NCB0_HP[HP] clear. */
#else /* Word 0 - Little Endian */
        uint64_t hp                    : 1;  /**< [  0:  0](R/W) When set, NCBI 0 ARB 0 will use the high performance path through the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] set, and IOB(1)_NCB0_HP[HP] clear. */
        uint64_t reserved_1_63         : 63;
#endif /* Word 0 - End */
    } cn88xx;
    struct cavm_iobnx_ncb0_hp_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_4_63         : 60;
        uint64_t lp                    : 1;  /**< [  3:  3](R/W) For IOBN0 the reset value for this is 0x1. For IOBN1 the reset value is 0x0.
                                                                 When set, NCBI 0 ARB 0 request port 3 will use the low performance path through ARB 0. */
        uint64_t hp                    : 3;  /**< [  2:  0](R/W) For IOBN0 the reset value for this is 0x7. For IOBN1 the reset value is 0x0.
                                                                 When set, NCBI 0 ARB 0 for request ports 2..0 will use the high performance path through
                                                                 the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] = 0x7, and IOB(1)_NCB0_HP[HP] = 0x0. */
#else /* Word 0 - Little Endian */
        uint64_t hp                    : 3;  /**< [  2:  0](R/W) For IOBN0 the reset value for this is 0x7. For IOBN1 the reset value is 0x0.
                                                                 When set, NCBI 0 ARB 0 for request ports 2..0 will use the high performance path through
                                                                 the IOBN.
                                                                 Software typically must have IOB(0)_NCB0_HP[HP] = 0x7, and IOB(1)_NCB0_HP[HP] = 0x0. */
        uint64_t lp                    : 1;  /**< [  3:  3](R/W) For IOBN0 the reset value for this is 0x1. For IOBN1 the reset value is 0x0.
                                                                 When set, NCBI 0 ARB 0 request port 3 will use the low performance path through ARB 0. */
        uint64_t reserved_4_63         : 60;
#endif /* Word 0 - End */
    } cn83xx;
};
typedef union cavm_iobnx_ncb0_hp cavm_iobnx_ncb0_hp_t;

static inline uint64_t CAVM_IOBNX_NCB0_HP(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCB0_HP(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0003008ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0003008ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0003008ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_NCB0_HP", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCB0_HP(a) cavm_iobnx_ncb0_hp_t
#define bustype_CAVM_IOBNX_NCB0_HP(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCB0_HP(a) "IOBNX_NCB0_HP"
#define device_bar_CAVM_IOBNX_NCB0_HP(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCB0_HP(a) (a)
#define arguments_CAVM_IOBNX_NCB0_HP(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_ncb0_sdis#
 *
 * IOBN NCB Secure Disable Register
 */
union cavm_iobnx_ncb0_sdisx
{
    uint64_t u;
    struct cavm_iobnx_ncb0_sdisx_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t did                   : 64; /**< [ 63:  0](SR/W) When set a secure operation is required to access the NCBDID. If a nonsecure
                                                                 operation occurs it will result in a R/W to ECAM0_NOP_ZF.

                                                                 Index 0 corresponds to DIDs 63:0, index 1 to DIDs 127:64, index 2 to DISs
                                                                 191:128, and index 3 to DIDs 255:192. */
#else /* Word 0 - Little Endian */
        uint64_t did                   : 64; /**< [ 63:  0](SR/W) When set a secure operation is required to access the NCBDID. If a nonsecure
                                                                 operation occurs it will result in a R/W to ECAM0_NOP_ZF.

                                                                 Index 0 corresponds to DIDs 63:0, index 1 to DIDs 127:64, index 2 to DISs
                                                                 191:128, and index 3 to DIDs 255:192. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_ncb0_sdisx_s cn; */
};
typedef union cavm_iobnx_ncb0_sdisx cavm_iobnx_ncb0_sdisx_t;

static inline uint64_t CAVM_IOBNX_NCB0_SDISX(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCB0_SDISX(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b<=3)))
        return 0x87e0f0002000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x3);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=3)))
        return 0x87e0f0002000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x3);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && ((a<=1) && (b<=3)))
        return 0x87e0f0002000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x3);
    __cavm_csr_fatal("IOBNX_NCB0_SDISX", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCB0_SDISX(a,b) cavm_iobnx_ncb0_sdisx_t
#define bustype_CAVM_IOBNX_NCB0_SDISX(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCB0_SDISX(a,b) "IOBNX_NCB0_SDISX"
#define device_bar_CAVM_IOBNX_NCB0_SDISX(a,b) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCB0_SDISX(a,b) (a)
#define arguments_CAVM_IOBNX_NCB0_SDISX(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_ncb0_skill#
 *
 * IOBN NCB Secure Kill-Device Registers
 */
union cavm_iobnx_ncb0_skillx
{
    uint64_t u;
    struct cavm_iobnx_ncb0_skillx_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t skill                 : 64; /**< [ 63:  0](SR/W1S) NCB function kill. If set, any operation to this device will be will be directed
                                                                 to ECAM0_NOP_ZF. Write one to set, once set cannot be cleared until soft reset.

                                                                 Index 0 corresponds to DIDs 63:0, index 1 to DIDs 127:64, index 2 to DISs
                                                                 191:128, and index 3 to DIDs 255:192. */
#else /* Word 0 - Little Endian */
        uint64_t skill                 : 64; /**< [ 63:  0](SR/W1S) NCB function kill. If set, any operation to this device will be will be directed
                                                                 to ECAM0_NOP_ZF. Write one to set, once set cannot be cleared until soft reset.

                                                                 Index 0 corresponds to DIDs 63:0, index 1 to DIDs 127:64, index 2 to DISs
                                                                 191:128, and index 3 to DIDs 255:192. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_ncb0_skillx_s cn; */
};
typedef union cavm_iobnx_ncb0_skillx cavm_iobnx_ncb0_skillx_t;

static inline uint64_t CAVM_IOBNX_NCB0_SKILLX(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_NCB0_SKILLX(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b<=3)))
        return 0x87e0f000b000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x3);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=3)))
        return 0x87e0f000b000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x3);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX_PASS2_X) && ((a<=1) && (b<=3)))
        return 0x87e0f000b000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x3);
    __cavm_csr_fatal("IOBNX_NCB0_SKILLX", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_NCB0_SKILLX(a,b) cavm_iobnx_ncb0_skillx_t
#define bustype_CAVM_IOBNX_NCB0_SKILLX(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_NCB0_SKILLX(a,b) "IOBNX_NCB0_SKILLX"
#define device_bar_CAVM_IOBNX_NCB0_SKILLX(a,b) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_NCB0_SKILLX(a,b) (a)
#define arguments_CAVM_IOBNX_NCB0_SKILLX(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_roc_dll
 *
 * INTERNAL: IOBN Global Core-Clock DLL Status Register
 *
 * Status of the ROC core-clock DLL.
 */
union cavm_iobnx_roc_dll
{
    uint64_t u;
    struct cavm_iobnx_roc_dll_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_60_63        : 4;
        uint64_t max_dll_setting       : 12; /**< [ 59: 48](RO/H) Max reported DLL setting. */
        uint64_t min_dll_setting       : 12; /**< [ 47: 36](RO/H) Min reported DLL setting. */
        uint64_t reserved_32_35        : 4;
        uint64_t pdr_rclk_refclk       : 1;  /**< [ 31: 31](RO/H) Synchronized pdr_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pdl_rclk_refclk       : 1;  /**< [ 30: 30](RO/H) Synchronized pdl_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pd_pos_rclk_refclk    : 1;  /**< [ 29: 29](RO/H) Synchronized pd_pos_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t dll_lock              : 1;  /**< [ 28: 28](RO/H) The dll_lock signal from ROC core-clock DLL, from the positive edge of refclk. */
        uint64_t dll_dly_elem_en       : 16; /**< [ 27: 12](RO/H) The ROC core-clock delay element enable setting, from the negative edge of refclk. */
        uint64_t dll_setting           : 12; /**< [ 11:  0](RO/H) The ROC core-clock DLL setting, from the negative edge of refclk. */
#else /* Word 0 - Little Endian */
        uint64_t dll_setting           : 12; /**< [ 11:  0](RO/H) The ROC core-clock DLL setting, from the negative edge of refclk. */
        uint64_t dll_dly_elem_en       : 16; /**< [ 27: 12](RO/H) The ROC core-clock delay element enable setting, from the negative edge of refclk. */
        uint64_t dll_lock              : 1;  /**< [ 28: 28](RO/H) The dll_lock signal from ROC core-clock DLL, from the positive edge of refclk. */
        uint64_t pd_pos_rclk_refclk    : 1;  /**< [ 29: 29](RO/H) Synchronized pd_pos_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pdl_rclk_refclk       : 1;  /**< [ 30: 30](RO/H) Synchronized pdl_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pdr_rclk_refclk       : 1;  /**< [ 31: 31](RO/H) Synchronized pdr_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t reserved_32_35        : 4;
        uint64_t min_dll_setting       : 12; /**< [ 47: 36](RO/H) Min reported DLL setting. */
        uint64_t max_dll_setting       : 12; /**< [ 59: 48](RO/H) Max reported DLL setting. */
        uint64_t reserved_60_63        : 4;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_roc_dll_cn88xxp1
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_32_63        : 32;
        uint64_t pdr_rclk_refclk       : 1;  /**< [ 31: 31](RO/H) Synchronized pdr_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pdl_rclk_refclk       : 1;  /**< [ 30: 30](RO/H) Synchronized pdl_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pd_pos_rclk_refclk    : 1;  /**< [ 29: 29](RO/H) Synchronized pd_pos_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t dll_lock              : 1;  /**< [ 28: 28](RO/H) The dll_lock signal from ROC core-clock DLL, from the positive edge of refclk. */
        uint64_t dll_dly_elem_en       : 16; /**< [ 27: 12](RO/H) The ROC core-clock delay element enable setting, from the negative edge of refclk. */
        uint64_t dll_setting           : 12; /**< [ 11:  0](RO/H) The ROC core-clock DLL setting, from the negative edge of refclk. */
#else /* Word 0 - Little Endian */
        uint64_t dll_setting           : 12; /**< [ 11:  0](RO/H) The ROC core-clock DLL setting, from the negative edge of refclk. */
        uint64_t dll_dly_elem_en       : 16; /**< [ 27: 12](RO/H) The ROC core-clock delay element enable setting, from the negative edge of refclk. */
        uint64_t dll_lock              : 1;  /**< [ 28: 28](RO/H) The dll_lock signal from ROC core-clock DLL, from the positive edge of refclk. */
        uint64_t pd_pos_rclk_refclk    : 1;  /**< [ 29: 29](RO/H) Synchronized pd_pos_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pdl_rclk_refclk       : 1;  /**< [ 30: 30](RO/H) Synchronized pdl_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t pdr_rclk_refclk       : 1;  /**< [ 31: 31](RO/H) Synchronized pdr_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */
        uint64_t reserved_32_63        : 32;
#endif /* Word 0 - End */
    } cn88xxp1;
    /* struct cavm_iobnx_roc_dll_s cn81xx; */
    /* struct cavm_iobnx_roc_dll_s cn83xx; */
    /* struct cavm_iobnx_roc_dll_s cn88xxp2; */
};
typedef union cavm_iobnx_roc_dll cavm_iobnx_roc_dll_t;

static inline uint64_t CAVM_IOBNX_ROC_DLL(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_ROC_DLL(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f000a008ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f000a008ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f000a008ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_ROC_DLL", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_ROC_DLL(a) cavm_iobnx_roc_dll_t
#define bustype_CAVM_IOBNX_ROC_DLL(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_ROC_DLL(a) "IOBNX_ROC_DLL"
#define device_bar_CAVM_IOBNX_ROC_DLL(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_ROC_DLL(a) (a)
#define arguments_CAVM_IOBNX_ROC_DLL(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_scratch
 *
 * INTERNAL: IOBN Scratch Register
 */
union cavm_iobnx_scratch
{
    uint64_t u;
    struct cavm_iobnx_scratch_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t data                  : 64; /**< [ 63:  0](R/W) Test register for CSR access. */
#else /* Word 0 - Little Endian */
        uint64_t data                  : 64; /**< [ 63:  0](R/W) Test register for CSR access. */
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_scratch_s cn; */
};
typedef union cavm_iobnx_scratch cavm_iobnx_scratch_t;

static inline uint64_t CAVM_IOBNX_SCRATCH(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_SCRATCH(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0003020ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0003020ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0003020ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_SCRATCH", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_SCRATCH(a) cavm_iobnx_scratch_t
#define bustype_CAVM_IOBNX_SCRATCH(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_SCRATCH(a) "IOBNX_SCRATCH"
#define device_bar_CAVM_IOBNX_SCRATCH(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_SCRATCH(a) (a)
#define arguments_CAVM_IOBNX_SCRATCH(a) (a),-1,-1,-1

/**
 * Register (RSL) iobn#_slitag#_control
 *
 * IOBN Control Register
 * This register contains various control bits for IOBN functionality.
 */
union cavm_iobnx_slitagx_control
{
    uint64_t u;
    struct cavm_iobnx_slitagx_control_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_9_63         : 55;
        uint64_t bits_dis              : 1;  /**< [  8:  8](RAZ) Reserved. */
        uint64_t reserved_4_7          : 4;
        uint64_t ld_ld_ord             : 1;  /**< [  3:  3](R/W) Enforce load-following-load ordering for SLI operations. A load operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_st_ord             : 1;  /**< [  2:  2](R/W) Enforce load-following-store ordering for SLI operations. A load operation must
                                                                 wait for all previous store operations' STDNs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t st_ld_ord             : 1;  /**< [  1:  1](R/W) Enforce store-following-load ordering for SLI operations. A store operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t st_st_ord             : 1;  /**< [  0:  0](R/W) Enforce store-following-store ordering for SLI operations. A store operation must
                                                                 wait for all previous store operations' STDNs before issuing. */
#else /* Word 0 - Little Endian */
        uint64_t st_st_ord             : 1;  /**< [  0:  0](R/W) Enforce store-following-store ordering for SLI operations. A store operation must
                                                                 wait for all previous store operations' STDNs before issuing. */
        uint64_t st_ld_ord             : 1;  /**< [  1:  1](R/W) Enforce store-following-load ordering for SLI operations. A store operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_st_ord             : 1;  /**< [  2:  2](R/W) Enforce load-following-store ordering for SLI operations. A load operation must
                                                                 wait for all previous store operations' STDNs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_ld_ord             : 1;  /**< [  3:  3](R/W) Enforce load-following-load ordering for SLI operations. A load operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t reserved_4_7          : 4;
        uint64_t bits_dis              : 1;  /**< [  8:  8](RAZ) Reserved. */
        uint64_t reserved_9_63         : 55;
#endif /* Word 0 - End */
    } s;
    /* struct cavm_iobnx_slitagx_control_s cn88xxp1; */
    struct cavm_iobnx_slitagx_control_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_9_63         : 55;
        uint64_t bits_dis              : 1;  /**< [  8:  8](R/W) When set, disables stream validity checking. For diagnostic use only. */
        uint64_t reserved_4_7          : 4;
        uint64_t ld_ld_ord             : 1;  /**< [  3:  3](R/W) Enforce load-following-load ordering for SLI operations. A load operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_st_ord             : 1;  /**< [  2:  2](R/W) Enforce load-following-store ordering for SLI operations. A load operation must
                                                                 wait for all previous store operations' STDNs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t st_ld_ord             : 1;  /**< [  1:  1](R/W) Enforce store-following-load ordering for SLI operations. A store operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t st_st_ord             : 1;  /**< [  0:  0](R/W) Enforce store-following-store ordering for SLI operations. A store operation must
                                                                 wait for all previous store operations' STDNs before issuing. */
#else /* Word 0 - Little Endian */
        uint64_t st_st_ord             : 1;  /**< [  0:  0](R/W) Enforce store-following-store ordering for SLI operations. A store operation must
                                                                 wait for all previous store operations' STDNs before issuing. */
        uint64_t st_ld_ord             : 1;  /**< [  1:  1](R/W) Enforce store-following-load ordering for SLI operations. A store operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_st_ord             : 1;  /**< [  2:  2](R/W) Enforce load-following-store ordering for SLI operations. A load operation must
                                                                 wait for all previous store operations' STDNs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_ld_ord             : 1;  /**< [  3:  3](R/W) Enforce load-following-load ordering for SLI operations. A load operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t reserved_4_7          : 4;
        uint64_t bits_dis              : 1;  /**< [  8:  8](R/W) When set, disables stream validity checking. For diagnostic use only. */
        uint64_t reserved_9_63         : 55;
#endif /* Word 0 - End */
    } cn81xx;
    struct cavm_iobnx_slitagx_control_cn83xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_9_63         : 55;
        uint64_t bits_dis              : 1;  /**< [  8:  8](SR/W) Bitstream disable.
                                                                 0 = Check inbound stream IDs from a PEM are between the secondary and
                                                                 subordinate bus numbers corresponding to that PEM (used when PEM is in host
                                                                 mode), or from the stream ID PCC_DEV_CON_E::PCIERC() (used when PEM is in
                                                                 endpoint mode). This prevents SR-IOV security issues.
                                                                 1 = Do not check inbound stream IDs. See PEM()_CTL_STREAM[EPSBBASE]. */
        uint64_t reserved_4_7          : 4;
        uint64_t ld_ld_ord             : 1;  /**< [  3:  3](R/W) Enforce load-following-load ordering for SLI operations. A load operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_st_ord             : 1;  /**< [  2:  2](R/W) Enforce load-following-store ordering for SLI operations. A load operation must
                                                                 wait for all previous store operations' STDNs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t st_ld_ord             : 1;  /**< [  1:  1](R/W) Enforce store-following-load ordering for SLI operations. A store operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t st_st_ord             : 1;  /**< [  0:  0](R/W) Enforce store-following-store ordering for SLI operations. A store operation must
                                                                 wait for all previous store operations' STDNs before issuing. */
#else /* Word 0 - Little Endian */
        uint64_t st_st_ord             : 1;  /**< [  0:  0](R/W) Enforce store-following-store ordering for SLI operations. A store operation must
                                                                 wait for all previous store operations' STDNs before issuing. */
        uint64_t st_ld_ord             : 1;  /**< [  1:  1](R/W) Enforce store-following-load ordering for SLI operations. A store operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_st_ord             : 1;  /**< [  2:  2](R/W) Enforce load-following-store ordering for SLI operations. A load operation must
                                                                 wait for all previous store operations' STDNs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t ld_ld_ord             : 1;  /**< [  3:  3](R/W) Enforce load-following-load ordering for SLI operations. A load operation must
                                                                 wait for all previous load operations' FILLs before issuing.

                                                                 Atomic transactions (which for PCI are non-posted so not part of normal store
                                                                 ordering) are also considered loads for the purpose of this bit. */
        uint64_t reserved_4_7          : 4;
        uint64_t bits_dis              : 1;  /**< [  8:  8](SR/W) Bitstream disable.
                                                                 0 = Check inbound stream IDs from a PEM are between the secondary and
                                                                 subordinate bus numbers corresponding to that PEM (used when PEM is in host
                                                                 mode), or from the stream ID PCC_DEV_CON_E::PCIERC() (used when PEM is in
                                                                 endpoint mode). This prevents SR-IOV security issues.
                                                                 1 = Do not check inbound stream IDs. See PEM()_CTL_STREAM[EPSBBASE]. */
        uint64_t reserved_9_63         : 55;
#endif /* Word 0 - End */
    } cn83xx;
    /* struct cavm_iobnx_slitagx_control_cn81xx cn88xxp2; */
};
typedef union cavm_iobnx_slitagx_control cavm_iobnx_slitagx_control_t;

static inline uint64_t CAVM_IOBNX_SLITAGX_CONTROL(unsigned long a, unsigned long b) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_SLITAGX_CONTROL(unsigned long a, unsigned long b)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && ((a==0) && (b<=2)))
        return 0x87e0f0000000ll + 0x1000000ll * ((a) & 0x0) + 0x100ll * ((b) & 0x3);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && ((a<=1) && (b<=3)))
        return 0x87e0f0000000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x3);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && ((a<=1) && (b<=2)))
        return 0x87e0f0000000ll + 0x1000000ll * ((a) & 0x1) + 0x100ll * ((b) & 0x3);
    __cavm_csr_fatal("IOBNX_SLITAGX_CONTROL", 2, a, b, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_SLITAGX_CONTROL(a,b) cavm_iobnx_slitagx_control_t
#define bustype_CAVM_IOBNX_SLITAGX_CONTROL(a,b) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_SLITAGX_CONTROL(a,b) "IOBNX_SLITAGX_CONTROL"
#define device_bar_CAVM_IOBNX_SLITAGX_CONTROL(a,b) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_SLITAGX_CONTROL(a,b) (a)
#define arguments_CAVM_IOBNX_SLITAGX_CONTROL(a,b) (a),(b),-1,-1

/**
 * Register (RSL) iobn#_test
 *
 * INTERNAL: IOBN Test Register
 */
union cavm_iobnx_test
{
    uint64_t u;
    struct cavm_iobnx_test_s
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_1_63         : 63;
        uint64_t gibarb_testmode       : 1;  /**< [  0:  0](R/W) When set, the IOBN GIB arbiters will only grant one requestor at a time. */
#else /* Word 0 - Little Endian */
        uint64_t gibarb_testmode       : 1;  /**< [  0:  0](R/W) When set, the IOBN GIB arbiters will only grant one requestor at a time. */
        uint64_t reserved_1_63         : 63;
#endif /* Word 0 - End */
    } s;
    struct cavm_iobnx_test_cn81xx
    {
#if __BYTE_ORDER == __BIG_ENDIAN /* Word 0 - Big Endian */
        uint64_t reserved_1_63         : 63;
        uint64_t gibarb_testmode       : 1;  /**< [  0:  0](RO) When set, the IOBN GIB arbiters will only grant one requestor at a time. */
#else /* Word 0 - Little Endian */
        uint64_t gibarb_testmode       : 1;  /**< [  0:  0](RO) When set, the IOBN GIB arbiters will only grant one requestor at a time. */
        uint64_t reserved_1_63         : 63;
#endif /* Word 0 - End */
    } cn81xx;
    /* struct cavm_iobnx_test_s cn88xx; */
    /* struct cavm_iobnx_test_cn81xx cn83xx; */
};
typedef union cavm_iobnx_test cavm_iobnx_test_t;

static inline uint64_t CAVM_IOBNX_TEST(unsigned long a) __attribute__ ((pure, always_inline));
static inline uint64_t CAVM_IOBNX_TEST(unsigned long a)
{
    if (CAVIUM_IS_MODEL(CAVIUM_CN81XX) && (a==0))
        return 0x87e0f0003010ll + 0x1000000ll * ((a) & 0x0);
    if (CAVIUM_IS_MODEL(CAVIUM_CN83XX) && (a<=1))
        return 0x87e0f0003010ll + 0x1000000ll * ((a) & 0x1);
    if (CAVIUM_IS_MODEL(CAVIUM_CN88XX) && (a<=1))
        return 0x87e0f0003010ll + 0x1000000ll * ((a) & 0x1);
    __cavm_csr_fatal("IOBNX_TEST", 1, a, 0, 0, 0);
   return 0;
}

#define typedef_CAVM_IOBNX_TEST(a) cavm_iobnx_test_t
#define bustype_CAVM_IOBNX_TEST(a) CSR_TYPE_RSL
#define basename_CAVM_IOBNX_TEST(a) "IOBNX_TEST"
#define device_bar_CAVM_IOBNX_TEST(a) 0x0 /* PF_BAR0 */
#define busnum_CAVM_IOBNX_TEST(a) (a)
#define arguments_CAVM_IOBNX_TEST(a) (a),-1,-1,-1

#endif /* __CAVM_CSRS_IOBN_H__ */
