{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic d,\n    input logic r,\n    output logic q\n);\n    always_ff @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0;  // Reset output to 0\n        end else begin\n            q <= d;     // Latch data input\n        end\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}