
STM32F401RE-Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1c4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009cc  0800d368  0800d368  0001d368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800dd34  0800dd34  0001dd34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800dd3c  0800dd3c  0001dd3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800dd44  0800dd44  0001dd44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000850  20000000  0800dd48  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00007b6c  20000850  0800e598  00020850  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200083bc  0800e598  000283bc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020850  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020880  2**0
                  CONTENTS, READONLY
 11 .debug_info   00014a3d  00000000  00000000  000208c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002a00  00000000  00000000  00035300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001440  00000000  00000000  00037d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000fc2  00000000  00000000  00039140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0000471a  00000000  00000000  0003a102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001366c  00000000  00000000  0003e81c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0009565d  00000000  00000000  00051e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00006a84  00000000  00000000  000e74e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000dc  00000000  00000000  000edf6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000850 	.word	0x20000850
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d34c 	.word	0x0800d34c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000854 	.word	0x20000854
 80001dc:	0800d34c 	.word	0x0800d34c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <L6474_AttachErrorHandler>:
 * @param[in] callback Name of the callback to attach 
 * to the error Hanlder
 * @retval None
 **********************************************************/
void L6474_AttachErrorHandler(void (*callback)(uint16_t))
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  errorHandlerCallback = (void (*)(uint16_t))callback;
 8000f5c:	4a04      	ldr	r2, [pc, #16]	; (8000f70 <L6474_AttachErrorHandler+0x1c>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6013      	str	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	20000870 	.word	0x20000870

08000f74 <L6474_AttachFlagInterrupt>:
 * @param[in] callback Name of the callback to attach 
 * to the Flag Interrupt
 * @retval None
 **********************************************************/
void L6474_AttachFlagInterrupt(void (*callback)(void))
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  flagInterruptCallback = (void (*)())callback;
 8000f7c:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <L6474_AttachFlagInterrupt+0x1c>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6013      	str	r3, [r2, #0]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	2000086c 	.word	0x2000086c

08000f94 <L6474_CmdDisable>:
 * @brief  Issue the Disable command to the L6474 of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_CmdDisable(uint8_t deviceId)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
  L6474_SendCommand(deviceId, L6474_DISABLE);
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	21a8      	movs	r1, #168	; 0xa8
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f001 fb16 	bl	80025d4 <L6474_SendCommand>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <L6474_CmdEnable>:
 * @brief  Issues the Enable command to the L6474 of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_CmdEnable(uint8_t deviceId)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
  L6474_SendCommand(deviceId, L6474_ENABLE);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	21b8      	movs	r1, #184	; 0xb8
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f001 fb08 	bl	80025d4 <L6474_SendCommand>
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <L6474_CmdGetParam>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] param Register adress (L6474_ABS_POS, L6474_MARK,...)
 * @retval Register value
 **********************************************************/
uint32_t L6474_CmdGetParam(uint8_t deviceId, uint32_t param)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	71fb      	strb	r3, [r7, #7]
  uint32_t i;
  uint32_t spiRxData;
  uint8_t maxArgumentNbBytes = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	74fb      	strb	r3, [r7, #19]
  uint8_t spiIndex = numberOfDevices - deviceId - 1;
 8000fdc:	4b71      	ldr	r3, [pc, #452]	; (80011a4 <L6474_CmdGetParam+0x1d8>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	747b      	strb	r3, [r7, #17]
  bool itDisable = FALSE;  
 8000fec:	2300      	movs	r3, #0
 8000fee:	74bb      	strb	r3, [r7, #18]
  
  do
  {
    spiPreemtionByIsr = FALSE;
 8000ff0:	4b6d      	ldr	r3, [pc, #436]	; (80011a8 <L6474_CmdGetParam+0x1dc>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
    if (itDisable)
 8000ff6:	7cbb      	ldrb	r3, [r7, #18]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <L6474_CmdGetParam+0x38>
    {
      /* re-enable L6474_Board_EnableIrq if disable in previous iteration */
      L6474_Board_EnableIrq();
 8000ffc:	f002 fa0e 	bl	800341c <L6474_Board_EnableIrq>
      itDisable = FALSE;
 8001000:	2300      	movs	r3, #0
 8001002:	74bb      	strb	r3, [r7, #18]
    }
  
    for (i = 0; i < numberOfDevices; i++)
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	e02b      	b.n	8001062 <L6474_CmdGetParam+0x96>
    {
      spiTxBursts[0][i] = L6474_NOP;
 800100a:	4a68      	ldr	r2, [pc, #416]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	4413      	add	r3, r2
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
      spiTxBursts[1][i] = L6474_NOP;
 8001014:	4a65      	ldr	r2, [pc, #404]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	4413      	add	r3, r2
 800101a:	3303      	adds	r3, #3
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]
      spiTxBursts[2][i] = L6474_NOP;
 8001020:	4a62      	ldr	r2, [pc, #392]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	4413      	add	r3, r2
 8001026:	3306      	adds	r3, #6
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
      spiTxBursts[3][i] = L6474_NOP;
 800102c:	4a5f      	ldr	r2, [pc, #380]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	4413      	add	r3, r2
 8001032:	3309      	adds	r3, #9
 8001034:	2200      	movs	r2, #0
 8001036:	701a      	strb	r2, [r3, #0]
      spiRxBursts[1][i] = 0;
 8001038:	4a5d      	ldr	r2, [pc, #372]	; (80011b0 <L6474_CmdGetParam+0x1e4>)
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	4413      	add	r3, r2
 800103e:	3303      	adds	r3, #3
 8001040:	2200      	movs	r2, #0
 8001042:	701a      	strb	r2, [r3, #0]
      spiRxBursts[2][i] = 0;
 8001044:	4a5a      	ldr	r2, [pc, #360]	; (80011b0 <L6474_CmdGetParam+0x1e4>)
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	4413      	add	r3, r2
 800104a:	3306      	adds	r3, #6
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
      spiRxBursts[3][i] = 0;    
 8001050:	4a57      	ldr	r2, [pc, #348]	; (80011b0 <L6474_CmdGetParam+0x1e4>)
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	4413      	add	r3, r2
 8001056:	3309      	adds	r3, #9
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < numberOfDevices; i++)
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	3301      	adds	r3, #1
 8001060:	617b      	str	r3, [r7, #20]
 8001062:	4b50      	ldr	r3, [pc, #320]	; (80011a4 <L6474_CmdGetParam+0x1d8>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	b2db      	uxtb	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	4293      	cmp	r3, r2
 800106e:	d3cc      	bcc.n	800100a <L6474_CmdGetParam+0x3e>
    }
    switch (param)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	3b01      	subs	r3, #1
 8001074:	2b18      	cmp	r3, #24
 8001076:	d84d      	bhi.n	8001114 <L6474_CmdGetParam+0x148>
 8001078:	a201      	add	r2, pc, #4	; (adr r2, 8001080 <L6474_CmdGetParam+0xb4>)
 800107a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800107e:	bf00      	nop
 8001080:	080010e5 	.word	0x080010e5
 8001084:	080010fb 	.word	0x080010fb
 8001088:	080010e5 	.word	0x080010e5
 800108c:	08001115 	.word	0x08001115
 8001090:	08001115 	.word	0x08001115
 8001094:	08001115 	.word	0x08001115
 8001098:	08001115 	.word	0x08001115
 800109c:	08001115 	.word	0x08001115
 80010a0:	08001115 	.word	0x08001115
 80010a4:	08001115 	.word	0x08001115
 80010a8:	08001115 	.word	0x08001115
 80010ac:	08001115 	.word	0x08001115
 80010b0:	08001115 	.word	0x08001115
 80010b4:	08001115 	.word	0x08001115
 80010b8:	08001115 	.word	0x08001115
 80010bc:	08001115 	.word	0x08001115
 80010c0:	08001115 	.word	0x08001115
 80010c4:	08001115 	.word	0x08001115
 80010c8:	08001115 	.word	0x08001115
 80010cc:	08001115 	.word	0x08001115
 80010d0:	08001115 	.word	0x08001115
 80010d4:	08001115 	.word	0x08001115
 80010d8:	08001115 	.word	0x08001115
 80010dc:	080010fb 	.word	0x080010fb
 80010e0:	080010fb 	.word	0x080010fb
    {
      case L6474_ABS_POS: ;
      case L6474_MARK:
        spiTxBursts[0][spiIndex] = ((uint8_t)L6474_GET_PARAM )| (param);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	7c7b      	ldrb	r3, [r7, #17]
 80010ea:	f042 0220 	orr.w	r2, r2, #32
 80010ee:	b2d1      	uxtb	r1, r2
 80010f0:	4a2e      	ldr	r2, [pc, #184]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 80010f2:	54d1      	strb	r1, [r2, r3]
        maxArgumentNbBytes = 3;
 80010f4:	2303      	movs	r3, #3
 80010f6:	74fb      	strb	r3, [r7, #19]
        break;
 80010f8:	e018      	b.n	800112c <L6474_CmdGetParam+0x160>
      case L6474_EL_POS: ;
      case L6474_CONFIG: ;
      case L6474_STATUS:
        spiTxBursts[1][spiIndex] = ((uint8_t)L6474_GET_PARAM )| (param);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	7c7b      	ldrb	r3, [r7, #17]
 8001100:	f042 0220 	orr.w	r2, r2, #32
 8001104:	b2d1      	uxtb	r1, r2
 8001106:	4a29      	ldr	r2, [pc, #164]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 8001108:	4413      	add	r3, r2
 800110a:	460a      	mov	r2, r1
 800110c:	70da      	strb	r2, [r3, #3]
        maxArgumentNbBytes = 2;
 800110e:	2302      	movs	r3, #2
 8001110:	74fb      	strb	r3, [r7, #19]
        break;
 8001112:	e00b      	b.n	800112c <L6474_CmdGetParam+0x160>
      default:
        spiTxBursts[2][spiIndex] = ((uint8_t)L6474_GET_PARAM )| (param);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	7c7b      	ldrb	r3, [r7, #17]
 800111a:	f042 0220 	orr.w	r2, r2, #32
 800111e:	b2d1      	uxtb	r1, r2
 8001120:	4a22      	ldr	r2, [pc, #136]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 8001122:	4413      	add	r3, r2
 8001124:	460a      	mov	r2, r1
 8001126:	719a      	strb	r2, [r3, #6]
        maxArgumentNbBytes = 1;
 8001128:	2301      	movs	r3, #1
 800112a:	74fb      	strb	r3, [r7, #19]
    }
    
    /* Disable interruption before checking */
    /* pre-emption by ISR and SPI transfers*/
    L6474_Board_DisableIrq();
 800112c:	f002 f96d 	bl	800340a <L6474_Board_DisableIrq>
    itDisable = TRUE;
 8001130:	2301      	movs	r3, #1
 8001132:	74bb      	strb	r3, [r7, #18]
  } while (spiPreemtionByIsr); // check pre-emption by ISR
 8001134:	4b1c      	ldr	r3, [pc, #112]	; (80011a8 <L6474_CmdGetParam+0x1dc>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b00      	cmp	r3, #0
 800113c:	f47f af58 	bne.w	8000ff0 <L6474_CmdGetParam+0x24>
    
  for (i = L6474_CMD_ARG_MAX_NB_BYTES-1-maxArgumentNbBytes;
 8001140:	7cfb      	ldrb	r3, [r7, #19]
 8001142:	f1c3 0303 	rsb	r3, r3, #3
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	e011      	b.n	800116e <L6474_CmdGetParam+0x1a2>
       i < L6474_CMD_ARG_MAX_NB_BYTES;
       i++)
  {
     L6474_WriteBytes(&spiTxBursts[i][0],
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	4613      	mov	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4413      	add	r3, r2
 8001152:	4a16      	ldr	r2, [pc, #88]	; (80011ac <L6474_CmdGetParam+0x1e0>)
 8001154:	1898      	adds	r0, r3, r2
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <L6474_CmdGetParam+0x1e4>)
 8001160:	4413      	add	r3, r2
 8001162:	4619      	mov	r1, r3
 8001164:	f002 f920 	bl	80033a8 <L6474_WriteBytes>
       i++)
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	3301      	adds	r3, #1
 800116c:	617b      	str	r3, [r7, #20]
       i < L6474_CMD_ARG_MAX_NB_BYTES;
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	2b03      	cmp	r3, #3
 8001172:	d9ea      	bls.n	800114a <L6474_CmdGetParam+0x17e>
                          &spiRxBursts[i][0]);
  }
  
  spiRxData = ((uint32_t)spiRxBursts[1][spiIndex] << 16)|
 8001174:	7c7b      	ldrb	r3, [r7, #17]
 8001176:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <L6474_CmdGetParam+0x1e4>)
 8001178:	4413      	add	r3, r2
 800117a:	78db      	ldrb	r3, [r3, #3]
 800117c:	041b      	lsls	r3, r3, #16
              (spiRxBursts[2][spiIndex] << 8) |
 800117e:	7c7a      	ldrb	r2, [r7, #17]
 8001180:	490b      	ldr	r1, [pc, #44]	; (80011b0 <L6474_CmdGetParam+0x1e4>)
 8001182:	440a      	add	r2, r1
 8001184:	7992      	ldrb	r2, [r2, #6]
 8001186:	0212      	lsls	r2, r2, #8
  spiRxData = ((uint32_t)spiRxBursts[1][spiIndex] << 16)|
 8001188:	4313      	orrs	r3, r2
              (spiRxBursts[3][spiIndex]);
 800118a:	7c7a      	ldrb	r2, [r7, #17]
 800118c:	4908      	ldr	r1, [pc, #32]	; (80011b0 <L6474_CmdGetParam+0x1e4>)
 800118e:	440a      	add	r2, r1
 8001190:	7a52      	ldrb	r2, [r2, #9]
  spiRxData = ((uint32_t)spiRxBursts[1][spiIndex] << 16)|
 8001192:	4313      	orrs	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
  
  /* re-enable L6474_Board_EnableIrq after SPI transfers*/
  L6474_Board_EnableIrq();
 8001196:	f002 f941 	bl	800341c <L6474_Board_EnableIrq>
    
  return (spiRxData);
 800119a:	68fb      	ldr	r3, [r7, #12]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000874 	.word	0x20000874
 80011a8:	20000890 	.word	0x20000890
 80011ac:	20000878 	.word	0x20000878
 80011b0:	20000884 	.word	0x20000884

080011b4 <L6474_CmdGetStatus>:
 * @note Once the GetStatus command is performed, the flags of the status register
 * are reset. This is not the case when the status register is read with the
 * GetParam command (via the functions L6474ReadStatusRegister or L6474CmdGetParam).
 **********************************************************/
uint16_t L6474_CmdGetStatus(uint8_t deviceId)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
  uint32_t i;
  uint16_t status;
  uint8_t spiIndex = numberOfDevices - deviceId - 1;
 80011be:	4b3c      	ldr	r3, [pc, #240]	; (80012b0 <L6474_CmdGetStatus+0xfc>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	3b01      	subs	r3, #1
 80011cc:	72bb      	strb	r3, [r7, #10]
  bool itDisable = FALSE;  
 80011ce:	2300      	movs	r3, #0
 80011d0:	72fb      	strb	r3, [r7, #11]
  
  do
  {
    spiPreemtionByIsr = FALSE;
 80011d2:	4b38      	ldr	r3, [pc, #224]	; (80012b4 <L6474_CmdGetStatus+0x100>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
    if (itDisable)
 80011d8:	7afb      	ldrb	r3, [r7, #11]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d003      	beq.n	80011e6 <L6474_CmdGetStatus+0x32>
    {
      /* re-enable L6474_Board_EnableIrq if disable in previous iteration */
      L6474_Board_EnableIrq();
 80011de:	f002 f91d 	bl	800341c <L6474_Board_EnableIrq>
      itDisable = FALSE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	72fb      	strb	r3, [r7, #11]
    }

    for (i = 0; i < numberOfDevices; i++)
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	e01f      	b.n	800122c <L6474_CmdGetStatus+0x78>
    {
       spiTxBursts[0][i] = L6474_NOP;
 80011ec:	4a32      	ldr	r2, [pc, #200]	; (80012b8 <L6474_CmdGetStatus+0x104>)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4413      	add	r3, r2
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]
       spiTxBursts[1][i] = L6474_NOP;
 80011f6:	4a30      	ldr	r2, [pc, #192]	; (80012b8 <L6474_CmdGetStatus+0x104>)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4413      	add	r3, r2
 80011fc:	3303      	adds	r3, #3
 80011fe:	2200      	movs	r2, #0
 8001200:	701a      	strb	r2, [r3, #0]
       spiTxBursts[2][i] = L6474_NOP;
 8001202:	4a2d      	ldr	r2, [pc, #180]	; (80012b8 <L6474_CmdGetStatus+0x104>)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4413      	add	r3, r2
 8001208:	3306      	adds	r3, #6
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
       spiRxBursts[1][i] = 0;
 800120e:	4a2b      	ldr	r2, [pc, #172]	; (80012bc <L6474_CmdGetStatus+0x108>)
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4413      	add	r3, r2
 8001214:	3303      	adds	r3, #3
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
       spiRxBursts[2][i] = 0;
 800121a:	4a28      	ldr	r2, [pc, #160]	; (80012bc <L6474_CmdGetStatus+0x108>)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	4413      	add	r3, r2
 8001220:	3306      	adds	r3, #6
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < numberOfDevices; i++)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	3301      	adds	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	4b20      	ldr	r3, [pc, #128]	; (80012b0 <L6474_CmdGetStatus+0xfc>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	461a      	mov	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4293      	cmp	r3, r2
 8001238:	d3d8      	bcc.n	80011ec <L6474_CmdGetStatus+0x38>
    }
    spiTxBursts[0][spiIndex] = L6474_GET_STATUS;
 800123a:	7abb      	ldrb	r3, [r7, #10]
 800123c:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <L6474_CmdGetStatus+0x104>)
 800123e:	21d0      	movs	r1, #208	; 0xd0
 8001240:	54d1      	strb	r1, [r2, r3]

    /* Disable interruption before checking */
    /* pre-emption by ISR and SPI transfers*/
    L6474_Board_DisableIrq();
 8001242:	f002 f8e2 	bl	800340a <L6474_Board_DisableIrq>
    itDisable = TRUE;
 8001246:	2301      	movs	r3, #1
 8001248:	72fb      	strb	r3, [r7, #11]
  } while (spiPreemtionByIsr); // check pre-emption by ISR
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <L6474_CmdGetStatus+0x100>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1be      	bne.n	80011d2 <L6474_CmdGetStatus+0x1e>

  for (i = 0; i < L6474_CMD_ARG_NB_BYTES_GET_STATUS + L6474_RSP_NB_BYTES_GET_STATUS; i++)
 8001254:	2300      	movs	r3, #0
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	e011      	b.n	800127e <L6474_CmdGetStatus+0xca>
  {
     L6474_WriteBytes(&spiTxBursts[i][0], &spiRxBursts[i][0]);
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	4613      	mov	r3, r2
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	4413      	add	r3, r2
 8001262:	4a15      	ldr	r2, [pc, #84]	; (80012b8 <L6474_CmdGetStatus+0x104>)
 8001264:	1898      	adds	r0, r3, r2
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	4613      	mov	r3, r2
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	4413      	add	r3, r2
 800126e:	4a13      	ldr	r2, [pc, #76]	; (80012bc <L6474_CmdGetStatus+0x108>)
 8001270:	4413      	add	r3, r2
 8001272:	4619      	mov	r1, r3
 8001274:	f002 f898 	bl	80033a8 <L6474_WriteBytes>
  for (i = 0; i < L6474_CMD_ARG_NB_BYTES_GET_STATUS + L6474_RSP_NB_BYTES_GET_STATUS; i++)
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	3301      	adds	r3, #1
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2b02      	cmp	r3, #2
 8001282:	d9ea      	bls.n	800125a <L6474_CmdGetStatus+0xa6>
  }
  status = (spiRxBursts[1][spiIndex] << 8) | (spiRxBursts[2][spiIndex]);
 8001284:	7abb      	ldrb	r3, [r7, #10]
 8001286:	4a0d      	ldr	r2, [pc, #52]	; (80012bc <L6474_CmdGetStatus+0x108>)
 8001288:	4413      	add	r3, r2
 800128a:	78db      	ldrb	r3, [r3, #3]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b21a      	sxth	r2, r3
 8001290:	7abb      	ldrb	r3, [r7, #10]
 8001292:	490a      	ldr	r1, [pc, #40]	; (80012bc <L6474_CmdGetStatus+0x108>)
 8001294:	440b      	add	r3, r1
 8001296:	799b      	ldrb	r3, [r3, #6]
 8001298:	b21b      	sxth	r3, r3
 800129a:	4313      	orrs	r3, r2
 800129c:	b21b      	sxth	r3, r3
 800129e:	813b      	strh	r3, [r7, #8]
  
  /* re-enable L6474_Board_EnableIrq after SPI transfers*/
  L6474_Board_EnableIrq();
 80012a0:	f002 f8bc 	bl	800341c <L6474_Board_EnableIrq>
  
  return (status);
 80012a4:	893b      	ldrh	r3, [r7, #8]
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000874 	.word	0x20000874
 80012b4:	20000890 	.word	0x20000890
 80012b8:	20000878 	.word	0x20000878
 80012bc:	20000884 	.word	0x20000884

080012c0 <L6474_CmdNop>:
 * @brief  Issues the Nop command to the L6474 of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_CmdNop(uint8_t deviceId)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
  L6474_SendCommand(deviceId, L6474_NOP);
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	2100      	movs	r1, #0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f001 f980 	bl	80025d4 <L6474_SendCommand>
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <L6474_CmdSetParam>:
 * @retval None
 **********************************************************/
void L6474_CmdSetParam(uint8_t deviceId,
                       uint32_t param,
                       uint32_t value)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
 80012e8:	73fb      	strb	r3, [r7, #15]
  uint32_t i;
  uint8_t maxArgumentNbBytes = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	74fb      	strb	r3, [r7, #19]
  uint8_t spiIndex = numberOfDevices - deviceId - 1;
 80012ee:	4b69      	ldr	r3, [pc, #420]	; (8001494 <L6474_CmdSetParam+0x1b8>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	3b01      	subs	r3, #1
 80012fc:	747b      	strb	r3, [r7, #17]
  bool itDisable = FALSE;  
 80012fe:	2300      	movs	r3, #0
 8001300:	74bb      	strb	r3, [r7, #18]
  do
  {
    spiPreemtionByIsr = FALSE;
 8001302:	4b65      	ldr	r3, [pc, #404]	; (8001498 <L6474_CmdSetParam+0x1bc>)
 8001304:	2200      	movs	r2, #0
 8001306:	701a      	strb	r2, [r3, #0]
    if (itDisable)
 8001308:	7cbb      	ldrb	r3, [r7, #18]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <L6474_CmdSetParam+0x3a>
    {
      /* re-enable L6474_Board_EnableIrq if disable in previous iteration */
      L6474_Board_EnableIrq();
 800130e:	f002 f885 	bl	800341c <L6474_Board_EnableIrq>
      itDisable = FALSE;
 8001312:	2300      	movs	r3, #0
 8001314:	74bb      	strb	r3, [r7, #18]
    }
    for (i = 0; i < numberOfDevices; i++)
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	e019      	b.n	8001350 <L6474_CmdSetParam+0x74>
    {
      spiTxBursts[0][i] = L6474_NOP;
 800131c:	4a5f      	ldr	r2, [pc, #380]	; (800149c <L6474_CmdSetParam+0x1c0>)
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	4413      	add	r3, r2
 8001322:	2200      	movs	r2, #0
 8001324:	701a      	strb	r2, [r3, #0]
      spiTxBursts[1][i] = L6474_NOP;
 8001326:	4a5d      	ldr	r2, [pc, #372]	; (800149c <L6474_CmdSetParam+0x1c0>)
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	4413      	add	r3, r2
 800132c:	3303      	adds	r3, #3
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
      spiTxBursts[2][i] = L6474_NOP;
 8001332:	4a5a      	ldr	r2, [pc, #360]	; (800149c <L6474_CmdSetParam+0x1c0>)
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	4413      	add	r3, r2
 8001338:	3306      	adds	r3, #6
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
      spiTxBursts[3][i] = L6474_NOP;
 800133e:	4a57      	ldr	r2, [pc, #348]	; (800149c <L6474_CmdSetParam+0x1c0>)
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	4413      	add	r3, r2
 8001344:	3309      	adds	r3, #9
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < numberOfDevices; i++)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3301      	adds	r3, #1
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	4b50      	ldr	r3, [pc, #320]	; (8001494 <L6474_CmdSetParam+0x1b8>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	461a      	mov	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	4293      	cmp	r3, r2
 800135c:	d3de      	bcc.n	800131c <L6474_CmdSetParam+0x40>
    }
    switch (param)
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	3b01      	subs	r3, #1
 8001362:	2b17      	cmp	r3, #23
 8001364:	d85c      	bhi.n	8001420 <L6474_CmdSetParam+0x144>
 8001366:	a201      	add	r2, pc, #4	; (adr r2, 800136c <L6474_CmdSetParam+0x90>)
 8001368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800136c:	080013cd 	.word	0x080013cd
 8001370:	080013fd 	.word	0x080013fd
 8001374:	080013cd 	.word	0x080013cd
 8001378:	08001421 	.word	0x08001421
 800137c:	08001421 	.word	0x08001421
 8001380:	08001421 	.word	0x08001421
 8001384:	08001421 	.word	0x08001421
 8001388:	08001421 	.word	0x08001421
 800138c:	08001421 	.word	0x08001421
 8001390:	08001421 	.word	0x08001421
 8001394:	08001421 	.word	0x08001421
 8001398:	08001421 	.word	0x08001421
 800139c:	08001421 	.word	0x08001421
 80013a0:	08001421 	.word	0x08001421
 80013a4:	08001421 	.word	0x08001421
 80013a8:	08001421 	.word	0x08001421
 80013ac:	08001421 	.word	0x08001421
 80013b0:	08001421 	.word	0x08001421
 80013b4:	08001421 	.word	0x08001421
 80013b8:	08001421 	.word	0x08001421
 80013bc:	08001421 	.word	0x08001421
 80013c0:	08001421 	.word	0x08001421
 80013c4:	08001421 	.word	0x08001421
 80013c8:	080013fd 	.word	0x080013fd
  {
    case L6474_ABS_POS: ;
    case L6474_MARK:
        spiTxBursts[0][spiIndex] = param;
 80013cc:	7c7b      	ldrb	r3, [r7, #17]
 80013ce:	68ba      	ldr	r2, [r7, #8]
 80013d0:	b2d1      	uxtb	r1, r2
 80013d2:	4a32      	ldr	r2, [pc, #200]	; (800149c <L6474_CmdSetParam+0x1c0>)
 80013d4:	54d1      	strb	r1, [r2, r3]
        spiTxBursts[1][spiIndex] = (uint8_t)(value >> 16);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	0c1a      	lsrs	r2, r3, #16
 80013da:	7c7b      	ldrb	r3, [r7, #17]
 80013dc:	b2d1      	uxtb	r1, r2
 80013de:	4a2f      	ldr	r2, [pc, #188]	; (800149c <L6474_CmdSetParam+0x1c0>)
 80013e0:	4413      	add	r3, r2
 80013e2:	460a      	mov	r2, r1
 80013e4:	70da      	strb	r2, [r3, #3]
        spiTxBursts[2][spiIndex] = (uint8_t)(value >> 8);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	0a1a      	lsrs	r2, r3, #8
 80013ea:	7c7b      	ldrb	r3, [r7, #17]
 80013ec:	b2d1      	uxtb	r1, r2
 80013ee:	4a2b      	ldr	r2, [pc, #172]	; (800149c <L6474_CmdSetParam+0x1c0>)
 80013f0:	4413      	add	r3, r2
 80013f2:	460a      	mov	r2, r1
 80013f4:	719a      	strb	r2, [r3, #6]
        maxArgumentNbBytes = 3;
 80013f6:	2303      	movs	r3, #3
 80013f8:	74fb      	strb	r3, [r7, #19]
        break;
 80013fa:	e01a      	b.n	8001432 <L6474_CmdSetParam+0x156>
    case L6474_EL_POS: ;
    case L6474_CONFIG:
        spiTxBursts[1][spiIndex] = param;
 80013fc:	7c7b      	ldrb	r3, [r7, #17]
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	b2d1      	uxtb	r1, r2
 8001402:	4a26      	ldr	r2, [pc, #152]	; (800149c <L6474_CmdSetParam+0x1c0>)
 8001404:	4413      	add	r3, r2
 8001406:	460a      	mov	r2, r1
 8001408:	70da      	strb	r2, [r3, #3]
        spiTxBursts[2][spiIndex] = (uint8_t)(value >> 8);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	0a1a      	lsrs	r2, r3, #8
 800140e:	7c7b      	ldrb	r3, [r7, #17]
 8001410:	b2d1      	uxtb	r1, r2
 8001412:	4a22      	ldr	r2, [pc, #136]	; (800149c <L6474_CmdSetParam+0x1c0>)
 8001414:	4413      	add	r3, r2
 8001416:	460a      	mov	r2, r1
 8001418:	719a      	strb	r2, [r3, #6]
        maxArgumentNbBytes = 2;
 800141a:	2302      	movs	r3, #2
 800141c:	74fb      	strb	r3, [r7, #19]
        break;
 800141e:	e008      	b.n	8001432 <L6474_CmdSetParam+0x156>
    default:
        spiTxBursts[2][spiIndex] = param;
 8001420:	7c7b      	ldrb	r3, [r7, #17]
 8001422:	68ba      	ldr	r2, [r7, #8]
 8001424:	b2d1      	uxtb	r1, r2
 8001426:	4a1d      	ldr	r2, [pc, #116]	; (800149c <L6474_CmdSetParam+0x1c0>)
 8001428:	4413      	add	r3, r2
 800142a:	460a      	mov	r2, r1
 800142c:	719a      	strb	r2, [r3, #6]
        maxArgumentNbBytes = 1;
 800142e:	2301      	movs	r3, #1
 8001430:	74fb      	strb	r3, [r7, #19]
    }
    spiTxBursts[3][spiIndex] = (uint8_t)(value);
 8001432:	7c7b      	ldrb	r3, [r7, #17]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	b2d1      	uxtb	r1, r2
 8001438:	4a18      	ldr	r2, [pc, #96]	; (800149c <L6474_CmdSetParam+0x1c0>)
 800143a:	4413      	add	r3, r2
 800143c:	460a      	mov	r2, r1
 800143e:	725a      	strb	r2, [r3, #9]
    
    /* Disable interruption before checking */
    /* pre-emption by ISR and SPI transfers*/
    L6474_Board_DisableIrq();
 8001440:	f001 ffe3 	bl	800340a <L6474_Board_DisableIrq>
    itDisable = TRUE;
 8001444:	2301      	movs	r3, #1
 8001446:	74bb      	strb	r3, [r7, #18]
  } while (spiPreemtionByIsr); // check pre-emption by ISR
 8001448:	4b13      	ldr	r3, [pc, #76]	; (8001498 <L6474_CmdSetParam+0x1bc>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	f47f af57 	bne.w	8001302 <L6474_CmdSetParam+0x26>
 
  /* SPI transfer */
  for (i = L6474_CMD_ARG_MAX_NB_BYTES-1-maxArgumentNbBytes;
 8001454:	7cfb      	ldrb	r3, [r7, #19]
 8001456:	f1c3 0303 	rsb	r3, r3, #3
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	e011      	b.n	8001482 <L6474_CmdSetParam+0x1a6>
       i < L6474_CMD_ARG_MAX_NB_BYTES;
       i++)
  {
     L6474_WriteBytes(&spiTxBursts[i][0],&spiRxBursts[i][0]);
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	4613      	mov	r3, r2
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	4413      	add	r3, r2
 8001466:	4a0d      	ldr	r2, [pc, #52]	; (800149c <L6474_CmdSetParam+0x1c0>)
 8001468:	1898      	adds	r0, r3, r2
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	4613      	mov	r3, r2
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	4413      	add	r3, r2
 8001472:	4a0b      	ldr	r2, [pc, #44]	; (80014a0 <L6474_CmdSetParam+0x1c4>)
 8001474:	4413      	add	r3, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f001 ff96 	bl	80033a8 <L6474_WriteBytes>
       i++)
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	3301      	adds	r3, #1
 8001480:	617b      	str	r3, [r7, #20]
       i < L6474_CMD_ARG_MAX_NB_BYTES;
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	2b03      	cmp	r3, #3
 8001486:	d9ea      	bls.n	800145e <L6474_CmdSetParam+0x182>
  }
  /* re-enable L6474_Board_EnableIrq after SPI transfers*/
  L6474_Board_EnableIrq();
 8001488:	f001 ffc8 	bl	800341c <L6474_Board_EnableIrq>
}
 800148c:	bf00      	nop
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000874 	.word	0x20000874
 8001498:	20000890 	.word	0x20000890
 800149c:	20000878 	.word	0x20000878
 80014a0:	20000884 	.word	0x20000884

080014a4 <L6474_Init>:
 * @brief Starts a new L6474 instance 
 * @param[in] pInit pointer to the initialization data
 * @retval None
 **********************************************************/
void L6474_Init(void* pInit)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Initialise the GPIOs */
  L6474_Board_GpioInit(l6474DriverInstance);
 80014ac:	4b22      	ldr	r3, [pc, #136]	; (8001538 <L6474_Init+0x94>)
 80014ae:	881b      	ldrh	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f001 ffbc 	bl	8003430 <L6474_Board_GpioInit>
  
  if(L6474_Board_SpiInit() != 0)
 80014b8:	f002 f9e0 	bl	800387c <L6474_Board_SpiInit>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <L6474_Init+0x26>
  {
    /* Initialization Error */
    L6474_ErrorHandler(L6474_ERROR_0);
 80014c2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80014c6:	f001 f859 	bl	800257c <L6474_ErrorHandler>
  } 

  /* Initialise the PWMs used for the Step clocks ----------------------------*/
  L6474_Board_PwmInit(l6474DriverInstance);
 80014ca:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <L6474_Init+0x94>)
 80014cc:	881b      	ldrh	r3, [r3, #0]
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	4618      	mov	r0, r3
 80014d2:	f002 f8fd 	bl	80036d0 <L6474_Board_PwmInit>
 
  /* Standby-reset deactivation */
  L6474_Board_ReleaseReset(l6474DriverInstance);
 80014d6:	4b18      	ldr	r3, [pc, #96]	; (8001538 <L6474_Init+0x94>)
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	4618      	mov	r0, r3
 80014de:	f002 f979 	bl	80037d4 <L6474_Board_ReleaseReset>
  
  /* Let a delay after reset */
  L6474_Board_Delay(1); 
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 ff86 	bl	80033f4 <L6474_Board_Delay>
  
  /* Set all registers and context variables to the predefined values from l6474_target_config.h */
  if (pInit == 0)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d106      	bne.n	80014fc <L6474_Init+0x58>
  {
    L6474_SetDeviceParamsToPredefinedValues(l6474DriverInstance);
 80014ee:	4b12      	ldr	r3, [pc, #72]	; (8001538 <L6474_Init+0x94>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	4618      	mov	r0, r3
 80014f6:	f001 f963 	bl	80027c0 <L6474_SetDeviceParamsToPredefinedValues>
 80014fa:	e006      	b.n	800150a <L6474_Init+0x66>
  }
  else
  {
    L6474_SetDeviceParamsToGivenValues(l6474DriverInstance, pInit);
 80014fc:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <L6474_Init+0x94>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	4618      	mov	r0, r3
 8001506:	f001 f8b7 	bl	8002678 <L6474_SetDeviceParamsToGivenValues>
  }
  /* Disable L6474 powerstage */
  L6474_CmdDisable(l6474DriverInstance);
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <L6474_Init+0x94>)
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fd3f 	bl	8000f94 <L6474_CmdDisable>

  /* Get Status to clear flags after start up */
  L6474_CmdGetStatus(l6474DriverInstance);
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <L6474_Init+0x94>)
 8001518:	881b      	ldrh	r3, [r3, #0]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fe49 	bl	80011b4 <L6474_CmdGetStatus>

  l6474DriverInstance++;
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <L6474_Init+0x94>)
 8001524:	881b      	ldrh	r3, [r3, #0]
 8001526:	3301      	adds	r3, #1
 8001528:	b29a      	uxth	r2, r3
 800152a:	4b03      	ldr	r3, [pc, #12]	; (8001538 <L6474_Init+0x94>)
 800152c:	801a      	strh	r2, [r3, #0]
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	20000892 	.word	0x20000892

0800153c <L6474_GetAcceleration>:
 * @brief Returns the acceleration of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval Acceleration in pps^2
 **********************************************************/
uint16_t L6474_GetAcceleration(uint8_t deviceId)
{                                                  
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
  return (devicePrm[deviceId].acceleration);
 8001546:	79fa      	ldrb	r2, [r7, #7]
 8001548:	4907      	ldr	r1, [pc, #28]	; (8001568 <L6474_GetAcceleration+0x2c>)
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	440b      	add	r3, r1
 8001554:	3318      	adds	r3, #24
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	b29b      	uxth	r3, r3
}            
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	20000894 	.word	0x20000894

0800156c <L6474_GetAnalogValue>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @param[in] param L6474 register address
 * @retval Register value - 1 to 3 bytes (depends on register)
 *********************************************************/
float L6474_GetAnalogValue(uint8_t deviceId, uint32_t param)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	6039      	str	r1, [r7, #0]
 8001576:	71fb      	strb	r3, [r7, #7]
  uint32_t registerValue = L6474_CmdGetParam(deviceId, param);
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	6839      	ldr	r1, [r7, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fd25 	bl	8000fcc <L6474_CmdGetParam>
 8001582:	60b8      	str	r0, [r7, #8]
  float value;
  switch (param)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	3b01      	subs	r3, #1
 8001588:	2b12      	cmp	r3, #18
 800158a:	d84b      	bhi.n	8001624 <L6474_GetAnalogValue+0xb8>
 800158c:	a201      	add	r2, pc, #4	; (adr r2, 8001594 <L6474_GetAnalogValue+0x28>)
 800158e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001592:	bf00      	nop
 8001594:	080015e1 	.word	0x080015e1
 8001598:	08001625 	.word	0x08001625
 800159c:	080015e1 	.word	0x080015e1
 80015a0:	08001625 	.word	0x08001625
 80015a4:	08001625 	.word	0x08001625
 80015a8:	08001625 	.word	0x08001625
 80015ac:	08001625 	.word	0x08001625
 80015b0:	08001625 	.word	0x08001625
 80015b4:	080015f5 	.word	0x080015f5
 80015b8:	08001625 	.word	0x08001625
 80015bc:	08001625 	.word	0x08001625
 80015c0:	08001625 	.word	0x08001625
 80015c4:	08001625 	.word	0x08001625
 80015c8:	08001625 	.word	0x08001625
 80015cc:	08001615 	.word	0x08001615
 80015d0:	08001615 	.word	0x08001615
 80015d4:	08001625 	.word	0x08001625
 80015d8:	08001625 	.word	0x08001625
 80015dc:	08001605 	.word	0x08001605
  {
    case L6474_ABS_POS:
    case L6474_MARK:
      value = (float) L6474_ConvertPosition(registerValue);
 80015e0:	68b8      	ldr	r0, [r7, #8]
 80015e2:	f000 ffab 	bl	800253c <L6474_ConvertPosition>
 80015e6:	ee07 0a90 	vmov	s15, r0
 80015ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ee:	edc7 7a03 	vstr	s15, [r7, #12]
      break;
 80015f2:	e01e      	b.n	8001632 <L6474_GetAnalogValue+0xc6>
    case L6474_TVAL:
      value = L6474_Tval_Par_to_Current(registerValue);    
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	4618      	mov	r0, r3
 80015fa:	f001 fe89 	bl	8003310 <L6474_Tval_Par_to_Current>
 80015fe:	ed87 0a03 	vstr	s0, [r7, #12]
      break;
 8001602:	e016      	b.n	8001632 <L6474_GetAnalogValue+0xc6>
    case L6474_OCD_TH:
      value = L6474_Ocd_Par_to_Th(registerValue);    
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	b2db      	uxtb	r3, r3
 8001608:	4618      	mov	r0, r3
 800160a:	f001 fe45 	bl	8003298 <L6474_Ocd_Par_to_Th>
 800160e:	ed87 0a03 	vstr	s0, [r7, #12]
      break;      
 8001612:	e00e      	b.n	8001632 <L6474_GetAnalogValue+0xc6>
    case L6474_TON_MIN:
    case L6474_TOFF_MIN:
      value = L6474_Tmin_Par_to_Time(registerValue);
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	b2db      	uxtb	r3, r3
 8001618:	4618      	mov	r0, r3
 800161a:	f001 fe91 	bl	8003340 <L6474_Tmin_Par_to_Time>
 800161e:	ed87 0a03 	vstr	s0, [r7, #12]
      break;          
 8001622:	e006      	b.n	8001632 <L6474_GetAnalogValue+0xc6>
    default:
      value = (float) registerValue;
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	ee07 3a90 	vmov	s15, r3
 800162a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800162e:	edc7 7a03 	vstr	s15, [r7, #12]
  }
  return value;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	ee07 3a90 	vmov	s15, r3
}
 8001638:	eeb0 0a67 	vmov.f32	s0, s15
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop

08001644 <L6474_GetCurrentSpeed>:
 * @brief Returns the current speed of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval Speed in pps
 **********************************************************/
uint16_t L6474_GetCurrentSpeed(uint8_t deviceId)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
  return devicePrm[deviceId].speed;
 800164e:	79fa      	ldrb	r2, [r7, #7]
 8001650:	4907      	ldr	r1, [pc, #28]	; (8001670 <L6474_GetCurrentSpeed+0x2c>)
 8001652:	4613      	mov	r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	4413      	add	r3, r2
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	440b      	add	r3, r1
 800165c:	3320      	adds	r3, #32
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	b29b      	uxth	r3, r3
}
 8001662:	4618      	mov	r0, r3
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000894 	.word	0x20000894

08001674 <L6474_GetDeceleration>:
 * @brief Returns the deceleration of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval Deceleration in pps^2
 **********************************************************/
uint16_t L6474_GetDeceleration(uint8_t deviceId)
{                                                  
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]
  return (devicePrm[deviceId].deceleration);
 800167e:	79fa      	ldrb	r2, [r7, #7]
 8001680:	4907      	ldr	r1, [pc, #28]	; (80016a0 <L6474_GetDeceleration+0x2c>)
 8001682:	4613      	mov	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4413      	add	r3, r2
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	440b      	add	r3, r1
 800168c:	331a      	adds	r3, #26
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	b29b      	uxth	r3, r3
}          
 8001692:	4618      	mov	r0, r3
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	20000894 	.word	0x20000894

080016a4 <L6474_GetDeviceState>:
 * @brief Returns the device state
 * @param[in] deviceId (from 0 to 2)
 * @retval State (ACCELERATING, DECELERATING, STEADY or INACTIVE)
 **********************************************************/
motorState_t L6474_GetDeviceState(uint8_t deviceId)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
  return devicePrm[deviceId].motionState;
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	4907      	ldr	r1, [pc, #28]	; (80016d0 <L6474_GetDeviceState+0x2c>)
 80016b2:	4613      	mov	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	440b      	add	r3, r1
 80016bc:	3324      	adds	r3, #36	; 0x24
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	b2db      	uxtb	r3, r3
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000894 	.word	0x20000894

080016d4 <L6474_GetDirection>:
 * @brief Get the motor current direction
 * @param[in] deviceId Unused parameter
 * @retval direction
 **********************************************************/
motorDir_t L6474_GetDirection(uint8_t deviceId)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
  return devicePrm[deviceId].direction;
 80016de:	79fa      	ldrb	r2, [r7, #7]
 80016e0:	4907      	ldr	r1, [pc, #28]	; (8001700 <L6474_GetDirection+0x2c>)
 80016e2:	4613      	mov	r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	440b      	add	r3, r1
 80016ec:	3323      	adds	r3, #35	; 0x23
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	b2db      	uxtb	r3, r3
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	20000894 	.word	0x20000894

08001704 <L6474_GetFwVersion>:
/******************************************************//**
 * @brief Returns the FW version of the library
 * @retval L6474_FW_VERSION
 **********************************************************/
uint32_t L6474_GetFwVersion(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return (L6474_FW_VERSION);
 8001708:	f44f 3385 	mov.w	r3, #68096	; 0x10a00
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
	...

08001718 <L6474_GetMotorHandle>:
/******************************************************//**
 * @brief  Return motor handle (pointer to the L6474 motor driver structure)
 * @retval Pointer to the motorDrv_t structure
 **********************************************************/
motorDrv_t* L6474_GetMotorHandle(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return (&l6474Drv);
 800171c:	4b02      	ldr	r3, [pc, #8]	; (8001728 <L6474_GetMotorHandle+0x10>)
}
 800171e:	4618      	mov	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	20000000 	.word	0x20000000

0800172c <L6474_GetMark>:
 * @brief  Returns the mark position  of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval Mark register value converted in a 32b signed integer 
 **********************************************************/
int32_t L6474_GetMark(uint8_t deviceId)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	71fb      	strb	r3, [r7, #7]
  return L6474_ConvertPosition(L6474_CmdGetParam(deviceId,L6474_MARK));
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	2103      	movs	r1, #3
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fc46 	bl	8000fcc <L6474_CmdGetParam>
 8001740:	4603      	mov	r3, r0
 8001742:	4618      	mov	r0, r3
 8001744:	f000 fefa 	bl	800253c <L6474_ConvertPosition>
 8001748:	4603      	mov	r3, r0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <L6474_GetMaxSpeed>:
 * @brief  Returns the max speed of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval maxSpeed in pps
 **********************************************************/
uint16_t L6474_GetMaxSpeed(uint8_t deviceId)
{                                                  
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  return (devicePrm[deviceId].maxSpeed);
 800175e:	79fa      	ldrb	r2, [r7, #7]
 8001760:	4907      	ldr	r1, [pc, #28]	; (8001780 <L6474_GetMaxSpeed+0x2c>)
 8001762:	4613      	mov	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	00db      	lsls	r3, r3, #3
 800176a:	440b      	add	r3, r1
 800176c:	331c      	adds	r3, #28
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	b29b      	uxth	r3, r3
}
 8001772:	4618      	mov	r0, r3
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	20000894 	.word	0x20000894

08001784 <L6474_GetMinSpeed>:
 * @brief  Returns the min speed of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval minSpeed in pps
 **********************************************************/
uint16_t L6474_GetMinSpeed(uint8_t deviceId)
{                                                  
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
  return (devicePrm[deviceId].minSpeed);
 800178e:	79fa      	ldrb	r2, [r7, #7]
 8001790:	4907      	ldr	r1, [pc, #28]	; (80017b0 <L6474_GetMinSpeed+0x2c>)
 8001792:	4613      	mov	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	440b      	add	r3, r1
 800179c:	331e      	adds	r3, #30
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	b29b      	uxth	r3, r3
}                                                     
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000894 	.word	0x20000894

080017b4 <L6474_GetNbDevices>:
/******************************************************//**
 * @brief  Returns the number of devices
 * @retval number of devices
 **********************************************************/
uint8_t L6474_GetNbDevices(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return (numberOfDevices);
 80017b8:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <L6474_GetNbDevices+0x14>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	b2db      	uxtb	r3, r3
}
 80017be:	4618      	mov	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	20000874 	.word	0x20000874

080017cc <L6474_GetPosition>:
 * @brief  Returns the ABS_POSITION of the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval ABS_POSITION register value converted in a 32b signed integer
 **********************************************************/
int32_t L6474_GetPosition(uint8_t deviceId)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  return L6474_ConvertPosition(L6474_CmdGetParam(deviceId,L6474_ABS_POS));
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	2101      	movs	r1, #1
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fbf6 	bl	8000fcc <L6474_CmdGetParam>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 feaa 	bl	800253c <L6474_ConvertPosition>
 80017e8:	4603      	mov	r3, r0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <L6474_GetStepMode>:
 * @brief Get the motor step mode
 * @param[in] deviceId Unused parameter
 * @retval step mode
 **********************************************************/
motorStepMode_t L6474_GetStepMode(uint8_t deviceId)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	71fb      	strb	r3, [r7, #7]
  motorStepMode_t stepMode;
  uint8_t stepSelValue;
  
  /* Get STEP_SEL field of step mode register  */
  stepSelValue = (uint8_t)((0x07 & L6474_CmdGetParam(deviceId,L6474_STEP_MODE))|0x08) ;
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	2116      	movs	r1, #22
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff fbe2 	bl	8000fcc <L6474_CmdGetParam>
 8001808:	4603      	mov	r3, r0
 800180a:	b2db      	uxtb	r3, r3
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	b2db      	uxtb	r3, r3
 8001812:	f043 0308 	orr.w	r3, r3, #8
 8001816:	73bb      	strb	r3, [r7, #14]
  
   switch (stepSelValue)
 8001818:	7bbb      	ldrb	r3, [r7, #14]
 800181a:	3b08      	subs	r3, #8
 800181c:	2b04      	cmp	r3, #4
 800181e:	d81c      	bhi.n	800185a <L6474_GetStepMode+0x66>
 8001820:	a201      	add	r2, pc, #4	; (adr r2, 8001828 <L6474_GetStepMode+0x34>)
 8001822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001826:	bf00      	nop
 8001828:	0800183d 	.word	0x0800183d
 800182c:	08001843 	.word	0x08001843
 8001830:	08001849 	.word	0x08001849
 8001834:	0800184f 	.word	0x0800184f
 8001838:	08001855 	.word	0x08001855
  {
    case L6474_STEP_SEL_1:
      stepMode = STEP_MODE_FULL;
 800183c:	2300      	movs	r3, #0
 800183e:	73fb      	strb	r3, [r7, #15]
      break;
 8001840:	e00e      	b.n	8001860 <L6474_GetStepMode+0x6c>
    case L6474_STEP_SEL_1_2:
      stepMode = STEP_MODE_HALF;
 8001842:	2301      	movs	r3, #1
 8001844:	73fb      	strb	r3, [r7, #15]
      break;    
 8001846:	e00b      	b.n	8001860 <L6474_GetStepMode+0x6c>
    case L6474_STEP_SEL_1_4:
      stepMode = STEP_MODE_1_4;
 8001848:	2302      	movs	r3, #2
 800184a:	73fb      	strb	r3, [r7, #15]
      break;        
 800184c:	e008      	b.n	8001860 <L6474_GetStepMode+0x6c>
    case L6474_STEP_SEL_1_8:
      stepMode = STEP_MODE_1_8;
 800184e:	2303      	movs	r3, #3
 8001850:	73fb      	strb	r3, [r7, #15]
      break;       
 8001852:	e005      	b.n	8001860 <L6474_GetStepMode+0x6c>
    case L6474_STEP_SEL_1_16:
      stepMode = STEP_MODE_1_16;
 8001854:	2304      	movs	r3, #4
 8001856:	73fb      	strb	r3, [r7, #15]
      break;
 8001858:	e002      	b.n	8001860 <L6474_GetStepMode+0x6c>
    default:
      stepMode = STEP_MODE_UNKNOW;
 800185a:	23fe      	movs	r3, #254	; 0xfe
 800185c:	73fb      	strb	r3, [r7, #15]
      break;       
 800185e:	bf00      	nop
  }
  
  return stepMode;
 8001860:	7bfb      	ldrb	r3, [r7, #15]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop

0800186c <L6474_GetStopMode>:
 * @brief Get the selected stop mode
 * @param[in] deviceId Unused parameter
 * @retval the selected stop mode
 **********************************************************/
motorStopMode_t L6474_GetStopMode(uint8_t deviceId)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
  return devicePrm[deviceId].stopMode;
 8001876:	79fa      	ldrb	r2, [r7, #7]
 8001878:	4907      	ldr	r1, [pc, #28]	; (8001898 <L6474_GetStopMode+0x2c>)
 800187a:	4613      	mov	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	440b      	add	r3, r1
 8001884:	3325      	adds	r3, #37	; 0x25
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	b2db      	uxtb	r3, r3
}
 800188a:	4618      	mov	r0, r3
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20000894 	.word	0x20000894

0800189c <L6474_GoHome>:
 * @brief  Requests the motor to move to the home position (ABS_POSITION = 0)
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_GoHome(uint8_t deviceId)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
  L6474_GoTo(deviceId, 0);
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2100      	movs	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 f81e 	bl	80018ec <L6474_GoTo>
} 
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <L6474_GoMark>:
 * @brief  Requests the motor to move to the mark position 
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_GoMark(uint8_t deviceId)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	71fb      	strb	r3, [r7, #7]
  uint32_t mark;

  mark = L6474_ConvertPosition(L6474_CmdGetParam(deviceId,L6474_MARK));
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	2103      	movs	r1, #3
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fb80 	bl	8000fcc <L6474_CmdGetParam>
 80018cc:	4603      	mov	r3, r0
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 fe34 	bl	800253c <L6474_ConvertPosition>
 80018d4:	4603      	mov	r3, r0
 80018d6:	60fb      	str	r3, [r7, #12]
  L6474_GoTo(deviceId,mark);  
 80018d8:	68fa      	ldr	r2, [r7, #12]
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	4611      	mov	r1, r2
 80018de:	4618      	mov	r0, r3
 80018e0:	f000 f804 	bl	80018ec <L6474_GoTo>
}
 80018e4:	bf00      	nop
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <L6474_GoTo>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] targetPosition absolute position in steps
 * @retval None
 **********************************************************/
void L6474_GoTo(uint8_t deviceId, int32_t targetPosition)
{
 80018ec:	b590      	push	{r4, r7, lr}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	6039      	str	r1, [r7, #0]
 80018f6:	71fb      	strb	r3, [r7, #7]
  motorDir_t direction;
  int32_t steps;
  
  /* If required deactivate motor */
  if (devicePrm[deviceId].motionState != INACTIVE) 
 80018f8:	79fa      	ldrb	r2, [r7, #7]
 80018fa:	493a      	ldr	r1, [pc, #232]	; (80019e4 <L6474_GoTo+0xf8>)
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	440b      	add	r3, r1
 8001906:	3324      	adds	r3, #36	; 0x24
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b2db      	uxtb	r3, r3
 800190c:	2b08      	cmp	r3, #8
 800190e:	d003      	beq.n	8001918 <L6474_GoTo+0x2c>
  {
    L6474_HardStop(deviceId);
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f868 	bl	80019e8 <L6474_HardStop>
  }

  /* Get current position */
  devicePrm[deviceId].currentPosition = L6474_ConvertPosition(L6474_CmdGetParam(deviceId,L6474_ABS_POS));
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	2101      	movs	r1, #1
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fb55 	bl	8000fcc <L6474_CmdGetParam>
 8001922:	4603      	mov	r3, r0
 8001924:	79fc      	ldrb	r4, [r7, #7]
 8001926:	4618      	mov	r0, r3
 8001928:	f000 fe08 	bl	800253c <L6474_ConvertPosition>
 800192c:	4602      	mov	r2, r0
 800192e:	492d      	ldr	r1, [pc, #180]	; (80019e4 <L6474_GoTo+0xf8>)
 8001930:	4623      	mov	r3, r4
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4423      	add	r3, r4
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	440b      	add	r3, r1
 800193a:	3304      	adds	r3, #4
 800193c:	601a      	str	r2, [r3, #0]
  
  /* Compute the number of steps to perform */
  steps = targetPosition - devicePrm[deviceId].currentPosition;
 800193e:	79fa      	ldrb	r2, [r7, #7]
 8001940:	4928      	ldr	r1, [pc, #160]	; (80019e4 <L6474_GoTo+0xf8>)
 8001942:	4613      	mov	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4413      	add	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	440b      	add	r3, r1
 800194c:	3304      	adds	r3, #4
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	60bb      	str	r3, [r7, #8]
  //steps *= 2; // account for PWM clock divider
  
  if (steps >= 0) 
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	2b00      	cmp	r3, #0
 800195a:	db0c      	blt.n	8001976 <L6474_GoTo+0x8a>
  {
    devicePrm[deviceId].stepsToTake = steps;
 800195c:	79fa      	ldrb	r2, [r7, #7]
 800195e:	68b9      	ldr	r1, [r7, #8]
 8001960:	4820      	ldr	r0, [pc, #128]	; (80019e4 <L6474_GoTo+0xf8>)
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	4403      	add	r3, r0
 800196c:	3314      	adds	r3, #20
 800196e:	6019      	str	r1, [r3, #0]
    direction = FORWARD;
 8001970:	2301      	movs	r3, #1
 8001972:	73fb      	strb	r3, [r7, #15]
 8001974:	e00d      	b.n	8001992 <L6474_GoTo+0xa6>
    
  } 
  else 
  {
    devicePrm[deviceId].stepsToTake = -steps;
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	425b      	negs	r3, r3
 800197a:	79fa      	ldrb	r2, [r7, #7]
 800197c:	4618      	mov	r0, r3
 800197e:	4919      	ldr	r1, [pc, #100]	; (80019e4 <L6474_GoTo+0xf8>)
 8001980:	4613      	mov	r3, r2
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	4413      	add	r3, r2
 8001986:	00db      	lsls	r3, r3, #3
 8001988:	440b      	add	r3, r1
 800198a:	3314      	adds	r3, #20
 800198c:	6018      	str	r0, [r3, #0]
    direction = BACKWARD;
 800198e:	2300      	movs	r3, #0
 8001990:	73fb      	strb	r3, [r7, #15]
  }
  
  if (steps != 0) 
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d021      	beq.n	80019dc <L6474_GoTo+0xf0>
  {
    
    devicePrm[deviceId].commandExecuted = MOVE_CMD;
 8001998:	79fa      	ldrb	r2, [r7, #7]
 800199a:	4912      	ldr	r1, [pc, #72]	; (80019e4 <L6474_GoTo+0xf8>)
 800199c:	4613      	mov	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	440b      	add	r3, r1
 80019a6:	3322      	adds	r3, #34	; 0x22
 80019a8:	2201      	movs	r2, #1
 80019aa:	701a      	strb	r2, [r3, #0]
        
    /* Direction setup */
    L6474_SetDirection(deviceId,direction);
 80019ac:	7bfa      	ldrb	r2, [r7, #15]
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	4611      	mov	r1, r2
 80019b2:	4618      	mov	r0, r3
 80019b4:	f000 fb48 	bl	8002048 <L6474_SetDirection>

    L6474_ComputeSpeedProfile(deviceId, devicePrm[deviceId].stepsToTake);
 80019b8:	79fa      	ldrb	r2, [r7, #7]
 80019ba:	490a      	ldr	r1, [pc, #40]	; (80019e4 <L6474_GoTo+0xf8>)
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	00db      	lsls	r3, r3, #3
 80019c4:	440b      	add	r3, r1
 80019c6:	3314      	adds	r3, #20
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	4611      	mov	r1, r2
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 fcf6 	bl	80023c0 <L6474_ComputeSpeedProfile>
    
    /* Motor activation */
    L6474_StartMovement(deviceId);
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f001 f908 	bl	8002bec <L6474_StartMovement>
  }  
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd90      	pop	{r4, r7, pc}
 80019e4:	20000894 	.word	0x20000894

080019e8 <L6474_HardStop>:
 * @brief  Immediatly stops the motor 
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_HardStop(uint8_t deviceId) 
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
  if (devicePrm[deviceId].stopMode == HOLD_MODE)
 80019f2:	79fa      	ldrb	r2, [r7, #7]
 80019f4:	4920      	ldr	r1, [pc, #128]	; (8001a78 <L6474_HardStop+0x90>)
 80019f6:	4613      	mov	r3, r2
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	440b      	add	r3, r1
 8001a00:	3325      	adds	r3, #37	; 0x25
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d12d      	bne.n	8001a66 <L6474_HardStop+0x7e>
  {
    /* Disable corresponding PWM */
    L6474_Board_PwmStop(deviceId);
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f001 feb7 	bl	8003780 <L6474_Board_PwmStop>

    /* Set inactive state */
    devicePrm[deviceId].motionState = INACTIVE;
 8001a12:	79fa      	ldrb	r2, [r7, #7]
 8001a14:	4918      	ldr	r1, [pc, #96]	; (8001a78 <L6474_HardStop+0x90>)
 8001a16:	4613      	mov	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4413      	add	r3, r2
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	440b      	add	r3, r1
 8001a20:	3324      	adds	r3, #36	; 0x24
 8001a22:	2208      	movs	r2, #8
 8001a24:	701a      	strb	r2, [r3, #0]
    devicePrm[deviceId].commandExecuted = NO_CMD;
 8001a26:	79fa      	ldrb	r2, [r7, #7]
 8001a28:	4913      	ldr	r1, [pc, #76]	; (8001a78 <L6474_HardStop+0x90>)
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	4413      	add	r3, r2
 8001a30:	00db      	lsls	r3, r3, #3
 8001a32:	440b      	add	r3, r1
 8001a34:	3322      	adds	r3, #34	; 0x22
 8001a36:	2203      	movs	r2, #3
 8001a38:	701a      	strb	r2, [r3, #0]
    devicePrm[deviceId].stepsToTake = MAX_STEPS;  
 8001a3a:	79fa      	ldrb	r2, [r7, #7]
 8001a3c:	490e      	ldr	r1, [pc, #56]	; (8001a78 <L6474_HardStop+0x90>)
 8001a3e:	4613      	mov	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4413      	add	r3, r2
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	440b      	add	r3, r1
 8001a48:	3314      	adds	r3, #20
 8001a4a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001a4e:	601a      	str	r2, [r3, #0]
    devicePrm[deviceId].speed = 0;
 8001a50:	79fa      	ldrb	r2, [r7, #7]
 8001a52:	4909      	ldr	r1, [pc, #36]	; (8001a78 <L6474_HardStop+0x90>)
 8001a54:	4613      	mov	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	4413      	add	r3, r2
 8001a5a:	00db      	lsls	r3, r3, #3
 8001a5c:	440b      	add	r3, r1
 8001a5e:	3320      	adds	r3, #32
 8001a60:	2200      	movs	r2, #0
 8001a62:	801a      	strh	r2, [r3, #0]
  else
  {
    //same handling for HIZ_MODE and STANDBY_MODE
    L6474_HizStop(deviceId);
  }
}
 8001a64:	e003      	b.n	8001a6e <L6474_HardStop+0x86>
    L6474_HizStop(deviceId);
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f000 f807 	bl	8001a7c <L6474_HizStop>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000894 	.word	0x20000894

08001a7c <L6474_HizStop>:
 * @brief  Immediatly stops the motor and disable the power bridge
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_HizStop(uint8_t deviceId) 
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
  /* Disable corresponding PWM */
  L6474_Board_PwmStop(deviceId);
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f001 fe79 	bl	8003780 <L6474_Board_PwmStop>

  /* Disable power stage */
  L6474_CmdDisable(deviceId);
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff fa7f 	bl	8000f94 <L6474_CmdDisable>

  /* Set inactive state */
  devicePrm[deviceId].motionState = INACTIVE;
 8001a96:	79fa      	ldrb	r2, [r7, #7]
 8001a98:	4915      	ldr	r1, [pc, #84]	; (8001af0 <L6474_HizStop+0x74>)
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	440b      	add	r3, r1
 8001aa4:	3324      	adds	r3, #36	; 0x24
 8001aa6:	2208      	movs	r2, #8
 8001aa8:	701a      	strb	r2, [r3, #0]
  devicePrm[deviceId].commandExecuted = NO_CMD;
 8001aaa:	79fa      	ldrb	r2, [r7, #7]
 8001aac:	4910      	ldr	r1, [pc, #64]	; (8001af0 <L6474_HizStop+0x74>)
 8001aae:	4613      	mov	r3, r2
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	4413      	add	r3, r2
 8001ab4:	00db      	lsls	r3, r3, #3
 8001ab6:	440b      	add	r3, r1
 8001ab8:	3322      	adds	r3, #34	; 0x22
 8001aba:	2203      	movs	r2, #3
 8001abc:	701a      	strb	r2, [r3, #0]
  devicePrm[deviceId].stepsToTake = MAX_STEPS;  
 8001abe:	79fa      	ldrb	r2, [r7, #7]
 8001ac0:	490b      	ldr	r1, [pc, #44]	; (8001af0 <L6474_HizStop+0x74>)
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	00db      	lsls	r3, r3, #3
 8001aca:	440b      	add	r3, r1
 8001acc:	3314      	adds	r3, #20
 8001ace:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001ad2:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].speed = 0;
 8001ad4:	79fa      	ldrb	r2, [r7, #7]
 8001ad6:	4906      	ldr	r1, [pc, #24]	; (8001af0 <L6474_HizStop+0x74>)
 8001ad8:	4613      	mov	r3, r2
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	4413      	add	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	440b      	add	r3, r1
 8001ae2:	3320      	adds	r3, #32
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	801a      	strh	r2, [r3, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000894 	.word	0x20000894

08001af4 <L6474_Move>:
 * @param[in] direction FORWARD or BACKWARD
 * @param[in] stepCount Number of steps to perform
 * @retval None
 **********************************************************/
void L6474_Move(uint8_t deviceId, motorDir_t direction, uint32_t stepCount)
{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	603a      	str	r2, [r7, #0]
 8001afe:	71fb      	strb	r3, [r7, #7]
 8001b00:	460b      	mov	r3, r1
 8001b02:	71bb      	strb	r3, [r7, #6]
  /* If required deactivate motor */
  if (devicePrm[deviceId].motionState != INACTIVE) 
 8001b04:	79fa      	ldrb	r2, [r7, #7]
 8001b06:	4926      	ldr	r1, [pc, #152]	; (8001ba0 <L6474_Move+0xac>)
 8001b08:	4613      	mov	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	440b      	add	r3, r1
 8001b12:	3324      	adds	r3, #36	; 0x24
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d003      	beq.n	8001b24 <L6474_Move+0x30>
  {
    L6474_HardStop(deviceId);
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff62 	bl	80019e8 <L6474_HardStop>
  }
  
  if (stepCount != 0) 
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d035      	beq.n	8001b96 <L6474_Move+0xa2>
  {
    //stepCount *= 2; // account for PWM clock divider

    devicePrm[deviceId].stepsToTake = stepCount;
 8001b2a:	79fa      	ldrb	r2, [r7, #7]
 8001b2c:	491c      	ldr	r1, [pc, #112]	; (8001ba0 <L6474_Move+0xac>)
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	440b      	add	r3, r1
 8001b38:	3314      	adds	r3, #20
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	601a      	str	r2, [r3, #0]
    
    devicePrm[deviceId].commandExecuted = MOVE_CMD;
 8001b3e:	79fa      	ldrb	r2, [r7, #7]
 8001b40:	4917      	ldr	r1, [pc, #92]	; (8001ba0 <L6474_Move+0xac>)
 8001b42:	4613      	mov	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	440b      	add	r3, r1
 8001b4c:	3322      	adds	r3, #34	; 0x22
 8001b4e:	2201      	movs	r2, #1
 8001b50:	701a      	strb	r2, [r3, #0]
    
    devicePrm[deviceId].currentPosition = L6474_ConvertPosition(L6474_CmdGetParam(deviceId,L6474_ABS_POS));
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	2101      	movs	r1, #1
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fa38 	bl	8000fcc <L6474_CmdGetParam>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	79fc      	ldrb	r4, [r7, #7]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 fceb 	bl	800253c <L6474_ConvertPosition>
 8001b66:	4602      	mov	r2, r0
 8001b68:	490d      	ldr	r1, [pc, #52]	; (8001ba0 <L6474_Move+0xac>)
 8001b6a:	4623      	mov	r3, r4
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	4423      	add	r3, r4
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	440b      	add	r3, r1
 8001b74:	3304      	adds	r3, #4
 8001b76:	601a      	str	r2, [r3, #0]
    
    /* Direction setup */
    L6474_SetDirection(deviceId,direction);
 8001b78:	79ba      	ldrb	r2, [r7, #6]
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fa62 	bl	8002048 <L6474_SetDirection>

    L6474_ComputeSpeedProfile(deviceId, stepCount);
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	6839      	ldr	r1, [r7, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f000 fc19 	bl	80023c0 <L6474_ComputeSpeedProfile>
    
    /* Motor activation */
    L6474_StartMovement(deviceId);
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f001 f82b 	bl	8002bec <L6474_StartMovement>
  }  
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd90      	pop	{r4, r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000894 	.word	0x20000894

08001ba4 <L6474_ReadId>:
/******************************************************//**
 * @brief Read id
 * @retval Id of the l6474 Driver Instance
 **********************************************************/
uint16_t L6474_ReadId(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return(l6474DriverInstance);
 8001ba8:	4b03      	ldr	r3, [pc, #12]	; (8001bb8 <L6474_ReadId+0x14>)
 8001baa:	881b      	ldrh	r3, [r3, #0]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000892 	.word	0x20000892

08001bbc <L6474_ReadStatusRegister>:
 * @retval Status register valued
 * @note The status register flags are not cleared 
 * at the difference with L6474CmdGetStatus()
 **********************************************************/
uint16_t L6474_ReadStatusRegister(uint8_t deviceId)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
  return (L6474_CmdGetParam(deviceId,L6474_STATUS));
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	2119      	movs	r1, #25
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff f9fe 	bl	8000fcc <L6474_CmdGetParam>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	b29b      	uxth	r3, r3
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <L6474_ReleaseReset>:
/******************************************************//**
 * @brief  Releases the L6474 reset (pin set to High) of all devices
 * @retval None
 **********************************************************/
void L6474_ReleaseReset(uint8_t deviceId)
{ 
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
  L6474_Board_ReleaseReset(deviceId); 
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f001 fdf3 	bl	80037d4 <L6474_Board_ReleaseReset>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <L6474_Reset>:
 * @brief  Resets the L6474 (reset pin set to low) of all devices
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_Reset(uint8_t deviceId)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b082      	sub	sp, #8
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	71fb      	strb	r3, [r7, #7]
  L6474_Board_Reset(deviceId); 
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f001 fdf8 	bl	80037f8 <L6474_Board_Reset>
}
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <L6474_ResetAllDevices>:
/******************************************************//**
 * @brief Resets all L6474 devices
 * @retval None
 **********************************************************/
void L6474_ResetAllDevices(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 	uint8_t loop;
 	
 	for (loop = 0; loop < numberOfDevices; loop++)
 8001c16:	2300      	movs	r3, #0
 8001c18:	71fb      	strb	r3, [r7, #7]
 8001c1a:	e014      	b.n	8001c46 <L6474_ResetAllDevices+0x36>
 	{
   	/* Stop movement and disable power stage*/
  	L6474_HizStop(loop);
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff ff2c 	bl	8001a7c <L6474_HizStop>
    L6474_Reset(loop);
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff ffe5 	bl	8001bf6 <L6474_Reset>
    L6474_Board_Delay(1); // Reset pin must be forced low for at least 10us
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	f001 fbe1 	bl	80033f4 <L6474_Board_Delay>
    L6474_Board_ReleaseReset(loop);
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f001 fdcd 	bl	80037d4 <L6474_Board_ReleaseReset>
    L6474_Board_Delay(1); 
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f001 fbda 	bl	80033f4 <L6474_Board_Delay>
 	for (loop = 0; loop < numberOfDevices; loop++)
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	3301      	adds	r3, #1
 8001c44:	71fb      	strb	r3, [r7, #7]
 8001c46:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <L6474_ResetAllDevices+0x4c>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	79fa      	ldrb	r2, [r7, #7]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d3e4      	bcc.n	8001c1c <L6474_ResetAllDevices+0xc>
  }
}
 8001c52:	bf00      	nop
 8001c54:	bf00      	nop
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000874 	.word	0x20000874

08001c60 <L6474_Run>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] direction FORWARD or BACKWARD
 * @retval None
 **********************************************************/
void L6474_Run(uint8_t deviceId, motorDir_t direction)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	460a      	mov	r2, r1
 8001c6a:	71fb      	strb	r3, [r7, #7]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	71bb      	strb	r3, [r7, #6]
  /* If required deactivate motor */
  if (devicePrm[deviceId].motionState != INACTIVE) 
 8001c70:	79fa      	ldrb	r2, [r7, #7]
 8001c72:	4913      	ldr	r1, [pc, #76]	; (8001cc0 <L6474_Run+0x60>)
 8001c74:	4613      	mov	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	4413      	add	r3, r2
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	440b      	add	r3, r1
 8001c7e:	3324      	adds	r3, #36	; 0x24
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b08      	cmp	r3, #8
 8001c86:	d003      	beq.n	8001c90 <L6474_Run+0x30>
  {
    L6474_HardStop(deviceId);
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff feac 	bl	80019e8 <L6474_HardStop>
  }
  
	/* Direction setup */
	L6474_SetDirection(deviceId,direction);
 8001c90:	79ba      	ldrb	r2, [r7, #6]
 8001c92:	79fb      	ldrb	r3, [r7, #7]
 8001c94:	4611      	mov	r1, r2
 8001c96:	4618      	mov	r0, r3
 8001c98:	f000 f9d6 	bl	8002048 <L6474_SetDirection>

	devicePrm[deviceId].commandExecuted = RUN_CMD;
 8001c9c:	79fa      	ldrb	r2, [r7, #7]
 8001c9e:	4908      	ldr	r1, [pc, #32]	; (8001cc0 <L6474_Run+0x60>)
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	440b      	add	r3, r1
 8001caa:	3322      	adds	r3, #34	; 0x22
 8001cac:	2200      	movs	r2, #0
 8001cae:	701a      	strb	r2, [r3, #0]

	/* Motor activation */
	L6474_StartMovement(deviceId); 
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 ff9a 	bl	8002bec <L6474_StartMovement>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000894 	.word	0x20000894

08001cc4 <L6474_SelectStepMode>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] stepMod from full step to 1/16 microstep as specified in enum motorStepMode_t
 * @retval None
 **********************************************************/
bool L6474_SelectStepMode(uint8_t deviceId, motorStepMode_t stepMod)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	460a      	mov	r2, r1
 8001cce:	71fb      	strb	r3, [r7, #7]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	71bb      	strb	r3, [r7, #6]
  uint8_t stepModeRegister;
  L6474_STEP_SEL_t l6474StepMod;
  
  switch (stepMod)
 8001cd4:	79bb      	ldrb	r3, [r7, #6]
 8001cd6:	2b03      	cmp	r3, #3
 8001cd8:	d816      	bhi.n	8001d08 <L6474_SelectStepMode+0x44>
 8001cda:	a201      	add	r2, pc, #4	; (adr r2, 8001ce0 <L6474_SelectStepMode+0x1c>)
 8001cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce0:	08001cf1 	.word	0x08001cf1
 8001ce4:	08001cf7 	.word	0x08001cf7
 8001ce8:	08001cfd 	.word	0x08001cfd
 8001cec:	08001d03 	.word	0x08001d03
  {
    case STEP_MODE_FULL:
      l6474StepMod = L6474_STEP_SEL_1;
 8001cf0:	2308      	movs	r3, #8
 8001cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8001cf4:	e00b      	b.n	8001d0e <L6474_SelectStepMode+0x4a>
    case STEP_MODE_HALF:
      l6474StepMod = L6474_STEP_SEL_1_2;
 8001cf6:	2309      	movs	r3, #9
 8001cf8:	73fb      	strb	r3, [r7, #15]
      break;    
 8001cfa:	e008      	b.n	8001d0e <L6474_SelectStepMode+0x4a>
    case STEP_MODE_1_4:
      l6474StepMod = L6474_STEP_SEL_1_4;
 8001cfc:	230a      	movs	r3, #10
 8001cfe:	73fb      	strb	r3, [r7, #15]
      break;        
 8001d00:	e005      	b.n	8001d0e <L6474_SelectStepMode+0x4a>
    case STEP_MODE_1_8:
      l6474StepMod = L6474_STEP_SEL_1_8;
 8001d02:	230b      	movs	r3, #11
 8001d04:	73fb      	strb	r3, [r7, #15]
      break;       
 8001d06:	e002      	b.n	8001d0e <L6474_SelectStepMode+0x4a>
    case STEP_MODE_1_16:
    default:
      l6474StepMod = L6474_STEP_SEL_1_16;
 8001d08:	230c      	movs	r3, #12
 8001d0a:	73fb      	strb	r3, [r7, #15]
      break;       
 8001d0c:	bf00      	nop
  }

  /* Deactivate motor*/
  L6474_HizStop(deviceId);
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff feb3 	bl	8001a7c <L6474_HizStop>
  
  /* Read Step mode register and clear STEP_SEL field */
  stepModeRegister = (uint8_t)(0xF8 & L6474_CmdGetParam(deviceId,L6474_STEP_MODE)) ;
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	2116      	movs	r1, #22
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff f956 	bl	8000fcc <L6474_CmdGetParam>
 8001d20:	4603      	mov	r3, r0
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	f023 0307 	bic.w	r3, r3, #7
 8001d28:	73bb      	strb	r3, [r7, #14]
  
  /* Apply new step mode */
  L6474_CmdSetParam(deviceId, L6474_STEP_MODE, stepModeRegister | (uint8_t)l6474StepMod);
 8001d2a:	7bba      	ldrb	r2, [r7, #14]
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	461a      	mov	r2, r3
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	2116      	movs	r1, #22
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff facf 	bl	80012dc <L6474_CmdSetParam>

  /* Reset abs pos register */
  L6474_CmdSetParam(deviceId, L6474_ABS_POS, 0);
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	2200      	movs	r2, #0
 8001d42:	2101      	movs	r1, #1
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff fac9 	bl	80012dc <L6474_CmdSetParam>
  
  return (1);
 8001d4a:	2301      	movs	r3, #1
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <L6474_SetAcceleration>:
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is executing 
 * a MOVE or GOTO command (but it can be used during a RUN command)
 **********************************************************/
bool L6474_SetAcceleration(uint8_t deviceId,uint16_t newAcc)
{                                                  
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	460a      	mov	r2, r1
 8001d5e:	71fb      	strb	r3, [r7, #7]
 8001d60:	4613      	mov	r3, r2
 8001d62:	80bb      	strh	r3, [r7, #4]
  bool cmdExecuted = FALSE;
 8001d64:	2300      	movs	r3, #0
 8001d66:	73fb      	strb	r3, [r7, #15]
  if ((newAcc != 0)&&
 8001d68:	88bb      	ldrh	r3, [r7, #4]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d023      	beq.n	8001db6 <L6474_SetAcceleration+0x62>
      ((devicePrm[deviceId].motionState == INACTIVE)||
 8001d6e:	79fa      	ldrb	r2, [r7, #7]
 8001d70:	4914      	ldr	r1, [pc, #80]	; (8001dc4 <L6474_SetAcceleration+0x70>)
 8001d72:	4613      	mov	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	440b      	add	r3, r1
 8001d7c:	3324      	adds	r3, #36	; 0x24
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	b2db      	uxtb	r3, r3
  if ((newAcc != 0)&&
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	d00b      	beq.n	8001d9e <L6474_SetAcceleration+0x4a>
       (devicePrm[deviceId].commandExecuted == RUN_CMD)))
 8001d86:	79fa      	ldrb	r2, [r7, #7]
 8001d88:	490e      	ldr	r1, [pc, #56]	; (8001dc4 <L6474_SetAcceleration+0x70>)
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4413      	add	r3, r2
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	440b      	add	r3, r1
 8001d94:	3322      	adds	r3, #34	; 0x22
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	b2db      	uxtb	r3, r3
      ((devicePrm[deviceId].motionState == INACTIVE)||
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10b      	bne.n	8001db6 <L6474_SetAcceleration+0x62>
  {
    devicePrm[deviceId].acceleration = newAcc;
 8001d9e:	79fa      	ldrb	r2, [r7, #7]
 8001da0:	4908      	ldr	r1, [pc, #32]	; (8001dc4 <L6474_SetAcceleration+0x70>)
 8001da2:	4613      	mov	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	440b      	add	r3, r1
 8001dac:	3318      	adds	r3, #24
 8001dae:	88ba      	ldrh	r2, [r7, #4]
 8001db0:	801a      	strh	r2, [r3, #0]
    cmdExecuted = TRUE;
 8001db2:	2301      	movs	r3, #1
 8001db4:	73fb      	strb	r3, [r7, #15]
  }    
  return cmdExecuted;
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
}            
 8001db8:	4618      	mov	r0, r3
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	20000894 	.word	0x20000894

08001dc8 <L6474_SetAnalogValue>:
 * L6474_TVAL, L6474_TON_MIN, L6474_TOFF_MIN, L6474_OCD_TH)
 * @param[in] value Analog value to convert and set into the register
 * @retval TRUE if param and param is valid, FALSE otherwise
 *********************************************************/
bool L6474_SetAnalogValue(uint8_t deviceId, uint32_t param, float value)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t registerValue;
  bool result = TRUE;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	74fb      	strb	r3, [r7, #19]
  if ((value < 0)&&(param != L6474_ABS_POS)&&(param != L6474_MARK)) 
 8001ddc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001de0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de8:	d508      	bpl.n	8001dfc <L6474_SetAnalogValue+0x34>
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d005      	beq.n	8001dfc <L6474_SetAnalogValue+0x34>
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	2b03      	cmp	r3, #3
 8001df4:	d002      	beq.n	8001dfc <L6474_SetAnalogValue+0x34>
  {
    result = FALSE;
 8001df6:	2300      	movs	r3, #0
 8001df8:	74fb      	strb	r3, [r7, #19]
 8001dfa:	e0d9      	b.n	8001fb0 <L6474_SetAnalogValue+0x1e8>
  }
  else
  {
    switch (param)
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	2b12      	cmp	r3, #18
 8001e02:	f200 80ca 	bhi.w	8001f9a <L6474_SetAnalogValue+0x1d2>
 8001e06:	a201      	add	r2, pc, #4	; (adr r2, 8001e0c <L6474_SetAnalogValue+0x44>)
 8001e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e0c:	08001ebf 	.word	0x08001ebf
 8001e10:	08001e59 	.word	0x08001e59
 8001e14:	08001ebf 	.word	0x08001ebf
 8001e18:	08001f9b 	.word	0x08001f9b
 8001e1c:	08001f9b 	.word	0x08001f9b
 8001e20:	08001f9b 	.word	0x08001f9b
 8001e24:	08001f9b 	.word	0x08001f9b
 8001e28:	08001f9b 	.word	0x08001f9b
 8001e2c:	08001f29 	.word	0x08001f29
 8001e30:	08001f9b 	.word	0x08001f9b
 8001e34:	08001f9b 	.word	0x08001f9b
 8001e38:	08001f9b 	.word	0x08001f9b
 8001e3c:	08001f9b 	.word	0x08001f9b
 8001e40:	08001f9b 	.word	0x08001f9b
 8001e44:	08001f75 	.word	0x08001f75
 8001e48:	08001f75 	.word	0x08001f75
 8001e4c:	08001f9b 	.word	0x08001f9b
 8001e50:	08001f9b 	.word	0x08001f9b
 8001e54:	08001f4f 	.word	0x08001f4f
    {
      case L6474_EL_POS:
        if  ((value !=0)&&
 8001e58:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e5c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	d021      	beq.n	8001eaa <L6474_SetAnalogValue+0xe2>
 8001e66:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e6a:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001fbc <L6474_SetAnalogValue+0x1f4>
 8001e6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e76:	dc15      	bgt.n	8001ea4 <L6474_SetAnalogValue+0xdc>
            ((value > (L6474_ELPOS_STEP_MASK | L6474_ELPOS_MICROSTEP_MASK))||
             (value < (1<<(7-(L6474_STEP_MODE_STEP_SEL & L6474_CmdGetParam(0,L6474_STEP_MODE)))))))
 8001e78:	2116      	movs	r1, #22
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f7ff f8a6 	bl	8000fcc <L6474_CmdGetParam>
 8001e80:	4603      	mov	r3, r0
 8001e82:	43db      	mvns	r3, r3
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	2201      	movs	r2, #1
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            ((value > (L6474_ELPOS_STEP_MASK | L6474_ELPOS_MICROSTEP_MASK))||
 8001e96:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea2:	d502      	bpl.n	8001eaa <L6474_SetAnalogValue+0xe2>
        {
          result = FALSE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	74fb      	strb	r3, [r7, #19]
        }
        else
        {
          registerValue = ((uint32_t) value)& (L6474_ELPOS_STEP_MASK | L6474_ELPOS_MICROSTEP_MASK);
        }
        break;
 8001ea8:	e079      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
          registerValue = ((uint32_t) value)& (L6474_ELPOS_STEP_MASK | L6474_ELPOS_MICROSTEP_MASK);
 8001eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eb2:	ee17 3a90 	vmov	r3, s15
 8001eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eba:	617b      	str	r3, [r7, #20]
        break;
 8001ebc:	e06f      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
      case L6474_ABS_POS:
      case L6474_MARK:
        if ((value >= L6474_MIN_POSITION) &&
 8001ebe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec2:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001fc0 <L6474_SetAnalogValue+0x1f8>
 8001ec6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ece:	db27      	blt.n	8001f20 <L6474_SetAnalogValue+0x158>
 8001ed0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ed4:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001fc4 <L6474_SetAnalogValue+0x1fc>
 8001ed8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee0:	d81e      	bhi.n	8001f20 <L6474_SetAnalogValue+0x158>
            (value <= L6474_MAX_POSITION))
        {
          if (value >= 0)
 8001ee2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ee6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eee:	db09      	blt.n	8001f04 <L6474_SetAnalogValue+0x13c>
          {
            registerValue = ((uint32_t) value)& L6474_ABS_POS_VALUE_MASK;
 8001ef0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ef8:	ee17 3a90 	vmov	r3, s15
 8001efc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8001f00:	617b      	str	r3, [r7, #20]
          if (value >= 0)
 8001f02:	e010      	b.n	8001f26 <L6474_SetAnalogValue+0x15e>
          }
          else
          {
            registerValue = L6474_ABS_POS_VALUE_MASK - (((uint32_t) (-value))& L6474_ABS_POS_VALUE_MASK) + 1;
 8001f04:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f08:	eef1 7a67 	vneg.f32	s15, s15
 8001f0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f10:	ee17 3a90 	vmov	r3, s15
 8001f14:	43db      	mvns	r3, r3
 8001f16:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	617b      	str	r3, [r7, #20]
          if (value >= 0)
 8001f1e:	e002      	b.n	8001f26 <L6474_SetAnalogValue+0x15e>
          }
        }
        else 
        {
          result = FALSE;
 8001f20:	2300      	movs	r3, #0
 8001f22:	74fb      	strb	r3, [r7, #19]
        }
        break;
 8001f24:	e03b      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
 8001f26:	e03a      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
      case L6474_TVAL:
        if (value > L6474_TVAL_MAX_VALUE)
 8001f28:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f2c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001fc8 <L6474_SetAnalogValue+0x200>
 8001f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	dd02      	ble.n	8001f40 <L6474_SetAnalogValue+0x178>
        {
          result = FALSE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	74fb      	strb	r3, [r7, #19]
        }
        else
        {
          registerValue = L6474_Tval_Current_to_Par(value);
        }
        break;
 8001f3e:	e02e      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
          registerValue = L6474_Tval_Current_to_Par(value);
 8001f40:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f44:	f001 f9c0 	bl	80032c8 <L6474_Tval_Current_to_Par>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	617b      	str	r3, [r7, #20]
        break;
 8001f4c:	e027      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
      case L6474_OCD_TH:
        if (value > L6474_OCD_TH_MAX_VALUE)
 8001f4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f52:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001fcc <L6474_SetAnalogValue+0x204>
 8001f56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5e:	dd02      	ble.n	8001f66 <L6474_SetAnalogValue+0x19e>
        {
          result = FALSE;
 8001f60:	2300      	movs	r3, #0
 8001f62:	74fb      	strb	r3, [r7, #19]
        }
        else 
        {
          registerValue = L6474_Ocd_Th_to_Par(value);
        }
        break;
 8001f64:	e01b      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
          registerValue = L6474_Ocd_Th_to_Par(value);
 8001f66:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f6a:	f001 f971 	bl	8003250 <L6474_Ocd_Th_to_Par>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	617b      	str	r3, [r7, #20]
        break;
 8001f72:	e014      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
      case L6474_TON_MIN:
      case L6474_TOFF_MIN:
        if (value > L6474_TOFF_TON_MIN_MAX_VALUE)
 8001f74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f78:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001fd0 <L6474_SetAnalogValue+0x208>
 8001f7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f84:	dd02      	ble.n	8001f8c <L6474_SetAnalogValue+0x1c4>
        {
          result = FALSE;
 8001f86:	2300      	movs	r3, #0
 8001f88:	74fb      	strb	r3, [r7, #19]
        }
        else
        {
          registerValue = L6474_Tmin_Time_to_Par(value);
        }
        break;    
 8001f8a:	e008      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
          registerValue = L6474_Tmin_Time_to_Par(value);
 8001f8c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f90:	f001 f9ec 	bl	800336c <L6474_Tmin_Time_to_Par>
 8001f94:	4603      	mov	r3, r0
 8001f96:	617b      	str	r3, [r7, #20]
        break;    
 8001f98:	e001      	b.n	8001f9e <L6474_SetAnalogValue+0x1d6>
      default:
        result = FALSE;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	74fb      	strb	r3, [r7, #19]
    }
    if (result != FALSE)
 8001f9e:	7cfb      	ldrb	r3, [r7, #19]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <L6474_SetAnalogValue+0x1e8>
    {
      L6474_CmdSetParam(deviceId, param, registerValue);
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	68b9      	ldr	r1, [r7, #8]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff f996 	bl	80012dc <L6474_CmdSetParam>
    }
  }
  return result;
 8001fb0:	7cfb      	ldrb	r3, [r7, #19]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3718      	adds	r7, #24
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	43ff8000 	.word	0x43ff8000
 8001fc0:	ca000000 	.word	0xca000000
 8001fc4:	49fffff8 	.word	0x49fffff8
 8001fc8:	457a0000 	.word	0x457a0000
 8001fcc:	45bb8000 	.word	0x45bb8000
 8001fd0:	42800000 	.word	0x42800000

08001fd4 <L6474_SetDeceleration>:
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is executing 
 * a MOVE or GOTO command (but it can be used during a RUN command)
 **********************************************************/
bool L6474_SetDeceleration(uint8_t deviceId, uint16_t newDec)
{                                                  
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	460a      	mov	r2, r1
 8001fde:	71fb      	strb	r3, [r7, #7]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	80bb      	strh	r3, [r7, #4]
  bool cmdExecuted = FALSE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	73fb      	strb	r3, [r7, #15]
  if ((newDec != 0)&& 
 8001fe8:	88bb      	ldrh	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d023      	beq.n	8002036 <L6474_SetDeceleration+0x62>
      ((devicePrm[deviceId].motionState == INACTIVE)||
 8001fee:	79fa      	ldrb	r2, [r7, #7]
 8001ff0:	4914      	ldr	r1, [pc, #80]	; (8002044 <L6474_SetDeceleration+0x70>)
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	00db      	lsls	r3, r3, #3
 8001ffa:	440b      	add	r3, r1
 8001ffc:	3324      	adds	r3, #36	; 0x24
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	b2db      	uxtb	r3, r3
  if ((newDec != 0)&& 
 8002002:	2b08      	cmp	r3, #8
 8002004:	d00b      	beq.n	800201e <L6474_SetDeceleration+0x4a>
       (devicePrm[deviceId].commandExecuted == RUN_CMD)))
 8002006:	79fa      	ldrb	r2, [r7, #7]
 8002008:	490e      	ldr	r1, [pc, #56]	; (8002044 <L6474_SetDeceleration+0x70>)
 800200a:	4613      	mov	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	440b      	add	r3, r1
 8002014:	3322      	adds	r3, #34	; 0x22
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	b2db      	uxtb	r3, r3
      ((devicePrm[deviceId].motionState == INACTIVE)||
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10b      	bne.n	8002036 <L6474_SetDeceleration+0x62>
  {
    devicePrm[deviceId].deceleration = newDec;
 800201e:	79fa      	ldrb	r2, [r7, #7]
 8002020:	4908      	ldr	r1, [pc, #32]	; (8002044 <L6474_SetDeceleration+0x70>)
 8002022:	4613      	mov	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	440b      	add	r3, r1
 800202c:	331a      	adds	r3, #26
 800202e:	88ba      	ldrh	r2, [r7, #4]
 8002030:	801a      	strh	r2, [r3, #0]
    cmdExecuted = TRUE;
 8002032:	2301      	movs	r3, #1
 8002034:	73fb      	strb	r3, [r7, #15]
  }      
  return cmdExecuted;
 8002036:	7bfb      	ldrb	r3, [r7, #15]
}        
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr
 8002044:	20000894 	.word	0x20000894

08002048 <L6474_SetDirection>:
 * @note The direction change is only applied if the device 
 * is in INACTIVE state
 * @retval None
 **********************************************************/
void L6474_SetDirection(uint8_t deviceId, motorDir_t dir)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	460a      	mov	r2, r1
 8002052:	71fb      	strb	r3, [r7, #7]
 8002054:	4613      	mov	r3, r2
 8002056:	71bb      	strb	r3, [r7, #6]
  if (devicePrm[deviceId].motionState == INACTIVE)
 8002058:	79fa      	ldrb	r2, [r7, #7]
 800205a:	490f      	ldr	r1, [pc, #60]	; (8002098 <L6474_SetDirection+0x50>)
 800205c:	4613      	mov	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	440b      	add	r3, r1
 8002066:	3324      	adds	r3, #36	; 0x24
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b08      	cmp	r3, #8
 800206e:	d10f      	bne.n	8002090 <L6474_SetDirection+0x48>
  {
    devicePrm[deviceId].direction = dir;
 8002070:	79fa      	ldrb	r2, [r7, #7]
 8002072:	4909      	ldr	r1, [pc, #36]	; (8002098 <L6474_SetDirection+0x50>)
 8002074:	4613      	mov	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4413      	add	r3, r2
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	440b      	add	r3, r1
 800207e:	3323      	adds	r3, #35	; 0x23
 8002080:	79ba      	ldrb	r2, [r7, #6]
 8002082:	701a      	strb	r2, [r3, #0]
    L6474_Board_SetDirectionGpio(deviceId, dir);
 8002084:	79ba      	ldrb	r2, [r7, #6]
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	4611      	mov	r1, r2
 800208a:	4618      	mov	r0, r3
 800208c:	f001 fbc6 	bl	800381c <L6474_Board_SetDirectionGpio>
  }
}
 8002090:	bf00      	nop
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000894 	.word	0x20000894

0800209c <L6474_SetHome>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] markPos new home position
 * @retval None
 **********************************************************/
void L6474_SetHome(uint8_t deviceId, int32_t homePos)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	6039      	str	r1, [r7, #0]
 80020a6:	71fb      	strb	r3, [r7, #7]
  int32_t absHomePos = L6474_ConvertPosition(L6474_CmdGetParam(deviceId,L6474_ABS_POS)) - homePos;
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	2101      	movs	r1, #1
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe ff8d 	bl	8000fcc <L6474_CmdGetParam>
 80020b2:	4603      	mov	r3, r0
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 fa41 	bl	800253c <L6474_ConvertPosition>
 80020ba:	4602      	mov	r2, r0
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	60bb      	str	r3, [r7, #8]
  uint32_t registerValue;
  
  if (absHomePos >= 0)
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	db04      	blt.n	80020d2 <L6474_SetHome+0x36>
  {
    registerValue = ((uint32_t) absHomePos)& L6474_ABS_POS_VALUE_MASK;
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	e005      	b.n	80020de <L6474_SetHome+0x42>
  }
  else
  {
    registerValue = L6474_ABS_POS_VALUE_MASK - (((uint32_t) (-absHomePos))& L6474_ABS_POS_VALUE_MASK) + 1;
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	3b01      	subs	r3, #1
 80020d6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80020da:	3301      	adds	r3, #1
 80020dc:	60fb      	str	r3, [r7, #12]
  }
 
  L6474_CmdSetParam(deviceId, L6474_ABS_POS, registerValue);
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	2101      	movs	r1, #1
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff f8f9 	bl	80012dc <L6474_CmdSetParam>
}
 80020ea:	bf00      	nop
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <L6474_SetNbDevices>:
 * @param[in] nbDevices (from 1 to MAX_NUMBER_OF_DEVICES)
 * @retval TRUE if successfull, FALSE if failure, attempt to set a number of 
 * devices greater than MAX_NUMBER_OF_DEVICES
 **********************************************************/
bool L6474_SetNbDevices(uint8_t nbDevices)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
  if (nbDevices <= MAX_NUMBER_OF_DEVICES)
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	2b03      	cmp	r3, #3
 8002102:	d807      	bhi.n	8002114 <L6474_SetNbDevices+0x20>
  {
    l6474DriverInstance = 0;
 8002104:	4b07      	ldr	r3, [pc, #28]	; (8002124 <L6474_SetNbDevices+0x30>)
 8002106:	2200      	movs	r2, #0
 8002108:	801a      	strh	r2, [r3, #0]
    numberOfDevices = nbDevices;
 800210a:	4a07      	ldr	r2, [pc, #28]	; (8002128 <L6474_SetNbDevices+0x34>)
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	7013      	strb	r3, [r2, #0]
    return TRUE;
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <L6474_SetNbDevices+0x22>
  }
  else
  {
    return FALSE;
 8002114:	2300      	movs	r3, #0
  }
}
 8002116:	4618      	mov	r0, r3
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20000892 	.word	0x20000892
 8002128:	20000874 	.word	0x20000874

0800212c <L6474_SetMark>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] markPos new Mark position
 * @retval None
 **********************************************************/
void L6474_SetMark(uint8_t deviceId, int32_t markPos)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	6039      	str	r1, [r7, #0]
 8002136:	71fb      	strb	r3, [r7, #7]
  uint32_t registerValue;
  if (markPos >= 0)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	2b00      	cmp	r3, #0
 800213c:	db04      	blt.n	8002148 <L6474_SetMark+0x1c>
  {
    registerValue = ((uint32_t) markPos)& L6474_ABS_POS_VALUE_MASK;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	e005      	b.n	8002154 <L6474_SetMark+0x28>
  }
  else
  {
    registerValue = L6474_ABS_POS_VALUE_MASK - (((uint32_t) (-markPos))& L6474_ABS_POS_VALUE_MASK) + 1;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	3b01      	subs	r3, #1
 800214c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002150:	3301      	adds	r3, #1
 8002152:	60fb      	str	r3, [r7, #12]
  }
  
  L6474_CmdSetParam(deviceId,L6474_MARK, registerValue);
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	2103      	movs	r1, #3
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff f8be 	bl	80012dc <L6474_CmdSetParam>
}
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <L6474_SetMaxSpeed>:
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is executing 
 * a MOVE or GOTO command (but it can be used during a RUN command).
 **********************************************************/
bool L6474_SetMaxSpeed(uint8_t deviceId, uint16_t newMaxSpeed)
{                                                  
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	460a      	mov	r2, r1
 8002172:	71fb      	strb	r3, [r7, #7]
 8002174:	4613      	mov	r3, r2
 8002176:	80bb      	strh	r3, [r7, #4]
  bool cmdExecuted = FALSE;
 8002178:	2300      	movs	r3, #0
 800217a:	73fb      	strb	r3, [r7, #15]
  if ((newMaxSpeed >= L6474_MIN_PWM_FREQ)&&
 800217c:	88bb      	ldrh	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d035      	beq.n	80021ee <L6474_SetMaxSpeed+0x86>
 8002182:	88bb      	ldrh	r3, [r7, #4]
 8002184:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002188:	4293      	cmp	r3, r2
 800218a:	d830      	bhi.n	80021ee <L6474_SetMaxSpeed+0x86>
      (newMaxSpeed <= L6474_MAX_PWM_FREQ) &&
      (devicePrm[deviceId].minSpeed <= newMaxSpeed) &&
 800218c:	79fa      	ldrb	r2, [r7, #7]
 800218e:	491b      	ldr	r1, [pc, #108]	; (80021fc <L6474_SetMaxSpeed+0x94>)
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	440b      	add	r3, r1
 800219a:	331e      	adds	r3, #30
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	b29b      	uxth	r3, r3
      (newMaxSpeed <= L6474_MAX_PWM_FREQ) &&
 80021a0:	88ba      	ldrh	r2, [r7, #4]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d323      	bcc.n	80021ee <L6474_SetMaxSpeed+0x86>
      ((devicePrm[deviceId].motionState == INACTIVE)||
 80021a6:	79fa      	ldrb	r2, [r7, #7]
 80021a8:	4914      	ldr	r1, [pc, #80]	; (80021fc <L6474_SetMaxSpeed+0x94>)
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	440b      	add	r3, r1
 80021b4:	3324      	adds	r3, #36	; 0x24
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	b2db      	uxtb	r3, r3
      (devicePrm[deviceId].minSpeed <= newMaxSpeed) &&
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d00b      	beq.n	80021d6 <L6474_SetMaxSpeed+0x6e>
       (devicePrm[deviceId].commandExecuted == RUN_CMD)))
 80021be:	79fa      	ldrb	r2, [r7, #7]
 80021c0:	490e      	ldr	r1, [pc, #56]	; (80021fc <L6474_SetMaxSpeed+0x94>)
 80021c2:	4613      	mov	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	440b      	add	r3, r1
 80021cc:	3322      	adds	r3, #34	; 0x22
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	b2db      	uxtb	r3, r3
      ((devicePrm[deviceId].motionState == INACTIVE)||
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10b      	bne.n	80021ee <L6474_SetMaxSpeed+0x86>
  {
    devicePrm[deviceId].maxSpeed = newMaxSpeed;
 80021d6:	79fa      	ldrb	r2, [r7, #7]
 80021d8:	4908      	ldr	r1, [pc, #32]	; (80021fc <L6474_SetMaxSpeed+0x94>)
 80021da:	4613      	mov	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4413      	add	r3, r2
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	440b      	add	r3, r1
 80021e4:	331c      	adds	r3, #28
 80021e6:	88ba      	ldrh	r2, [r7, #4]
 80021e8:	801a      	strh	r2, [r3, #0]
    cmdExecuted = TRUE;
 80021ea:	2301      	movs	r3, #1
 80021ec:	73fb      	strb	r3, [r7, #15]
  }
  return cmdExecuted;
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
}                                                     
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	20000894 	.word	0x20000894

08002200 <L6474_SetMinSpeed>:
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is executing 
 * a MOVE or GOTO command (but it can be used during a RUN command).
 **********************************************************/
bool L6474_SetMinSpeed(uint8_t deviceId, uint16_t newMinSpeed)
{                                                  
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	460a      	mov	r2, r1
 800220a:	71fb      	strb	r3, [r7, #7]
 800220c:	4613      	mov	r3, r2
 800220e:	80bb      	strh	r3, [r7, #4]
  bool cmdExecuted = FALSE;
 8002210:	2300      	movs	r3, #0
 8002212:	73fb      	strb	r3, [r7, #15]
  if ((newMinSpeed >= L6474_MIN_PWM_FREQ)&&
 8002214:	88bb      	ldrh	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d035      	beq.n	8002286 <L6474_SetMinSpeed+0x86>
 800221a:	88bb      	ldrh	r3, [r7, #4]
 800221c:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002220:	4293      	cmp	r3, r2
 8002222:	d830      	bhi.n	8002286 <L6474_SetMinSpeed+0x86>
      (newMinSpeed <= L6474_MAX_PWM_FREQ) &&
      (newMinSpeed <= devicePrm[deviceId].maxSpeed) && 
 8002224:	79fa      	ldrb	r2, [r7, #7]
 8002226:	491b      	ldr	r1, [pc, #108]	; (8002294 <L6474_SetMinSpeed+0x94>)
 8002228:	4613      	mov	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	440b      	add	r3, r1
 8002232:	331c      	adds	r3, #28
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	b29b      	uxth	r3, r3
      (newMinSpeed <= L6474_MAX_PWM_FREQ) &&
 8002238:	88ba      	ldrh	r2, [r7, #4]
 800223a:	429a      	cmp	r2, r3
 800223c:	d823      	bhi.n	8002286 <L6474_SetMinSpeed+0x86>
      ((devicePrm[deviceId].motionState == INACTIVE)||
 800223e:	79fa      	ldrb	r2, [r7, #7]
 8002240:	4914      	ldr	r1, [pc, #80]	; (8002294 <L6474_SetMinSpeed+0x94>)
 8002242:	4613      	mov	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	440b      	add	r3, r1
 800224c:	3324      	adds	r3, #36	; 0x24
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	b2db      	uxtb	r3, r3
      (newMinSpeed <= devicePrm[deviceId].maxSpeed) && 
 8002252:	2b08      	cmp	r3, #8
 8002254:	d00b      	beq.n	800226e <L6474_SetMinSpeed+0x6e>
       (devicePrm[deviceId].commandExecuted == RUN_CMD)))
 8002256:	79fa      	ldrb	r2, [r7, #7]
 8002258:	490e      	ldr	r1, [pc, #56]	; (8002294 <L6474_SetMinSpeed+0x94>)
 800225a:	4613      	mov	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	440b      	add	r3, r1
 8002264:	3322      	adds	r3, #34	; 0x22
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	b2db      	uxtb	r3, r3
      ((devicePrm[deviceId].motionState == INACTIVE)||
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10b      	bne.n	8002286 <L6474_SetMinSpeed+0x86>
  {
    devicePrm[deviceId].minSpeed = newMinSpeed;
 800226e:	79fa      	ldrb	r2, [r7, #7]
 8002270:	4908      	ldr	r1, [pc, #32]	; (8002294 <L6474_SetMinSpeed+0x94>)
 8002272:	4613      	mov	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4413      	add	r3, r2
 8002278:	00db      	lsls	r3, r3, #3
 800227a:	440b      	add	r3, r1
 800227c:	331e      	adds	r3, #30
 800227e:	88ba      	ldrh	r2, [r7, #4]
 8002280:	801a      	strh	r2, [r3, #0]
    cmdExecuted = TRUE;
 8002282:	2301      	movs	r3, #1
 8002284:	73fb      	strb	r3, [r7, #15]
  }  
  return cmdExecuted;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
}                 
 8002288:	4618      	mov	r0, r3
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	20000894 	.word	0x20000894

08002298 <L6474_SetStopMode>:
 * @param[in] deviceId Unused parameter
 * @param[in] stopMode HOLD_MODE to let power bridge enabled
 * @retval None
 **********************************************************/
void L6474_SetStopMode(uint8_t deviceId, motorStopMode_t stopMode)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	460a      	mov	r2, r1
 80022a2:	71fb      	strb	r3, [r7, #7]
 80022a4:	4613      	mov	r3, r2
 80022a6:	71bb      	strb	r3, [r7, #6]
  devicePrm[deviceId].stopMode = stopMode;
 80022a8:	79fa      	ldrb	r2, [r7, #7]
 80022aa:	4907      	ldr	r1, [pc, #28]	; (80022c8 <L6474_SetStopMode+0x30>)
 80022ac:	4613      	mov	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	440b      	add	r3, r1
 80022b6:	3325      	adds	r3, #37	; 0x25
 80022b8:	79ba      	ldrb	r2, [r7, #6]
 80022ba:	701a      	strb	r2, [r3, #0]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	20000894 	.word	0x20000894

080022cc <L6474_SoftStop>:
 * @param[in] deviceId (from 0 to 2)
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is in INACTIVE state.
 **********************************************************/
bool L6474_SoftStop(uint8_t deviceId)
{	
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
  bool cmdExecuted = FALSE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]
  if (devicePrm[deviceId].motionState != INACTIVE)
 80022da:	79fa      	ldrb	r2, [r7, #7]
 80022dc:	490e      	ldr	r1, [pc, #56]	; (8002318 <L6474_SoftStop+0x4c>)
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	440b      	add	r3, r1
 80022e8:	3324      	adds	r3, #36	; 0x24
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b08      	cmp	r3, #8
 80022f0:	d00b      	beq.n	800230a <L6474_SoftStop+0x3e>
  {
    devicePrm[deviceId].commandExecuted = SOFT_STOP_CMD;
 80022f2:	79fa      	ldrb	r2, [r7, #7]
 80022f4:	4908      	ldr	r1, [pc, #32]	; (8002318 <L6474_SoftStop+0x4c>)
 80022f6:	4613      	mov	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	440b      	add	r3, r1
 8002300:	3322      	adds	r3, #34	; 0x22
 8002302:	2202      	movs	r2, #2
 8002304:	701a      	strb	r2, [r3, #0]
    cmdExecuted = TRUE;
 8002306:	2301      	movs	r3, #1
 8002308:	73fb      	strb	r3, [r7, #15]
  }
  return (cmdExecuted);
 800230a:	7bfb      	ldrb	r3, [r7, #15]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	20000894 	.word	0x20000894

0800231c <L6474_WaitWhileActive>:
 * @brief  Locks until the device state becomes Inactive
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_WaitWhileActive(uint8_t deviceId)
 {
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	71fb      	strb	r3, [r7, #7]
	/* Wait while motor is running */
	while (L6474_GetDeviceState(deviceId) != INACTIVE);
 8002326:	bf00      	nop
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff f9ba 	bl	80016a4 <L6474_GetDeviceState>
 8002330:	4603      	mov	r3, r0
 8002332:	2b08      	cmp	r3, #8
 8002334:	d1f8      	bne.n	8002328 <L6474_WaitWhileActive+0xc>
}
 8002336:	bf00      	nop
 8002338:	bf00      	nop
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <L6474_ApplySpeed>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] newSpeed in pps
 * @retval None
 **********************************************************/
void L6474_ApplySpeed(uint8_t deviceId, uint16_t newSpeed)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	460a      	mov	r2, r1
 800234a:	71fb      	strb	r3, [r7, #7]
 800234c:	4613      	mov	r3, r2
 800234e:	80bb      	strh	r3, [r7, #4]
  if (newSpeed < L6474_MIN_PWM_FREQ)
 8002350:	88bb      	ldrh	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <L6474_ApplySpeed+0x1a>
  {
    newSpeed = L6474_MIN_PWM_FREQ;  
 8002356:	2301      	movs	r3, #1
 8002358:	80bb      	strh	r3, [r7, #4]
  }
  if (newSpeed > L6474_MAX_PWM_FREQ)
 800235a:	88bb      	ldrh	r3, [r7, #4]
 800235c:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002360:	4293      	cmp	r3, r2
 8002362:	d902      	bls.n	800236a <L6474_ApplySpeed+0x2a>
  {
    newSpeed = L6474_MAX_PWM_FREQ;
 8002364:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002368:	80bb      	strh	r3, [r7, #4]
  }
  
  devicePrm[deviceId].speed = newSpeed;
 800236a:	79fa      	ldrb	r2, [r7, #7]
 800236c:	4913      	ldr	r1, [pc, #76]	; (80023bc <L6474_ApplySpeed+0x7c>)
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	440b      	add	r3, r1
 8002378:	3320      	adds	r3, #32
 800237a:	88ba      	ldrh	r2, [r7, #4]
 800237c:	801a      	strh	r2, [r3, #0]

  switch (deviceId)
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	2b02      	cmp	r3, #2
 8002382:	d010      	beq.n	80023a6 <L6474_ApplySpeed+0x66>
 8002384:	2b02      	cmp	r3, #2
 8002386:	dc13      	bgt.n	80023b0 <L6474_ApplySpeed+0x70>
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <L6474_ApplySpeed+0x52>
 800238c:	2b01      	cmp	r3, #1
 800238e:	d005      	beq.n	800239c <L6474_ApplySpeed+0x5c>
      break;
    case 2:
      L6474_Board_Pwm3SetFreq(newSpeed);
      break;
    default:
      break; //ignore error
 8002390:	e00e      	b.n	80023b0 <L6474_ApplySpeed+0x70>
      L6474_Board_Pwm1SetFreq(newSpeed);
 8002392:	88bb      	ldrh	r3, [r7, #4]
 8002394:	4618      	mov	r0, r3
 8002396:	f001 f925 	bl	80035e4 <L6474_Board_Pwm1SetFreq>
      break;
 800239a:	e00a      	b.n	80023b2 <L6474_ApplySpeed+0x72>
      L6474_Board_Pwm2SetFreq(newSpeed);
 800239c:	88bb      	ldrh	r3, [r7, #4]
 800239e:	4618      	mov	r0, r3
 80023a0:	f001 f946 	bl	8003630 <L6474_Board_Pwm2SetFreq>
      break;
 80023a4:	e005      	b.n	80023b2 <L6474_ApplySpeed+0x72>
      L6474_Board_Pwm3SetFreq(newSpeed);
 80023a6:	88bb      	ldrh	r3, [r7, #4]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f001 f969 	bl	8003680 <L6474_Board_Pwm3SetFreq>
      break;
 80023ae:	e000      	b.n	80023b2 <L6474_ApplySpeed+0x72>
      break; //ignore error
 80023b0:	bf00      	nop
  }
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000894 	.word	0x20000894

080023c0 <L6474_ComputeSpeedProfile>:
 * speed.
 * Else, a triangular move is performed (no steady phase: the maximum speed is never
 * reached.
 **********************************************************/
void L6474_ComputeSpeedProfile(uint8_t deviceId, uint32_t nbSteps)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b089      	sub	sp, #36	; 0x24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	6039      	str	r1, [r7, #0]
 80023ca:	71fb      	strb	r3, [r7, #7]
  uint32_t reqAccSteps; 
	uint32_t reqDecSteps;
   
  /* compute the number of steps to get the targeted speed */
  uint16_t minSpeed = devicePrm[deviceId].minSpeed;
 80023cc:	79fa      	ldrb	r2, [r7, #7]
 80023ce:	495a      	ldr	r1, [pc, #360]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 80023d0:	4613      	mov	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	440b      	add	r3, r1
 80023da:	331e      	adds	r3, #30
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	837b      	strh	r3, [r7, #26]
  reqAccSteps = (devicePrm[deviceId].maxSpeed - minSpeed);
 80023e0:	79fa      	ldrb	r2, [r7, #7]
 80023e2:	4955      	ldr	r1, [pc, #340]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	440b      	add	r3, r1
 80023ee:	331c      	adds	r3, #28
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	461a      	mov	r2, r3
 80023f6:	8b7b      	ldrh	r3, [r7, #26]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	61fb      	str	r3, [r7, #28]
  reqAccSteps *= (devicePrm[deviceId].maxSpeed + minSpeed);
 80023fc:	79fa      	ldrb	r2, [r7, #7]
 80023fe:	494e      	ldr	r1, [pc, #312]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 8002400:	4613      	mov	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	4413      	add	r3, r2
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	440b      	add	r3, r1
 800240a:	331c      	adds	r3, #28
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	b29b      	uxth	r3, r3
 8002410:	461a      	mov	r2, r3
 8002412:	8b7b      	ldrh	r3, [r7, #26]
 8002414:	4413      	add	r3, r2
 8002416:	461a      	mov	r2, r3
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	fb02 f303 	mul.w	r3, r2, r3
 800241e:	61fb      	str	r3, [r7, #28]
  reqDecSteps = reqAccSteps;
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	617b      	str	r3, [r7, #20]
  reqAccSteps /= (uint32_t)devicePrm[deviceId].acceleration;
 8002424:	79fa      	ldrb	r2, [r7, #7]
 8002426:	4944      	ldr	r1, [pc, #272]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	00db      	lsls	r3, r3, #3
 8002430:	440b      	add	r3, r1
 8002432:	3318      	adds	r3, #24
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	b29b      	uxth	r3, r3
 8002438:	461a      	mov	r2, r3
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002440:	61fb      	str	r3, [r7, #28]
  reqAccSteps /= 2;
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	085b      	lsrs	r3, r3, #1
 8002446:	61fb      	str	r3, [r7, #28]

  /* compute the number of steps to stop */
  reqDecSteps /= (uint32_t)devicePrm[deviceId].deceleration;
 8002448:	79fa      	ldrb	r2, [r7, #7]
 800244a:	493b      	ldr	r1, [pc, #236]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 800244c:	4613      	mov	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	440b      	add	r3, r1
 8002456:	331a      	adds	r3, #26
 8002458:	881b      	ldrh	r3, [r3, #0]
 800245a:	b29b      	uxth	r3, r3
 800245c:	461a      	mov	r2, r3
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	fbb3 f3f2 	udiv	r3, r3, r2
 8002464:	617b      	str	r3, [r7, #20]
  reqDecSteps /= 2;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	085b      	lsrs	r3, r3, #1
 800246a:	617b      	str	r3, [r7, #20]

	if(( reqAccSteps + reqDecSteps ) > nbSteps)
 800246c:	69fa      	ldr	r2, [r7, #28]
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	4413      	add	r3, r2
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d242      	bcs.n	80024fe <L6474_ComputeSpeedProfile+0x13e>
	{	
    /* Triangular move  */
    /* reqDecSteps = (Pos * Dec) /(Dec+Acc) */
    uint32_t dec = devicePrm[deviceId].deceleration;
 8002478:	79fa      	ldrb	r2, [r7, #7]
 800247a:	492f      	ldr	r1, [pc, #188]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	440b      	add	r3, r1
 8002486:	331a      	adds	r3, #26
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	b29b      	uxth	r3, r3
 800248c:	613b      	str	r3, [r7, #16]
    uint32_t acc = devicePrm[deviceId].acceleration;
 800248e:	79fa      	ldrb	r2, [r7, #7]
 8002490:	4929      	ldr	r1, [pc, #164]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 8002492:	4613      	mov	r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	4413      	add	r3, r2
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	440b      	add	r3, r1
 800249c:	3318      	adds	r3, #24
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	60fb      	str	r3, [r7, #12]
    
    reqDecSteps =  ((uint32_t) dec * nbSteps) / (acc + dec);
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	fb03 f202 	mul.w	r2, r3, r2
 80024ac:	68f9      	ldr	r1, [r7, #12]
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	440b      	add	r3, r1
 80024b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b6:	617b      	str	r3, [r7, #20]
    if (reqDecSteps > 1)
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d908      	bls.n	80024d0 <L6474_ComputeSpeedProfile+0x110>
    {
      reqAccSteps = reqDecSteps - 1;
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	3b01      	subs	r3, #1
 80024c2:	61fb      	str	r3, [r7, #28]
      if(reqAccSteps == 0)
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d104      	bne.n	80024d4 <L6474_ComputeSpeedProfile+0x114>
      {
        reqAccSteps = 1;
 80024ca:	2301      	movs	r3, #1
 80024cc:	61fb      	str	r3, [r7, #28]
 80024ce:	e001      	b.n	80024d4 <L6474_ComputeSpeedProfile+0x114>
      }      
    }
    else
    {
      reqAccSteps = 0;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61fb      	str	r3, [r7, #28]
    }
    devicePrm[deviceId].endAccPos = reqAccSteps;
 80024d4:	79fa      	ldrb	r2, [r7, #7]
 80024d6:	4918      	ldr	r1, [pc, #96]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	440b      	add	r3, r1
 80024e2:	3308      	adds	r3, #8
 80024e4:	69fa      	ldr	r2, [r7, #28]
 80024e6:	601a      	str	r2, [r3, #0]
    devicePrm[deviceId].startDecPos = reqDecSteps;
 80024e8:	79fa      	ldrb	r2, [r7, #7]
 80024ea:	4913      	ldr	r1, [pc, #76]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	440b      	add	r3, r1
 80024f6:	3310      	adds	r3, #16
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	601a      	str	r2, [r3, #0]
    /* steady phase from  endAccPos to startDecPos */
    /* decelerating from startDecPos to stepsToTake*/
    devicePrm[deviceId].endAccPos = reqAccSteps;
    devicePrm[deviceId].startDecPos = nbSteps - reqDecSteps - 1;
	}
}
 80024fc:	e016      	b.n	800252c <L6474_ComputeSpeedProfile+0x16c>
    devicePrm[deviceId].endAccPos = reqAccSteps;
 80024fe:	79fa      	ldrb	r2, [r7, #7]
 8002500:	490d      	ldr	r1, [pc, #52]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	440b      	add	r3, r1
 800250c:	3308      	adds	r3, #8
 800250e:	69fa      	ldr	r2, [r7, #28]
 8002510:	601a      	str	r2, [r3, #0]
    devicePrm[deviceId].startDecPos = nbSteps - reqDecSteps - 1;
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	79fa      	ldrb	r2, [r7, #7]
 800251a:	1e59      	subs	r1, r3, #1
 800251c:	4806      	ldr	r0, [pc, #24]	; (8002538 <L6474_ComputeSpeedProfile+0x178>)
 800251e:	4613      	mov	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4413      	add	r3, r2
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	4403      	add	r3, r0
 8002528:	3310      	adds	r3, #16
 800252a:	6019      	str	r1, [r3, #0]
}
 800252c:	bf00      	nop
 800252e:	3724      	adds	r7, #36	; 0x24
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	20000894 	.word	0x20000894

0800253c <L6474_ConvertPosition>:
 * @brief  Converts the ABS_POSITION register value to a 32b signed integer
 * @param[in] abs_position_reg value of the ABS_POSITION register
 * @retval operation_result 32b signed integer corresponding to the absolute position 
 **********************************************************/
int32_t L6474_ConvertPosition(uint32_t abs_position_reg)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  int32_t operation_result;

  if (abs_position_reg & L6474_ABS_POS_SIGN_BIT_MASK) 
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00d      	beq.n	800256a <L6474_ConvertPosition+0x2e>
  {
    /* Negative register value */
    abs_position_reg = ~abs_position_reg;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	43db      	mvns	r3, r3
 8002552:	607b      	str	r3, [r7, #4]
    abs_position_reg += 1;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	3301      	adds	r3, #1
 8002558:	607b      	str	r3, [r7, #4]

    operation_result = (int32_t) (abs_position_reg & L6474_ABS_POS_VALUE_MASK);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002560:	60fb      	str	r3, [r7, #12]
    operation_result = -operation_result;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	425b      	negs	r3, r3
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	e001      	b.n	800256e <L6474_ConvertPosition+0x32>
  } 
  else 
  {
    operation_result = (int32_t) abs_position_reg;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	60fb      	str	r3, [r7, #12]
  }
  return operation_result;
 800256e:	68fb      	ldr	r3, [r7, #12]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <L6474_ErrorHandler>:
 * @brief Error handler which calls the user callback (if defined)
 * @param[in] error Number of the error
 * @retval None
 **********************************************************/
void L6474_ErrorHandler(uint16_t error)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	80fb      	strh	r3, [r7, #6]
  if (errorHandlerCallback != 0)
 8002586:	4b07      	ldr	r3, [pc, #28]	; (80025a4 <L6474_ErrorHandler+0x28>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d005      	beq.n	800259a <L6474_ErrorHandler+0x1e>
  {
    (void) errorHandlerCallback(error);
 800258e:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <L6474_ErrorHandler+0x28>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	88fa      	ldrh	r2, [r7, #6]
 8002594:	4610      	mov	r0, r2
 8002596:	4798      	blx	r3
    while(1)
    {
      /* Infinite loop */
    }
  }
}
 8002598:	e000      	b.n	800259c <L6474_ErrorHandler+0x20>
    while(1)
 800259a:	e7fe      	b.n	800259a <L6474_ErrorHandler+0x1e>
}
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000870 	.word	0x20000870

080025a8 <L6474_FlagInterruptHandler>:
/******************************************************//**
 * @brief  Handlers of the flag interrupt which calls the user callback (if defined)
 * @retval None
 **********************************************************/
void L6474_FlagInterruptHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  if (flagInterruptCallback != 0)
 80025ac:	4b07      	ldr	r3, [pc, #28]	; (80025cc <L6474_FlagInterruptHandler+0x24>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d008      	beq.n	80025c6 <L6474_FlagInterruptHandler+0x1e>
  {
    /* Set isr flag */
    isrFlag = TRUE;
 80025b4:	4b06      	ldr	r3, [pc, #24]	; (80025d0 <L6474_FlagInterruptHandler+0x28>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	701a      	strb	r2, [r3, #0]
    
    flagInterruptCallback();
 80025ba:	4b04      	ldr	r3, [pc, #16]	; (80025cc <L6474_FlagInterruptHandler+0x24>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4798      	blx	r3
    
    /* Reset isr flag */
    isrFlag = FALSE;   
 80025c0:	4b03      	ldr	r3, [pc, #12]	; (80025d0 <L6474_FlagInterruptHandler+0x28>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	701a      	strb	r2, [r3, #0]
  }
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	2000086c 	.word	0x2000086c
 80025d0:	20000891 	.word	0x20000891

080025d4 <L6474_SendCommand>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] param Command to send 
 * @retval None
 **********************************************************/
void L6474_SendCommand(uint8_t deviceId, uint8_t param)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	460a      	mov	r2, r1
 80025de:	71fb      	strb	r3, [r7, #7]
 80025e0:	4613      	mov	r3, r2
 80025e2:	71bb      	strb	r3, [r7, #6]
  uint32_t i;
  uint8_t spiIndex = numberOfDevices - deviceId - 1;
 80025e4:	4b1f      	ldr	r3, [pc, #124]	; (8002664 <L6474_SendCommand+0x90>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	3b01      	subs	r3, #1
 80025f2:	72bb      	strb	r3, [r7, #10]
  bool itDisable = FALSE;  
 80025f4:	2300      	movs	r3, #0
 80025f6:	72fb      	strb	r3, [r7, #11]
  
  do
  {
    spiPreemtionByIsr = FALSE;
 80025f8:	4b1b      	ldr	r3, [pc, #108]	; (8002668 <L6474_SendCommand+0x94>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	701a      	strb	r2, [r3, #0]
    if (itDisable)
 80025fe:	7afb      	ldrb	r3, [r7, #11]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <L6474_SendCommand+0x38>
    {
      /* re-enable L6474_Board_EnableIrq if disable in previous iteration */
      L6474_Board_EnableIrq();
 8002604:	f000 ff0a 	bl	800341c <L6474_Board_EnableIrq>
      itDisable = FALSE;
 8002608:	2300      	movs	r3, #0
 800260a:	72fb      	strb	r3, [r7, #11]
    }
  
    for (i = 0; i < numberOfDevices; i++)
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	e008      	b.n	8002624 <L6474_SendCommand+0x50>
    {
      spiTxBursts[3][i] = L6474_NOP;     
 8002612:	4a16      	ldr	r2, [pc, #88]	; (800266c <L6474_SendCommand+0x98>)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4413      	add	r3, r2
 8002618:	3309      	adds	r3, #9
 800261a:	2200      	movs	r2, #0
 800261c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < numberOfDevices; i++)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	3301      	adds	r3, #1
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <L6474_SendCommand+0x90>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	b2db      	uxtb	r3, r3
 800262a:	461a      	mov	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	4293      	cmp	r3, r2
 8002630:	d3ef      	bcc.n	8002612 <L6474_SendCommand+0x3e>
    }
    spiTxBursts[3][spiIndex] = param;
 8002632:	7abb      	ldrb	r3, [r7, #10]
 8002634:	4a0d      	ldr	r2, [pc, #52]	; (800266c <L6474_SendCommand+0x98>)
 8002636:	4413      	add	r3, r2
 8002638:	79ba      	ldrb	r2, [r7, #6]
 800263a:	725a      	strb	r2, [r3, #9]
    
    /* Disable interruption before checking */
    /* pre-emption by ISR and SPI transfers*/
    L6474_Board_DisableIrq();
 800263c:	f000 fee5 	bl	800340a <L6474_Board_DisableIrq>
    itDisable = TRUE;
 8002640:	2301      	movs	r3, #1
 8002642:	72fb      	strb	r3, [r7, #11]
  } while (spiPreemtionByIsr); // check pre-emption by ISR
 8002644:	4b08      	ldr	r3, [pc, #32]	; (8002668 <L6474_SendCommand+0x94>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1d4      	bne.n	80025f8 <L6474_SendCommand+0x24>

  L6474_WriteBytes(&spiTxBursts[3][0], &spiRxBursts[3][0]); 
 800264e:	4908      	ldr	r1, [pc, #32]	; (8002670 <L6474_SendCommand+0x9c>)
 8002650:	4808      	ldr	r0, [pc, #32]	; (8002674 <L6474_SendCommand+0xa0>)
 8002652:	f000 fea9 	bl	80033a8 <L6474_WriteBytes>
  
  /* re-enable L6474_Board_EnableIrq after SPI transfers*/
  L6474_Board_EnableIrq();
 8002656:	f000 fee1 	bl	800341c <L6474_Board_EnableIrq>
}
 800265a:	bf00      	nop
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000874 	.word	0x20000874
 8002668:	20000890 	.word	0x20000890
 800266c:	20000878 	.word	0x20000878
 8002670:	2000088d 	.word	0x2000088d
 8002674:	20000881 	.word	0x20000881

08002678 <L6474_SetDeviceParamsToGivenValues>:
 * @param[in] deviceId (from 0 to 2)
 * @param pInitPrm pointer to a structure containing the initial device parameters 
 * @retval None
 **********************************************************/
void L6474_SetDeviceParamsToGivenValues(uint8_t deviceId, L6474_Init_t *pInitPrm)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	6039      	str	r1, [r7, #0]
 8002682:	71fb      	strb	r3, [r7, #7]
  devicePrm[deviceId].acceleration = pInitPrm->acceleration_step_s2;
 8002684:	79fa      	ldrb	r2, [r7, #7]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	8818      	ldrh	r0, [r3, #0]
 800268a:	494c      	ldr	r1, [pc, #304]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 800268c:	4613      	mov	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	4413      	add	r3, r2
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	440b      	add	r3, r1
 8002696:	3318      	adds	r3, #24
 8002698:	4602      	mov	r2, r0
 800269a:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].deceleration = pInitPrm->deceleration_step_s2;
 800269c:	79fa      	ldrb	r2, [r7, #7]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	8858      	ldrh	r0, [r3, #2]
 80026a2:	4946      	ldr	r1, [pc, #280]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 80026a4:	4613      	mov	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	440b      	add	r3, r1
 80026ae:	331a      	adds	r3, #26
 80026b0:	4602      	mov	r2, r0
 80026b2:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].maxSpeed = pInitPrm->maximum_speed_step_s;
 80026b4:	79fa      	ldrb	r2, [r7, #7]
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	8898      	ldrh	r0, [r3, #4]
 80026ba:	4940      	ldr	r1, [pc, #256]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 80026bc:	4613      	mov	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	440b      	add	r3, r1
 80026c6:	331c      	adds	r3, #28
 80026c8:	4602      	mov	r2, r0
 80026ca:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].minSpeed = pInitPrm->minimum_speed_step_s;
 80026cc:	79fa      	ldrb	r2, [r7, #7]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	88d8      	ldrh	r0, [r3, #6]
 80026d2:	493a      	ldr	r1, [pc, #232]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 80026d4:	4613      	mov	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	440b      	add	r3, r1
 80026de:	331e      	adds	r3, #30
 80026e0:	4602      	mov	r2, r0
 80026e2:	801a      	strh	r2, [r3, #0]
  
  devicePrm[deviceId].accu = 0;
 80026e4:	79fa      	ldrb	r2, [r7, #7]
 80026e6:	4935      	ldr	r1, [pc, #212]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 80026e8:	4613      	mov	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4413      	add	r3, r2
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	440b      	add	r3, r1
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].currentPosition = 0;
 80026f6:	79fa      	ldrb	r2, [r7, #7]
 80026f8:	4930      	ldr	r1, [pc, #192]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 80026fa:	4613      	mov	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	4413      	add	r3, r2
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	440b      	add	r3, r1
 8002704:	3304      	adds	r3, #4
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].endAccPos = 0;
 800270a:	79fa      	ldrb	r2, [r7, #7]
 800270c:	492b      	ldr	r1, [pc, #172]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 800270e:	4613      	mov	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	00db      	lsls	r3, r3, #3
 8002716:	440b      	add	r3, r1
 8002718:	3308      	adds	r3, #8
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].relativePos = 0;
 800271e:	79fa      	ldrb	r2, [r7, #7]
 8002720:	4926      	ldr	r1, [pc, #152]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	440b      	add	r3, r1
 800272c:	330c      	adds	r3, #12
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].startDecPos = 0;
 8002732:	79fa      	ldrb	r2, [r7, #7]
 8002734:	4921      	ldr	r1, [pc, #132]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 8002736:	4613      	mov	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	440b      	add	r3, r1
 8002740:	3310      	adds	r3, #16
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].stepsToTake = 0;
 8002746:	79fa      	ldrb	r2, [r7, #7]
 8002748:	491c      	ldr	r1, [pc, #112]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 800274a:	4613      	mov	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	440b      	add	r3, r1
 8002754:	3314      	adds	r3, #20
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].speed = 0;
 800275a:	79fa      	ldrb	r2, [r7, #7]
 800275c:	4917      	ldr	r1, [pc, #92]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	440b      	add	r3, r1
 8002768:	3320      	adds	r3, #32
 800276a:	2200      	movs	r2, #0
 800276c:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].commandExecuted = NO_CMD;
 800276e:	79fa      	ldrb	r2, [r7, #7]
 8002770:	4912      	ldr	r1, [pc, #72]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	440b      	add	r3, r1
 800277c:	3322      	adds	r3, #34	; 0x22
 800277e:	2203      	movs	r2, #3
 8002780:	701a      	strb	r2, [r3, #0]
  devicePrm[deviceId].direction = FORWARD;
 8002782:	79fa      	ldrb	r2, [r7, #7]
 8002784:	490d      	ldr	r1, [pc, #52]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	440b      	add	r3, r1
 8002790:	3323      	adds	r3, #35	; 0x23
 8002792:	2201      	movs	r2, #1
 8002794:	701a      	strb	r2, [r3, #0]
  devicePrm[deviceId].motionState = INACTIVE;  
 8002796:	79fa      	ldrb	r2, [r7, #7]
 8002798:	4908      	ldr	r1, [pc, #32]	; (80027bc <L6474_SetDeviceParamsToGivenValues+0x144>)
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	00db      	lsls	r3, r3, #3
 80027a2:	440b      	add	r3, r1
 80027a4:	3324      	adds	r3, #36	; 0x24
 80027a6:	2208      	movs	r2, #8
 80027a8:	701a      	strb	r2, [r3, #0]
 
  L6474_SetRegisterToGivenValues(deviceId, pInitPrm);
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	6839      	ldr	r1, [r7, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f8a4 	bl	80028fc <L6474_SetRegisterToGivenValues>
}
 80027b4:	bf00      	nop
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000894 	.word	0x20000894

080027c0 <L6474_SetDeviceParamsToPredefinedValues>:
 * from l6474_target_config.h
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_SetDeviceParamsToPredefinedValues(uint8_t deviceId)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
  devicePrm[deviceId].acceleration = L6474_CONF_PARAM_ACC_DEVICE_0;
 80027ca:	79fa      	ldrb	r2, [r7, #7]
 80027cc:	494a      	ldr	r1, [pc, #296]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	440b      	add	r3, r1
 80027d8:	3318      	adds	r3, #24
 80027da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027de:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].deceleration = L6474_CONF_PARAM_DEC_DEVICE_0;
 80027e0:	79fa      	ldrb	r2, [r7, #7]
 80027e2:	4945      	ldr	r1, [pc, #276]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 80027e4:	4613      	mov	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	440b      	add	r3, r1
 80027ee:	331a      	adds	r3, #26
 80027f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027f4:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].maxSpeed = L6474_CONF_PARAM_MAX_SPEED_DEVICE_0;
 80027f6:	79fa      	ldrb	r2, [r7, #7]
 80027f8:	493f      	ldr	r1, [pc, #252]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	440b      	add	r3, r1
 8002804:	331c      	adds	r3, #28
 8002806:	f242 7210 	movw	r2, #10000	; 0x2710
 800280a:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].minSpeed = L6474_CONF_PARAM_MIN_SPEED_DEVICE_0;
 800280c:	79fa      	ldrb	r2, [r7, #7]
 800280e:	493a      	ldr	r1, [pc, #232]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	440b      	add	r3, r1
 800281a:	331e      	adds	r3, #30
 800281c:	2264      	movs	r2, #100	; 0x64
 800281e:	801a      	strh	r2, [r3, #0]
  
  devicePrm[deviceId].accu = 0;
 8002820:	79fa      	ldrb	r2, [r7, #7]
 8002822:	4935      	ldr	r1, [pc, #212]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 8002824:	4613      	mov	r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	440b      	add	r3, r1
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].currentPosition = 0;
 8002832:	79fa      	ldrb	r2, [r7, #7]
 8002834:	4930      	ldr	r1, [pc, #192]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	440b      	add	r3, r1
 8002840:	3304      	adds	r3, #4
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].endAccPos = 0;
 8002846:	79fa      	ldrb	r2, [r7, #7]
 8002848:	492b      	ldr	r1, [pc, #172]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	440b      	add	r3, r1
 8002854:	3308      	adds	r3, #8
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].relativePos = 0;
 800285a:	79fa      	ldrb	r2, [r7, #7]
 800285c:	4926      	ldr	r1, [pc, #152]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	440b      	add	r3, r1
 8002868:	330c      	adds	r3, #12
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].startDecPos = 0;
 800286e:	79fa      	ldrb	r2, [r7, #7]
 8002870:	4921      	ldr	r1, [pc, #132]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 8002872:	4613      	mov	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	440b      	add	r3, r1
 800287c:	3310      	adds	r3, #16
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].stepsToTake = 0;
 8002882:	79fa      	ldrb	r2, [r7, #7]
 8002884:	491c      	ldr	r1, [pc, #112]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 8002886:	4613      	mov	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	00db      	lsls	r3, r3, #3
 800288e:	440b      	add	r3, r1
 8002890:	3314      	adds	r3, #20
 8002892:	2200      	movs	r2, #0
 8002894:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].speed = 0;
 8002896:	79fa      	ldrb	r2, [r7, #7]
 8002898:	4917      	ldr	r1, [pc, #92]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 800289a:	4613      	mov	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	440b      	add	r3, r1
 80028a4:	3320      	adds	r3, #32
 80028a6:	2200      	movs	r2, #0
 80028a8:	801a      	strh	r2, [r3, #0]
  devicePrm[deviceId].commandExecuted = NO_CMD;
 80028aa:	79fa      	ldrb	r2, [r7, #7]
 80028ac:	4912      	ldr	r1, [pc, #72]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	440b      	add	r3, r1
 80028b8:	3322      	adds	r3, #34	; 0x22
 80028ba:	2203      	movs	r2, #3
 80028bc:	701a      	strb	r2, [r3, #0]
  devicePrm[deviceId].direction = FORWARD;
 80028be:	79fa      	ldrb	r2, [r7, #7]
 80028c0:	490d      	ldr	r1, [pc, #52]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 80028c2:	4613      	mov	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	440b      	add	r3, r1
 80028cc:	3323      	adds	r3, #35	; 0x23
 80028ce:	2201      	movs	r2, #1
 80028d0:	701a      	strb	r2, [r3, #0]
  devicePrm[deviceId].motionState = INACTIVE;
 80028d2:	79fa      	ldrb	r2, [r7, #7]
 80028d4:	4908      	ldr	r1, [pc, #32]	; (80028f8 <L6474_SetDeviceParamsToPredefinedValues+0x138>)
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	00db      	lsls	r3, r3, #3
 80028de:	440b      	add	r3, r1
 80028e0:	3324      	adds	r3, #36	; 0x24
 80028e2:	2208      	movs	r2, #8
 80028e4:	701a      	strb	r2, [r3, #0]
  
  L6474_SetRegisterToPredefinedValues(deviceId);
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f000 f883 	bl	80029f4 <L6474_SetRegisterToPredefinedValues>

}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000894 	.word	0x20000894

080028fc <L6474_SetRegisterToGivenValues>:
 * @param[in] deviceId (from 0 to 2)
 * @param pInitPrm pointer to a structure containing the initial device parameters 
 * @retval None
 **********************************************************/
void L6474_SetRegisterToGivenValues(uint8_t deviceId, L6474_Init_t *pInitPrm)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	6039      	str	r1, [r7, #0]
 8002906:	71fb      	strb	r3, [r7, #7]
  L6474_CmdSetParam(deviceId,
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	2200      	movs	r2, #0
 800290c:	2101      	movs	r1, #1
 800290e:	4618      	mov	r0, r3
 8002910:	f7fe fce4 	bl	80012dc <L6474_CmdSetParam>
                    L6474_ABS_POS,
                    0);
  L6474_CmdSetParam(deviceId,
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	2200      	movs	r2, #0
 8002918:	2102      	movs	r1, #2
 800291a:	4618      	mov	r0, r3
 800291c:	f7fe fcde 	bl	80012dc <L6474_CmdSetParam>
                    L6474_EL_POS,
                    0);
  L6474_CmdSetParam(deviceId,
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	2200      	movs	r2, #0
 8002924:	2103      	movs	r1, #3
 8002926:	4618      	mov	r0, r3
 8002928:	f7fe fcd8 	bl	80012dc <L6474_CmdSetParam>
                    L6474_MARK,
                    0);
  L6474_SetAnalogValue(deviceId,
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	eeb0 0a67 	vmov.f32	s0, s15
 8002938:	2109      	movs	r1, #9
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fa44 	bl	8001dc8 <L6474_SetAnalogValue>
                       L6474_TVAL,
                       pInitPrm->torque_regulation_current_mA);
  L6474_CmdSetParam(deviceId,
                    L6474_T_FAST,
                    (uint8_t) pInitPrm->maximum_fast_decay_time |
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	7d5a      	ldrb	r2, [r3, #21]
                    (uint8_t) pInitPrm->fall_time);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	7d1b      	ldrb	r3, [r3, #20]
  L6474_CmdSetParam(deviceId,
 8002948:	4313      	orrs	r3, r2
 800294a:	b2db      	uxtb	r3, r3
 800294c:	461a      	mov	r2, r3
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	210e      	movs	r1, #14
 8002952:	4618      	mov	r0, r3
 8002954:	f7fe fcc2 	bl	80012dc <L6474_CmdSetParam>
  L6474_SetAnalogValue(deviceId,
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	edd3 7a06 	vldr	s15, [r3, #24]
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	eeb0 0a67 	vmov.f32	s0, s15
 8002964:	210f      	movs	r1, #15
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff fa2e 	bl	8001dc8 <L6474_SetAnalogValue>
                       L6474_TON_MIN,
                       pInitPrm->minimum_ON_time_us);
  L6474_SetAnalogValue(deviceId,
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	eeb0 0a67 	vmov.f32	s0, s15
 8002978:	2110      	movs	r1, #16
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff fa24 	bl	8001dc8 <L6474_SetAnalogValue>
                       L6474_TOFF_MIN,
                       pInitPrm->minimum_OFF_time_us);
  L6474_SetAnalogValue(deviceId,
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	edd3 7a03 	vldr	s15, [r3, #12]
 8002986:	79fb      	ldrb	r3, [r7, #7]
 8002988:	eeb0 0a67 	vmov.f32	s0, s15
 800298c:	2113      	movs	r1, #19
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fa1a 	bl	8001dc8 <L6474_SetAnalogValue>
                       L6474_OCD_TH,
                       pInitPrm->overcurrent_threshold);
  L6474_CmdSetParam(deviceId,
                  L6474_STEP_MODE,
                  (uint8_t) pInitPrm->step_selection |
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	7c9a      	ldrb	r2, [r3, #18]
                  (uint8_t) pInitPrm->sync_selection);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	7cdb      	ldrb	r3, [r3, #19]
  L6474_CmdSetParam(deviceId,
 800299c:	4313      	orrs	r3, r2
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	461a      	mov	r2, r3
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	2116      	movs	r1, #22
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe fc98 	bl	80012dc <L6474_CmdSetParam>
  L6474_CmdSetParam(deviceId,
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029b0:	79fb      	ldrb	r3, [r7, #7]
 80029b2:	2117      	movs	r1, #23
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7fe fc91 	bl	80012dc <L6474_CmdSetParam>
                    L6474_ALARM_EN,
                    pInitPrm->alarm);
  L6474_CmdSetParam(deviceId,
                    L6474_CONFIG,
                    (uint16_t) pInitPrm->clock |
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
                    (uint16_t) pInitPrm->torque_regulation_method |
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	7c5b      	ldrb	r3, [r3, #17]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	b2da      	uxtb	r2, r3
                    (uint16_t) pInitPrm->overcurrent_shutwdown |
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	7c1b      	ldrb	r3, [r3, #16]
                    (uint16_t) pInitPrm->torque_regulation_method |
 80029cc:	4313      	orrs	r3, r2
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	461a      	mov	r2, r3
                    (uint16_t) pInitPrm->slew_rate |
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
                    (uint16_t) pInitPrm->overcurrent_shutwdown |
 80029d6:	4313      	orrs	r3, r2
                    (uint16_t) pInitPrm->target_swicthing_period);
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	8c12      	ldrh	r2, [r2, #32]
                    (uint16_t) pInitPrm->slew_rate |
 80029dc:	4313      	orrs	r3, r2
  L6474_CmdSetParam(deviceId,
 80029de:	461a      	mov	r2, r3
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	2118      	movs	r1, #24
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fe fc79 	bl	80012dc <L6474_CmdSetParam>
  
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <L6474_SetRegisterToPredefinedValues>:
 * from l6474_target_config.h
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_SetRegisterToPredefinedValues(uint8_t deviceId)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4603      	mov	r3, r0
 80029fc:	71fb      	strb	r3, [r7, #7]
  L6474_CmdSetParam(deviceId,
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2101      	movs	r1, #1
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fe fc69 	bl	80012dc <L6474_CmdSetParam>
                    L6474_ABS_POS,
                    0);
  L6474_CmdSetParam(deviceId,
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2102      	movs	r1, #2
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7fe fc63 	bl	80012dc <L6474_CmdSetParam>
                    L6474_EL_POS,
                    0);
  L6474_CmdSetParam(deviceId,
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	2103      	movs	r1, #3
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fe fc5d 	bl	80012dc <L6474_CmdSetParam>
                    L6474_MARK,
                    0);
  switch (deviceId)
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	f000 8094 	beq.w	8002b52 <L6474_SetRegisterToPredefinedValues+0x15e>
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	f300 80d7 	bgt.w	8002bde <L6474_SetRegisterToPredefinedValues+0x1ea>
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <L6474_SetRegisterToPredefinedValues+0x46>
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d046      	beq.n	8002ac6 <L6474_SetRegisterToPredefinedValues+0xd2>
#endif         
      break;
#endif      
    default: ;
  }
}
 8002a38:	e0d1      	b.n	8002bde <L6474_SetRegisterToPredefinedValues+0x1ea>
                        L6474_Tval_Current_to_Par(L6474_CONF_PARAM_TVAL_DEVICE_0));
 8002a3a:	ed9f 0a6b 	vldr	s0, [pc, #428]	; 8002be8 <L6474_SetRegisterToPredefinedValues+0x1f4>
 8002a3e:	f000 fc43 	bl	80032c8 <L6474_Tval_Current_to_Par>
 8002a42:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002a44:	461a      	mov	r2, r3
 8002a46:	79fb      	ldrb	r3, [r7, #7]
 8002a48:	2109      	movs	r1, #9
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fe fc46 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	2235      	movs	r2, #53	; 0x35
 8002a54:	210e      	movs	r1, #14
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fe fc40 	bl	80012dc <L6474_CmdSetParam>
                              L6474_Tmin_Time_to_Par(L6474_CONF_PARAM_TON_MIN_DEVICE_0)
 8002a5c:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8002a60:	f000 fc84 	bl	800336c <L6474_Tmin_Time_to_Par>
 8002a64:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002a66:	461a      	mov	r2, r3
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	210f      	movs	r1, #15
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fe fc35 	bl	80012dc <L6474_CmdSetParam>
                              L6474_Tmin_Time_to_Par(L6474_CONF_PARAM_TOFF_MIN_DEVICE_0));
 8002a72:	eeb3 0a05 	vmov.f32	s0, #53	; 0x41a80000  21.0
 8002a76:	f000 fc79 	bl	800336c <L6474_Tmin_Time_to_Par>
 8002a7a:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	2110      	movs	r1, #16
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe fc2a 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	2205      	movs	r2, #5
 8002a8c:	2113      	movs	r1, #19
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fe fc24 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	228c      	movs	r2, #140	; 0x8c
 8002a98:	2116      	movs	r1, #22
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe fc1e 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	22cf      	movs	r2, #207	; 0xcf
 8002aa4:	2117      	movs	r1, #23
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fe fc18 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	f44f 5232 	mov.w	r2, #11392	; 0x2c80
 8002ab2:	2118      	movs	r1, #24
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fe fc11 	bl	80012dc <L6474_CmdSetParam>
      L6474_SetStopMode(deviceId, L6474_CONF_PARAM_AUTO_HIZ_STOP_DEVICE_0);
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	2100      	movs	r1, #0
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fbea 	bl	8002298 <L6474_SetStopMode>
      break;
 8002ac4:	e08b      	b.n	8002bde <L6474_SetRegisterToPredefinedValues+0x1ea>
                        L6474_Tval_Current_to_Par(L6474_CONF_PARAM_TVAL_DEVICE_1));
 8002ac6:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8002be8 <L6474_SetRegisterToPredefinedValues+0x1f4>
 8002aca:	f000 fbfd 	bl	80032c8 <L6474_Tval_Current_to_Par>
 8002ace:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	2109      	movs	r1, #9
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fe fc00 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	2235      	movs	r2, #53	; 0x35
 8002ae0:	210e      	movs	r1, #14
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fe fbfa 	bl	80012dc <L6474_CmdSetParam>
                        L6474_Tmin_Time_to_Par(L6474_CONF_PARAM_TON_MIN_DEVICE_1));
 8002ae8:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8002aec:	f000 fc3e 	bl	800336c <L6474_Tmin_Time_to_Par>
 8002af0:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002af2:	461a      	mov	r2, r3
 8002af4:	79fb      	ldrb	r3, [r7, #7]
 8002af6:	210f      	movs	r1, #15
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fe fbef 	bl	80012dc <L6474_CmdSetParam>
                        L6474_Tmin_Time_to_Par(L6474_CONF_PARAM_TOFF_MIN_DEVICE_1));
 8002afe:	eeb3 0a05 	vmov.f32	s0, #53	; 0x41a80000  21.0
 8002b02:	f000 fc33 	bl	800336c <L6474_Tmin_Time_to_Par>
 8002b06:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002b08:	461a      	mov	r2, r3
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	2110      	movs	r1, #16
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe fbe4 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	2205      	movs	r2, #5
 8002b18:	2113      	movs	r1, #19
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fe fbde 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	228c      	movs	r2, #140	; 0x8c
 8002b24:	2116      	movs	r1, #22
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fe fbd8 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	22cf      	movs	r2, #207	; 0xcf
 8002b30:	2117      	movs	r1, #23
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fe fbd2 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	f44f 5232 	mov.w	r2, #11392	; 0x2c80
 8002b3e:	2118      	movs	r1, #24
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7fe fbcb 	bl	80012dc <L6474_CmdSetParam>
      L6474_SetStopMode(deviceId, L6474_CONF_PARAM_AUTO_HIZ_STOP_DEVICE_1);
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	2100      	movs	r1, #0
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff fba4 	bl	8002298 <L6474_SetStopMode>
      break;
 8002b50:	e045      	b.n	8002bde <L6474_SetRegisterToPredefinedValues+0x1ea>
                        L6474_Tval_Current_to_Par(L6474_CONF_PARAM_TVAL_DEVICE_2));
 8002b52:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8002be8 <L6474_SetRegisterToPredefinedValues+0x1f4>
 8002b56:	f000 fbb7 	bl	80032c8 <L6474_Tval_Current_to_Par>
 8002b5a:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	2109      	movs	r1, #9
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7fe fbba 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	2235      	movs	r2, #53	; 0x35
 8002b6c:	210e      	movs	r1, #14
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fe fbb4 	bl	80012dc <L6474_CmdSetParam>
                        L6474_Tmin_Time_to_Par(L6474_CONF_PARAM_TON_MIN_DEVICE_2));
 8002b74:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8002b78:	f000 fbf8 	bl	800336c <L6474_Tmin_Time_to_Par>
 8002b7c:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002b7e:	461a      	mov	r2, r3
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	210f      	movs	r1, #15
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fe fba9 	bl	80012dc <L6474_CmdSetParam>
                        L6474_Tmin_Time_to_Par(L6474_CONF_PARAM_TOFF_MIN_DEVICE_2));
 8002b8a:	eeb3 0a05 	vmov.f32	s0, #53	; 0x41a80000  21.0
 8002b8e:	f000 fbed 	bl	800336c <L6474_Tmin_Time_to_Par>
 8002b92:	4603      	mov	r3, r0
      L6474_CmdSetParam(deviceId,
 8002b94:	461a      	mov	r2, r3
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	2110      	movs	r1, #16
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe fb9e 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	2205      	movs	r2, #5
 8002ba4:	2113      	movs	r1, #19
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7fe fb98 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	228c      	movs	r2, #140	; 0x8c
 8002bb0:	2116      	movs	r1, #22
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fe fb92 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	22cf      	movs	r2, #207	; 0xcf
 8002bbc:	2117      	movs	r1, #23
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe fb8c 	bl	80012dc <L6474_CmdSetParam>
      L6474_CmdSetParam(deviceId,
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	f44f 5232 	mov.w	r2, #11392	; 0x2c80
 8002bca:	2118      	movs	r1, #24
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7fe fb85 	bl	80012dc <L6474_CmdSetParam>
      L6474_SetStopMode(deviceId, L6474_CONF_PARAM_AUTO_HIZ_STOP_DEVICE_2);
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff fb5e 	bl	8002298 <L6474_SetStopMode>
      break;
 8002bdc:	bf00      	nop
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	44480000 	.word	0x44480000

08002bec <L6474_StartMovement>:
 * and enable the power bridge
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_StartMovement(uint8_t deviceId)  
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]
  /* Enable L6474 powerstage */
  L6474_CmdEnable(deviceId);
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7fe f9d9 	bl	8000fb0 <L6474_CmdEnable>
  if (devicePrm[deviceId].endAccPos != 0)
 8002bfe:	79fa      	ldrb	r2, [r7, #7]
 8002c00:	4922      	ldr	r1, [pc, #136]	; (8002c8c <L6474_StartMovement+0xa0>)
 8002c02:	4613      	mov	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	00db      	lsls	r3, r3, #3
 8002c0a:	440b      	add	r3, r1
 8002c0c:	3308      	adds	r3, #8
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d00a      	beq.n	8002c2a <L6474_StartMovement+0x3e>
  {
    devicePrm[deviceId].motionState = ACCELERATING;
 8002c14:	79fa      	ldrb	r2, [r7, #7]
 8002c16:	491d      	ldr	r1, [pc, #116]	; (8002c8c <L6474_StartMovement+0xa0>)
 8002c18:	4613      	mov	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	440b      	add	r3, r1
 8002c22:	3324      	adds	r3, #36	; 0x24
 8002c24:	2200      	movs	r2, #0
 8002c26:	701a      	strb	r2, [r3, #0]
 8002c28:	e009      	b.n	8002c3e <L6474_StartMovement+0x52>
  }
  else
  {
    devicePrm[deviceId].motionState = DECELERATING;    
 8002c2a:	79fa      	ldrb	r2, [r7, #7]
 8002c2c:	4917      	ldr	r1, [pc, #92]	; (8002c8c <L6474_StartMovement+0xa0>)
 8002c2e:	4613      	mov	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	4413      	add	r3, r2
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	440b      	add	r3, r1
 8002c38:	3324      	adds	r3, #36	; 0x24
 8002c3a:	2202      	movs	r2, #2
 8002c3c:	701a      	strb	r2, [r3, #0]
  }
  devicePrm[deviceId].accu = 0;
 8002c3e:	79fa      	ldrb	r2, [r7, #7]
 8002c40:	4912      	ldr	r1, [pc, #72]	; (8002c8c <L6474_StartMovement+0xa0>)
 8002c42:	4613      	mov	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	00db      	lsls	r3, r3, #3
 8002c4a:	440b      	add	r3, r1
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
  devicePrm[deviceId].relativePos = 0;
 8002c50:	79fa      	ldrb	r2, [r7, #7]
 8002c52:	490e      	ldr	r1, [pc, #56]	; (8002c8c <L6474_StartMovement+0xa0>)
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	00db      	lsls	r3, r3, #3
 8002c5c:	440b      	add	r3, r1
 8002c5e:	330c      	adds	r3, #12
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
  L6474_ApplySpeed(deviceId, devicePrm[deviceId].minSpeed);
 8002c64:	79fa      	ldrb	r2, [r7, #7]
 8002c66:	4909      	ldr	r1, [pc, #36]	; (8002c8c <L6474_StartMovement+0xa0>)
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	440b      	add	r3, r1
 8002c72:	331e      	adds	r3, #30
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	79fb      	ldrb	r3, [r7, #7]
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fb5f 	bl	8002340 <L6474_ApplySpeed>
}
 8002c82:	bf00      	nop
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20000894 	.word	0x20000894

08002c90 <L6474_StepClockHandler>:
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 * @note Must only be called by the timer ISR
 **********************************************************/
void L6474_StepClockHandler(uint8_t deviceId)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08c      	sub	sp, #48	; 0x30
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	71fb      	strb	r3, [r7, #7]
  /* Set isr flag */
  isrFlag = TRUE;
 8002c9a:	4b96      	ldr	r3, [pc, #600]	; (8002ef4 <L6474_StepClockHandler+0x264>)
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	701a      	strb	r2, [r3, #0]
  
  /* Incrementation of the relative position */
  devicePrm[deviceId].relativePos++;
 8002ca0:	79fa      	ldrb	r2, [r7, #7]
 8002ca2:	4995      	ldr	r1, [pc, #596]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	4413      	add	r3, r2
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	440b      	add	r3, r1
 8002cae:	330c      	adds	r3, #12
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	1c59      	adds	r1, r3, #1
 8002cb4:	4890      	ldr	r0, [pc, #576]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	4403      	add	r3, r0
 8002cc0:	330c      	adds	r3, #12
 8002cc2:	6019      	str	r1, [r3, #0]

  switch (devicePrm[deviceId].motionState) 
 8002cc4:	79fa      	ldrb	r2, [r7, #7]
 8002cc6:	498c      	ldr	r1, [pc, #560]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002cc8:	4613      	mov	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	440b      	add	r3, r1
 8002cd2:	3324      	adds	r3, #36	; 0x24
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b03      	cmp	r3, #3
 8002cda:	f000 810f 	beq.w	8002efc <L6474_StepClockHandler+0x26c>
 8002cde:	2b03      	cmp	r3, #3
 8002ce0:	f300 82a4 	bgt.w	800322c <L6474_StepClockHandler+0x59c>
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <L6474_StepClockHandler+0x60>
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	f000 819b 	beq.w	8003024 <L6474_StepClockHandler+0x394>
      }
      break;
    }
    default: 
    {
      break;
 8002cee:	e29d      	b.n	800322c <L6474_StepClockHandler+0x59c>
        uint32_t relPos = devicePrm[deviceId].relativePos;
 8002cf0:	79fa      	ldrb	r2, [r7, #7]
 8002cf2:	4981      	ldr	r1, [pc, #516]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	440b      	add	r3, r1
 8002cfe:	330c      	adds	r3, #12
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	617b      	str	r3, [r7, #20]
        uint32_t endAccPos = devicePrm[deviceId].endAccPos;
 8002d04:	79fa      	ldrb	r2, [r7, #7]
 8002d06:	497c      	ldr	r1, [pc, #496]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002d08:	4613      	mov	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	440b      	add	r3, r1
 8002d12:	3308      	adds	r3, #8
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	613b      	str	r3, [r7, #16]
        uint16_t speed = devicePrm[deviceId].speed;
 8002d18:	79fa      	ldrb	r2, [r7, #7]
 8002d1a:	4977      	ldr	r1, [pc, #476]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	440b      	add	r3, r1
 8002d26:	3320      	adds	r3, #32
 8002d28:	881b      	ldrh	r3, [r3, #0]
 8002d2a:	85fb      	strh	r3, [r7, #46]	; 0x2e
        uint32_t acc = ((uint32_t)devicePrm[deviceId].acceleration << 16);
 8002d2c:	79fa      	ldrb	r2, [r7, #7]
 8002d2e:	4972      	ldr	r1, [pc, #456]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	440b      	add	r3, r1
 8002d3a:	3318      	adds	r3, #24
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	041b      	lsls	r3, r3, #16
 8002d42:	60fb      	str	r3, [r7, #12]
        if ((devicePrm[deviceId].commandExecuted == SOFT_STOP_CMD)||
 8002d44:	79fa      	ldrb	r2, [r7, #7]
 8002d46:	496c      	ldr	r1, [pc, #432]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002d48:	4613      	mov	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	440b      	add	r3, r1
 8002d52:	3322      	adds	r3, #34	; 0x22
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d017      	beq.n	8002d8c <L6474_StepClockHandler+0xfc>
            ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&  
 8002d5c:	79fa      	ldrb	r2, [r7, #7]
 8002d5e:	4966      	ldr	r1, [pc, #408]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	440b      	add	r3, r1
 8002d6a:	3322      	adds	r3, #34	; 0x22
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	b2db      	uxtb	r3, r3
        if ((devicePrm[deviceId].commandExecuted == SOFT_STOP_CMD)||
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d01f      	beq.n	8002db4 <L6474_StepClockHandler+0x124>
             (relPos == devicePrm[deviceId].startDecPos)))
 8002d74:	79fa      	ldrb	r2, [r7, #7]
 8002d76:	4960      	ldr	r1, [pc, #384]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002d78:	4613      	mov	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	440b      	add	r3, r1
 8002d82:	3310      	adds	r3, #16
 8002d84:	681b      	ldr	r3, [r3, #0]
            ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&  
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d113      	bne.n	8002db4 <L6474_StepClockHandler+0x124>
          devicePrm[deviceId].motionState = DECELERATING;
 8002d8c:	79fa      	ldrb	r2, [r7, #7]
 8002d8e:	495a      	ldr	r1, [pc, #360]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002d90:	4613      	mov	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	440b      	add	r3, r1
 8002d9a:	3324      	adds	r3, #36	; 0x24
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	701a      	strb	r2, [r3, #0]
          devicePrm[deviceId].accu = 0;
 8002da0:	79fa      	ldrb	r2, [r7, #7]
 8002da2:	4955      	ldr	r1, [pc, #340]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002da4:	4613      	mov	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	440b      	add	r3, r1
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	e09e      	b.n	8002ef2 <L6474_StepClockHandler+0x262>
        else if ((speed >= devicePrm[deviceId].maxSpeed)||
 8002db4:	79fa      	ldrb	r2, [r7, #7]
 8002db6:	4950      	ldr	r1, [pc, #320]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	440b      	add	r3, r1
 8002dc2:	331c      	adds	r3, #28
 8002dc4:	881b      	ldrh	r3, [r3, #0]
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d20f      	bcs.n	8002dee <L6474_StepClockHandler+0x15e>
                 ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&
 8002dce:	79fa      	ldrb	r2, [r7, #7]
 8002dd0:	4949      	ldr	r1, [pc, #292]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4413      	add	r3, r2
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	440b      	add	r3, r1
 8002ddc:	3322      	adds	r3, #34	; 0x22
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	b2db      	uxtb	r3, r3
        else if ((speed >= devicePrm[deviceId].maxSpeed)||
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00e      	beq.n	8002e04 <L6474_StepClockHandler+0x174>
                 ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d10a      	bne.n	8002e04 <L6474_StepClockHandler+0x174>
          devicePrm[deviceId].motionState = STEADY;
 8002dee:	79fa      	ldrb	r2, [r7, #7]
 8002df0:	4941      	ldr	r1, [pc, #260]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002df2:	4613      	mov	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4413      	add	r3, r2
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	440b      	add	r3, r1
 8002dfc:	3324      	adds	r3, #36	; 0x24
 8002dfe:	2203      	movs	r2, #3
 8002e00:	701a      	strb	r2, [r3, #0]
 8002e02:	e076      	b.n	8002ef2 <L6474_StepClockHandler+0x262>
          bool speedUpdated = FALSE;
 8002e04:	2300      	movs	r3, #0
 8002e06:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          if (speed == 0) speed =1;
 8002e0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <L6474_StepClockHandler+0x184>
 8002e10:	2301      	movs	r3, #1
 8002e12:	85fb      	strh	r3, [r7, #46]	; 0x2e
          devicePrm[deviceId].accu += acc / speed;
 8002e14:	79fa      	ldrb	r2, [r7, #7]
 8002e16:	4938      	ldr	r1, [pc, #224]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	440b      	add	r3, r1
 8002e22:	6819      	ldr	r1, [r3, #0]
 8002e24:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2c:	79fa      	ldrb	r2, [r7, #7]
 8002e2e:	4419      	add	r1, r3
 8002e30:	4831      	ldr	r0, [pc, #196]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	4403      	add	r3, r0
 8002e3c:	6019      	str	r1, [r3, #0]
          while (devicePrm[deviceId].accu >= (0X10000L))
 8002e3e:	e017      	b.n	8002e70 <L6474_StepClockHandler+0x1e0>
            devicePrm[deviceId].accu -= (0X10000L);
 8002e40:	79fa      	ldrb	r2, [r7, #7]
 8002e42:	492d      	ldr	r1, [pc, #180]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002e44:	4613      	mov	r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	4413      	add	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	440b      	add	r3, r1
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	79fa      	ldrb	r2, [r7, #7]
 8002e52:	f5a3 3180 	sub.w	r1, r3, #65536	; 0x10000
 8002e56:	4828      	ldr	r0, [pc, #160]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002e58:	4613      	mov	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	4413      	add	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	4403      	add	r3, r0
 8002e62:	6019      	str	r1, [r3, #0]
            speed +=1;
 8002e64:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002e66:	3301      	adds	r3, #1
 8002e68:	85fb      	strh	r3, [r7, #46]	; 0x2e
            speedUpdated = TRUE;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          while (devicePrm[deviceId].accu >= (0X10000L))
 8002e70:	79fa      	ldrb	r2, [r7, #7]
 8002e72:	4921      	ldr	r1, [pc, #132]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002e74:	4613      	mov	r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	4413      	add	r3, r2
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	440b      	add	r3, r1
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e84:	d2dc      	bcs.n	8002e40 <L6474_StepClockHandler+0x1b0>
          if (speedUpdated)
 8002e86:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 81d0 	beq.w	8003230 <L6474_StepClockHandler+0x5a0>
            if (speed > devicePrm[deviceId].maxSpeed)
 8002e90:	79fa      	ldrb	r2, [r7, #7]
 8002e92:	4919      	ldr	r1, [pc, #100]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002e94:	4613      	mov	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	440b      	add	r3, r1
 8002e9e:	331c      	adds	r3, #28
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d909      	bls.n	8002ebe <L6474_StepClockHandler+0x22e>
              speed = devicePrm[deviceId].maxSpeed;
 8002eaa:	79fa      	ldrb	r2, [r7, #7]
 8002eac:	4912      	ldr	r1, [pc, #72]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002eae:	4613      	mov	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4413      	add	r3, r2
 8002eb4:	00db      	lsls	r3, r3, #3
 8002eb6:	440b      	add	r3, r1
 8002eb8:	331c      	adds	r3, #28
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	85fb      	strh	r3, [r7, #46]	; 0x2e
            devicePrm[deviceId].speed = speed;
 8002ebe:	79fa      	ldrb	r2, [r7, #7]
 8002ec0:	490d      	ldr	r1, [pc, #52]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	00db      	lsls	r3, r3, #3
 8002eca:	440b      	add	r3, r1
 8002ecc:	3320      	adds	r3, #32
 8002ece:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002ed0:	801a      	strh	r2, [r3, #0]
            L6474_ApplySpeed(deviceId, devicePrm[deviceId].speed);
 8002ed2:	79fa      	ldrb	r2, [r7, #7]
 8002ed4:	4908      	ldr	r1, [pc, #32]	; (8002ef8 <L6474_StepClockHandler+0x268>)
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	440b      	add	r3, r1
 8002ee0:	3320      	adds	r3, #32
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	4611      	mov	r1, r2
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff fa28 	bl	8002340 <L6474_ApplySpeed>
        break;
 8002ef0:	e19e      	b.n	8003230 <L6474_StepClockHandler+0x5a0>
 8002ef2:	e19d      	b.n	8003230 <L6474_StepClockHandler+0x5a0>
 8002ef4:	20000891 	.word	0x20000891
 8002ef8:	20000894 	.word	0x20000894
      uint16_t maxSpeed = devicePrm[deviceId].maxSpeed;
 8002efc:	79fa      	ldrb	r2, [r7, #7]
 8002efe:	499c      	ldr	r1, [pc, #624]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002f00:	4613      	mov	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4413      	add	r3, r2
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	440b      	add	r3, r1
 8002f0a:	331c      	adds	r3, #28
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	84fb      	strh	r3, [r7, #38]	; 0x26
      uint32_t relativePos = devicePrm[deviceId].relativePos;
 8002f10:	79fa      	ldrb	r2, [r7, #7]
 8002f12:	4997      	ldr	r1, [pc, #604]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002f14:	4613      	mov	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	440b      	add	r3, r1
 8002f1e:	330c      	adds	r3, #12
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	623b      	str	r3, [r7, #32]
      if  ((devicePrm[deviceId].commandExecuted == SOFT_STOP_CMD)||
 8002f24:	79fa      	ldrb	r2, [r7, #7]
 8002f26:	4992      	ldr	r1, [pc, #584]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	440b      	add	r3, r1
 8002f32:	3322      	adds	r3, #34	; 0x22
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d030      	beq.n	8002f9e <L6474_StepClockHandler+0x30e>
           ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&
 8002f3c:	79fa      	ldrb	r2, [r7, #7]
 8002f3e:	498c      	ldr	r1, [pc, #560]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002f40:	4613      	mov	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4413      	add	r3, r2
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	440b      	add	r3, r1
 8002f4a:	3322      	adds	r3, #34	; 0x22
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	b2db      	uxtb	r3, r3
      if  ((devicePrm[deviceId].commandExecuted == SOFT_STOP_CMD)||
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00b      	beq.n	8002f6c <L6474_StepClockHandler+0x2dc>
            (relativePos >= (devicePrm[deviceId].startDecPos))) ||
 8002f54:	79fa      	ldrb	r2, [r7, #7]
 8002f56:	4986      	ldr	r1, [pc, #536]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	440b      	add	r3, r1
 8002f62:	3310      	adds	r3, #16
 8002f64:	681b      	ldr	r3, [r3, #0]
           ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&
 8002f66:	6a3a      	ldr	r2, [r7, #32]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d218      	bcs.n	8002f9e <L6474_StepClockHandler+0x30e>
           ((devicePrm[deviceId].commandExecuted == RUN_CMD)&&
 8002f6c:	79fa      	ldrb	r2, [r7, #7]
 8002f6e:	4980      	ldr	r1, [pc, #512]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	440b      	add	r3, r1
 8002f7a:	3322      	adds	r3, #34	; 0x22
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	b2db      	uxtb	r3, r3
            (relativePos >= (devicePrm[deviceId].startDecPos))) ||
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d120      	bne.n	8002fc6 <L6474_StepClockHandler+0x336>
            (devicePrm[deviceId].speed > maxSpeed)))
 8002f84:	79fa      	ldrb	r2, [r7, #7]
 8002f86:	497a      	ldr	r1, [pc, #488]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002f88:	4613      	mov	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	440b      	add	r3, r1
 8002f92:	3320      	adds	r3, #32
 8002f94:	881b      	ldrh	r3, [r3, #0]
 8002f96:	b29b      	uxth	r3, r3
           ((devicePrm[deviceId].commandExecuted == RUN_CMD)&&
 8002f98:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d213      	bcs.n	8002fc6 <L6474_StepClockHandler+0x336>
        devicePrm[deviceId].motionState = DECELERATING;
 8002f9e:	79fa      	ldrb	r2, [r7, #7]
 8002fa0:	4973      	ldr	r1, [pc, #460]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	440b      	add	r3, r1
 8002fac:	3324      	adds	r3, #36	; 0x24
 8002fae:	2202      	movs	r2, #2
 8002fb0:	701a      	strb	r2, [r3, #0]
        devicePrm[deviceId].accu = 0;
 8002fb2:	79fa      	ldrb	r2, [r7, #7]
 8002fb4:	496e      	ldr	r1, [pc, #440]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	440b      	add	r3, r1
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]
      break;
 8002fc4:	e136      	b.n	8003234 <L6474_StepClockHandler+0x5a4>
      else if ((devicePrm[deviceId].commandExecuted == RUN_CMD)&&
 8002fc6:	79fa      	ldrb	r2, [r7, #7]
 8002fc8:	4969      	ldr	r1, [pc, #420]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002fca:	4613      	mov	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	440b      	add	r3, r1
 8002fd4:	3322      	adds	r3, #34	; 0x22
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f040 812a 	bne.w	8003234 <L6474_StepClockHandler+0x5a4>
               (devicePrm[deviceId].speed < maxSpeed))
 8002fe0:	79fa      	ldrb	r2, [r7, #7]
 8002fe2:	4963      	ldr	r1, [pc, #396]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	440b      	add	r3, r1
 8002fee:	3320      	adds	r3, #32
 8002ff0:	881b      	ldrh	r3, [r3, #0]
 8002ff2:	b29b      	uxth	r3, r3
      else if ((devicePrm[deviceId].commandExecuted == RUN_CMD)&&
 8002ff4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	f240 811c 	bls.w	8003234 <L6474_StepClockHandler+0x5a4>
        devicePrm[deviceId].motionState = ACCELERATING;
 8002ffc:	79fa      	ldrb	r2, [r7, #7]
 8002ffe:	495c      	ldr	r1, [pc, #368]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003000:	4613      	mov	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	440b      	add	r3, r1
 800300a:	3324      	adds	r3, #36	; 0x24
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
        devicePrm[deviceId].accu = 0;
 8003010:	79fa      	ldrb	r2, [r7, #7]
 8003012:	4957      	ldr	r1, [pc, #348]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003014:	4613      	mov	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	440b      	add	r3, r1
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]
      break;
 8003022:	e107      	b.n	8003234 <L6474_StepClockHandler+0x5a4>
      uint32_t relativePos = devicePrm[deviceId].relativePos;
 8003024:	79fa      	ldrb	r2, [r7, #7]
 8003026:	4952      	ldr	r1, [pc, #328]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	440b      	add	r3, r1
 8003032:	330c      	adds	r3, #12
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	61fb      	str	r3, [r7, #28]
      uint16_t speed = devicePrm[deviceId].speed;
 8003038:	79fa      	ldrb	r2, [r7, #7]
 800303a:	494d      	ldr	r1, [pc, #308]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 800303c:	4613      	mov	r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	4413      	add	r3, r2
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	440b      	add	r3, r1
 8003046:	3320      	adds	r3, #32
 8003048:	881b      	ldrh	r3, [r3, #0]
 800304a:	857b      	strh	r3, [r7, #42]	; 0x2a
      uint32_t deceleration = ((uint32_t)devicePrm[deviceId].deceleration << 16);
 800304c:	79fa      	ldrb	r2, [r7, #7]
 800304e:	4948      	ldr	r1, [pc, #288]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	440b      	add	r3, r1
 800305a:	331a      	adds	r3, #26
 800305c:	881b      	ldrh	r3, [r3, #0]
 800305e:	b29b      	uxth	r3, r3
 8003060:	041b      	lsls	r3, r3, #16
 8003062:	61bb      	str	r3, [r7, #24]
      if (((devicePrm[deviceId].commandExecuted == SOFT_STOP_CMD)&&(speed <=  devicePrm[deviceId].minSpeed))||
 8003064:	79fa      	ldrb	r2, [r7, #7]
 8003066:	4942      	ldr	r1, [pc, #264]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003068:	4613      	mov	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	440b      	add	r3, r1
 8003072:	3322      	adds	r3, #34	; 0x22
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d10c      	bne.n	8003096 <L6474_StepClockHandler+0x406>
 800307c:	79fa      	ldrb	r2, [r7, #7]
 800307e:	493c      	ldr	r1, [pc, #240]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	440b      	add	r3, r1
 800308a:	331e      	adds	r3, #30
 800308c:	881b      	ldrh	r3, [r3, #0]
 800308e:	b29b      	uxth	r3, r3
 8003090:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8003092:	429a      	cmp	r2, r3
 8003094:	d917      	bls.n	80030c6 <L6474_StepClockHandler+0x436>
          ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&
 8003096:	79fa      	ldrb	r2, [r7, #7]
 8003098:	4935      	ldr	r1, [pc, #212]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	440b      	add	r3, r1
 80030a4:	3322      	adds	r3, #34	; 0x22
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	b2db      	uxtb	r3, r3
      if (((devicePrm[deviceId].commandExecuted == SOFT_STOP_CMD)&&(speed <=  devicePrm[deviceId].minSpeed))||
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d010      	beq.n	80030d0 <L6474_StepClockHandler+0x440>
           (relativePos >= devicePrm[deviceId].stepsToTake)))
 80030ae:	79fa      	ldrb	r2, [r7, #7]
 80030b0:	492f      	ldr	r1, [pc, #188]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	440b      	add	r3, r1
 80030bc:	3314      	adds	r3, #20
 80030be:	681b      	ldr	r3, [r3, #0]
          ((devicePrm[deviceId].commandExecuted != RUN_CMD)&&
 80030c0:	69fa      	ldr	r2, [r7, #28]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d304      	bcc.n	80030d0 <L6474_StepClockHandler+0x440>
        L6474_HardStop(deviceId);
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7fe fc8d 	bl	80019e8 <L6474_HardStop>
 80030ce:	e0ac      	b.n	800322a <L6474_StepClockHandler+0x59a>
      else if ((devicePrm[deviceId].commandExecuted == RUN_CMD)&&
 80030d0:	79fa      	ldrb	r2, [r7, #7]
 80030d2:	4927      	ldr	r1, [pc, #156]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 80030d4:	4613      	mov	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	4413      	add	r3, r2
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	440b      	add	r3, r1
 80030de:	3322      	adds	r3, #34	; 0x22
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d117      	bne.n	8003118 <L6474_StepClockHandler+0x488>
               (speed <= devicePrm[deviceId].maxSpeed))
 80030e8:	79fa      	ldrb	r2, [r7, #7]
 80030ea:	4921      	ldr	r1, [pc, #132]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 80030ec:	4613      	mov	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	440b      	add	r3, r1
 80030f6:	331c      	adds	r3, #28
 80030f8:	881b      	ldrh	r3, [r3, #0]
 80030fa:	b29b      	uxth	r3, r3
      else if ((devicePrm[deviceId].commandExecuted == RUN_CMD)&&
 80030fc:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80030fe:	429a      	cmp	r2, r3
 8003100:	d80a      	bhi.n	8003118 <L6474_StepClockHandler+0x488>
        devicePrm[deviceId].motionState = STEADY;
 8003102:	79fa      	ldrb	r2, [r7, #7]
 8003104:	491a      	ldr	r1, [pc, #104]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003106:	4613      	mov	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	440b      	add	r3, r1
 8003110:	3324      	adds	r3, #36	; 0x24
 8003112:	2203      	movs	r2, #3
 8003114:	701a      	strb	r2, [r3, #0]
 8003116:	e088      	b.n	800322a <L6474_StepClockHandler+0x59a>
        if (speed > devicePrm[deviceId].minSpeed)
 8003118:	79fa      	ldrb	r2, [r7, #7]
 800311a:	4915      	ldr	r1, [pc, #84]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 800311c:	4613      	mov	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	440b      	add	r3, r1
 8003126:	331e      	adds	r3, #30
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	b29b      	uxth	r3, r3
 800312c:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800312e:	429a      	cmp	r2, r3
 8003130:	f240 8082 	bls.w	8003238 <L6474_StepClockHandler+0x5a8>
          bool speedUpdated = FALSE;
 8003134:	2300      	movs	r3, #0
 8003136:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
          if (speed == 0) speed =1;
 800313a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <L6474_StepClockHandler+0x4b4>
 8003140:	2301      	movs	r3, #1
 8003142:	857b      	strh	r3, [r7, #42]	; 0x2a
          devicePrm[deviceId].accu += deceleration / speed;
 8003144:	79fa      	ldrb	r2, [r7, #7]
 8003146:	490a      	ldr	r1, [pc, #40]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003148:	4613      	mov	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	4413      	add	r3, r2
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	440b      	add	r3, r1
 8003152:	6819      	ldr	r1, [r3, #0]
 8003154:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	fbb2 f3f3 	udiv	r3, r2, r3
 800315c:	79fa      	ldrb	r2, [r7, #7]
 800315e:	4419      	add	r1, r3
 8003160:	4803      	ldr	r0, [pc, #12]	; (8003170 <L6474_StepClockHandler+0x4e0>)
 8003162:	4613      	mov	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	4403      	add	r3, r0
 800316c:	6019      	str	r1, [r3, #0]
          while (devicePrm[deviceId].accu >= (0X10000L))
 800316e:	e01c      	b.n	80031aa <L6474_StepClockHandler+0x51a>
 8003170:	20000894 	.word	0x20000894
            devicePrm[deviceId].accu -= (0X10000L);
 8003174:	79fa      	ldrb	r2, [r7, #7]
 8003176:	4934      	ldr	r1, [pc, #208]	; (8003248 <L6474_StepClockHandler+0x5b8>)
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	440b      	add	r3, r1
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	79fa      	ldrb	r2, [r7, #7]
 8003186:	f5a3 3180 	sub.w	r1, r3, #65536	; 0x10000
 800318a:	482f      	ldr	r0, [pc, #188]	; (8003248 <L6474_StepClockHandler+0x5b8>)
 800318c:	4613      	mov	r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	4413      	add	r3, r2
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	4403      	add	r3, r0
 8003196:	6019      	str	r1, [r3, #0]
            if (speed > 1)
 8003198:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800319a:	2b01      	cmp	r3, #1
 800319c:	d902      	bls.n	80031a4 <L6474_StepClockHandler+0x514>
              speed -=1;
 800319e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80031a0:	3b01      	subs	r3, #1
 80031a2:	857b      	strh	r3, [r7, #42]	; 0x2a
            speedUpdated = TRUE;
 80031a4:	2301      	movs	r3, #1
 80031a6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
          while (devicePrm[deviceId].accu >= (0X10000L))
 80031aa:	79fa      	ldrb	r2, [r7, #7]
 80031ac:	4926      	ldr	r1, [pc, #152]	; (8003248 <L6474_StepClockHandler+0x5b8>)
 80031ae:	4613      	mov	r3, r2
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	4413      	add	r3, r2
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	440b      	add	r3, r1
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031be:	d2d9      	bcs.n	8003174 <L6474_StepClockHandler+0x4e4>
          if (speedUpdated)
 80031c0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d037      	beq.n	8003238 <L6474_StepClockHandler+0x5a8>
            if (speed < devicePrm[deviceId].minSpeed)
 80031c8:	79fa      	ldrb	r2, [r7, #7]
 80031ca:	491f      	ldr	r1, [pc, #124]	; (8003248 <L6474_StepClockHandler+0x5b8>)
 80031cc:	4613      	mov	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	00db      	lsls	r3, r3, #3
 80031d4:	440b      	add	r3, r1
 80031d6:	331e      	adds	r3, #30
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	b29b      	uxth	r3, r3
 80031dc:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80031de:	429a      	cmp	r2, r3
 80031e0:	d209      	bcs.n	80031f6 <L6474_StepClockHandler+0x566>
              speed = devicePrm[deviceId].minSpeed;
 80031e2:	79fa      	ldrb	r2, [r7, #7]
 80031e4:	4918      	ldr	r1, [pc, #96]	; (8003248 <L6474_StepClockHandler+0x5b8>)
 80031e6:	4613      	mov	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	440b      	add	r3, r1
 80031f0:	331e      	adds	r3, #30
 80031f2:	881b      	ldrh	r3, [r3, #0]
 80031f4:	857b      	strh	r3, [r7, #42]	; 0x2a
            devicePrm[deviceId].speed = speed;
 80031f6:	79fa      	ldrb	r2, [r7, #7]
 80031f8:	4913      	ldr	r1, [pc, #76]	; (8003248 <L6474_StepClockHandler+0x5b8>)
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	440b      	add	r3, r1
 8003204:	3320      	adds	r3, #32
 8003206:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8003208:	801a      	strh	r2, [r3, #0]
            L6474_ApplySpeed(deviceId, devicePrm[deviceId].speed);
 800320a:	79fa      	ldrb	r2, [r7, #7]
 800320c:	490e      	ldr	r1, [pc, #56]	; (8003248 <L6474_StepClockHandler+0x5b8>)
 800320e:	4613      	mov	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	440b      	add	r3, r1
 8003218:	3320      	adds	r3, #32
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	b29a      	uxth	r2, r3
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	4611      	mov	r1, r2
 8003222:	4618      	mov	r0, r3
 8003224:	f7ff f88c 	bl	8002340 <L6474_ApplySpeed>
      break;
 8003228:	e006      	b.n	8003238 <L6474_StepClockHandler+0x5a8>
 800322a:	e005      	b.n	8003238 <L6474_StepClockHandler+0x5a8>
      break;
 800322c:	bf00      	nop
 800322e:	e004      	b.n	800323a <L6474_StepClockHandler+0x5aa>
        break;
 8003230:	bf00      	nop
 8003232:	e002      	b.n	800323a <L6474_StepClockHandler+0x5aa>
      break;
 8003234:	bf00      	nop
 8003236:	e000      	b.n	800323a <L6474_StepClockHandler+0x5aa>
      break;
 8003238:	bf00      	nop
    }
  }  
  /* Set isr flag */
  isrFlag = FALSE;
 800323a:	4b04      	ldr	r3, [pc, #16]	; (800324c <L6474_StepClockHandler+0x5bc>)
 800323c:	2200      	movs	r2, #0
 800323e:	701a      	strb	r2, [r3, #0]
}
 8003240:	bf00      	nop
 8003242:	3730      	adds	r7, #48	; 0x30
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	20000894 	.word	0x20000894
 800324c:	20000891 	.word	0x20000891

08003250 <L6474_Ocd_Th_to_Par>:
 * @brief Converts mA in compatible values for OCD_TH register
 * @param[in] Tval
 * @retval OCD_TH values
 **********************************************************/
inline uint8_t L6474_Ocd_Th_to_Par(float Tval)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)(((Tval - 375)*0.002666f)+0.5f));
 800325a:	edd7 7a01 	vldr	s15, [r7, #4]
 800325e:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003290 <L6474_Ocd_Th_to_Par+0x40>
 8003262:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003266:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8003294 <L6474_Ocd_Th_to_Par+0x44>
 800326a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800326e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003272:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800327a:	edc7 7a00 	vstr	s15, [r7]
 800327e:	783b      	ldrb	r3, [r7, #0]
 8003280:	b2db      	uxtb	r3, r3
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	43bb8000 	.word	0x43bb8000
 8003294:	3b2eb80f 	.word	0x3b2eb80f

08003298 <L6474_Ocd_Par_to_Th>:
 * @brief Converts  OCD_TH register values in mA 
 * @param[in] Par OCD regiser value
 * @retval mA
 **********************************************************/
inline float L6474_Ocd_Par_to_Th(uint8_t Par)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	71fb      	strb	r3, [r7, #7]
  return (((float)(Par + 1))*375.f);
 80032a2:	79fb      	ldrb	r3, [r7, #7]
 80032a4:	3301      	adds	r3, #1
 80032a6:	ee07 3a90 	vmov	s15, r3
 80032aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032ae:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80032c4 <L6474_Ocd_Par_to_Th+0x2c>
 80032b2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80032b6:	eeb0 0a67 	vmov.f32	s0, s15
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	43bb8000 	.word	0x43bb8000

080032c8 <L6474_Tval_Current_to_Par>:
 * @brief Converts mA in compatible values for TVAL register 
 * @param[in] Tval
 * @retval TVAL values
 **********************************************************/
inline uint8_t L6474_Tval_Current_to_Par(float Tval)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)(((Tval - 31.25f)*0.032f)+0.5f));
 80032d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80032d6:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003308 <L6474_Tval_Current_to_Par+0x40>
 80032da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032de:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800330c <L6474_Tval_Current_to_Par+0x44>
 80032e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032e6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80032ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032f2:	edc7 7a00 	vstr	s15, [r7]
 80032f6:	783b      	ldrb	r3, [r7, #0]
 80032f8:	b2db      	uxtb	r3, r3
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	41fa0000 	.word	0x41fa0000
 800330c:	3d03126f 	.word	0x3d03126f

08003310 <L6474_Tval_Par_to_Current>:
 * @brief Converts  TVAL register values in mA 
 * @param[in] Par TVAL regiser value
 * @retval mA
 **********************************************************/
inline float L6474_Tval_Par_to_Current(uint8_t Par)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	71fb      	strb	r3, [r7, #7]
  return (((float)(Par + 1))*31.25f);
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	3301      	adds	r3, #1
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003326:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800333c <L6474_Tval_Par_to_Current+0x2c>
 800332a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800332e:	eeb0 0a67 	vmov.f32	s0, s15
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	41fa0000 	.word	0x41fa0000

08003340 <L6474_Tmin_Par_to_Time>:
 * @brief Convert TON/TOFF values in time (us)
 * @param[in] Par Values from TON_MIN/TOFF_MIN 
 * @retval time in us
 **********************************************************/
inline float L6474_Tmin_Par_to_Time(uint8_t Par)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	71fb      	strb	r3, [r7, #7]
  return (((float)(Par + 1)) * 0.5f);
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	3301      	adds	r3, #1
 800334e:	ee07 3a90 	vmov	s15, r3
 8003352:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003356:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800335a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800335e:	eeb0 0a67 	vmov.f32	s0, s15
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <L6474_Tmin_Time_to_Par>:
 * for TON_MIN register
 * @param[in] Tmin
 * @retval TON_MIN values
 **********************************************************/
inline uint8_t L6474_Tmin_Time_to_Par(float Tmin)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)(((Tmin - 0.5f)*2.0f)+0.5f));
 8003376:	edd7 7a01 	vldr	s15, [r7, #4]
 800337a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800337e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003382:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003386:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800338a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800338e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003392:	edc7 7a00 	vstr	s15, [r7]
 8003396:	783b      	ldrb	r3, [r7, #0]
 8003398:	b2db      	uxtb	r3, r3
}
 800339a:	4618      	mov	r0, r3
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
	...

080033a8 <L6474_WriteBytes>:
 * @param[in] pByteToTransmit pointer to the byte to transmit
 * @param[in] pReceivedByte pointer to the received byte
 * @retval None
 **********************************************************/
void L6474_WriteBytes(uint8_t *pByteToTransmit, uint8_t *pReceivedByte)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  if (L6474_Board_SpiWriteBytes(pByteToTransmit, pReceivedByte, numberOfDevices) != 0)
 80033b2:	4b0d      	ldr	r3, [pc, #52]	; (80033e8 <L6474_WriteBytes+0x40>)
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	461a      	mov	r2, r3
 80033ba:	6839      	ldr	r1, [r7, #0]
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fa95 	bl	80038ec <L6474_Board_SpiWriteBytes>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d003      	beq.n	80033d0 <L6474_WriteBytes+0x28>
  {
    L6474_ErrorHandler(L6474_ERROR_1);
 80033c8:	f248 0001 	movw	r0, #32769	; 0x8001
 80033cc:	f7ff f8d6 	bl	800257c <L6474_ErrorHandler>
  }
  
  if (isrFlag)
 80033d0:	4b06      	ldr	r3, [pc, #24]	; (80033ec <L6474_WriteBytes+0x44>)
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d002      	beq.n	80033e0 <L6474_WriteBytes+0x38>
  {
    spiPreemtionByIsr = TRUE;
 80033da:	4b05      	ldr	r3, [pc, #20]	; (80033f0 <L6474_WriteBytes+0x48>)
 80033dc:	2201      	movs	r2, #1
 80033de:	701a      	strb	r2, [r3, #0]
  }
}
 80033e0:	bf00      	nop
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	20000874 	.word	0x20000874
 80033ec:	20000891 	.word	0x20000891
 80033f0:	20000890 	.word	0x20000890

080033f4 <L6474_Board_Delay>:
 * @brief This function provides an accurate delay in milliseconds
 * @param[in] delay  time length in milliseconds
 * @retval None
 **********************************************************/
void L6474_Board_Delay(uint32_t delay)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 fe93 	bl	8004128 <HAL_Delay>
}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <L6474_Board_DisableIrq>:
/******************************************************//**
 * @brief This function disable the interruptions
  * @retval None
 **********************************************************/
void L6474_Board_DisableIrq(void)
{
 800340a:	b480      	push	{r7}
 800340c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800340e:	b672      	cpsid	i
}
 8003410:	bf00      	nop
  __disable_irq();
}
 8003412:	bf00      	nop
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <L6474_Board_EnableIrq>:
/******************************************************//**
 * @brief This function enable the interruptions
 * @retval None
 **********************************************************/
void L6474_Board_EnableIrq(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 8003420:	b662      	cpsie	i
}
 8003422:	bf00      	nop
  __enable_irq();
}
 8003424:	bf00      	nop
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
	...

08003430 <L6474_Board_GpioInit>:
 * @brief  Initiliases the GPIOs used by the L6474s
 * @param[in] deviceId (from 0 to 2)
 * @retval None
  **********************************************************/
void L6474_Board_GpioInit(uint8_t deviceId)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08a      	sub	sp, #40	; 0x28
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct;

  if (deviceId ==0)
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d165      	bne.n	800350c <L6474_Board_GpioInit+0xdc>
  {
    /* GPIO Ports Clock Enable */
    __GPIOC_CLK_ENABLE();
 8003440:	2300      	movs	r3, #0
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	4b4f      	ldr	r3, [pc, #316]	; (8003584 <L6474_Board_GpioInit+0x154>)
 8003446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003448:	4a4e      	ldr	r2, [pc, #312]	; (8003584 <L6474_Board_GpioInit+0x154>)
 800344a:	f043 0304 	orr.w	r3, r3, #4
 800344e:	6313      	str	r3, [r2, #48]	; 0x30
 8003450:	4b4c      	ldr	r3, [pc, #304]	; (8003584 <L6474_Board_GpioInit+0x154>)
 8003452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	613b      	str	r3, [r7, #16]
 800345a:	693b      	ldr	r3, [r7, #16]
    __GPIOA_CLK_ENABLE();
 800345c:	2300      	movs	r3, #0
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	4b48      	ldr	r3, [pc, #288]	; (8003584 <L6474_Board_GpioInit+0x154>)
 8003462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003464:	4a47      	ldr	r2, [pc, #284]	; (8003584 <L6474_Board_GpioInit+0x154>)
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	6313      	str	r3, [r2, #48]	; 0x30
 800346c:	4b45      	ldr	r3, [pc, #276]	; (8003584 <L6474_Board_GpioInit+0x154>)
 800346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	68fb      	ldr	r3, [r7, #12]
    __GPIOB_CLK_ENABLE();
 8003478:	2300      	movs	r3, #0
 800347a:	60bb      	str	r3, [r7, #8]
 800347c:	4b41      	ldr	r3, [pc, #260]	; (8003584 <L6474_Board_GpioInit+0x154>)
 800347e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003480:	4a40      	ldr	r2, [pc, #256]	; (8003584 <L6474_Board_GpioInit+0x154>)
 8003482:	f043 0302 	orr.w	r3, r3, #2
 8003486:	6313      	str	r3, [r2, #48]	; 0x30
 8003488:	4b3e      	ldr	r3, [pc, #248]	; (8003584 <L6474_Board_GpioInit+0x154>)
 800348a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	68bb      	ldr	r3, [r7, #8]
    
    /* Configure L6474 - Flag pin -------------------------------------------*/
    GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_FLAG_PIN;
 8003494:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800349a:	4b3b      	ldr	r3, [pc, #236]	; (8003588 <L6474_Board_GpioInit+0x158>)
 800349c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800349e:	2301      	movs	r3, #1
 80034a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 80034a2:	2301      	movs	r3, #1
 80034a4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_FLAG_PORT, &GPIO_InitStruct);
 80034a6:	f107 0314 	add.w	r3, r7, #20
 80034aa:	4619      	mov	r1, r3
 80034ac:	4837      	ldr	r0, [pc, #220]	; (800358c <L6474_Board_GpioInit+0x15c>)
 80034ae:	f001 fae5 	bl	8004a7c <HAL_GPIO_Init>
    
   /* Set Priority of External Line Interrupt used for the Flag interrupt*/ 
    HAL_NVIC_SetPriority(EXTI_MCU_LINE_IRQn, 5, 0);
 80034b2:	2200      	movs	r2, #0
 80034b4:	2105      	movs	r1, #5
 80034b6:	2028      	movs	r0, #40	; 0x28
 80034b8:	f000 ff31 	bl	800431e <HAL_NVIC_SetPriority>
      
    /* Enable the External Line Interrupt used for the Flag interrupt*/
    HAL_NVIC_EnableIRQ(EXTI_MCU_LINE_IRQn);    
 80034bc:	2028      	movs	r0, #40	; 0x28
 80034be:	f000 ff4a 	bl	8004356 <HAL_NVIC_EnableIRQ>

    /* Configure L6474 - CS pin ---------------------------------------------*/
    GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_CS_PIN;
 80034c2:	2340      	movs	r3, #64	; 0x40
 80034c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034c6:	2301      	movs	r3, #1
 80034c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 80034ce:	2301      	movs	r3, #1
 80034d0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_CS_PORT, &GPIO_InitStruct);
 80034d2:	f107 0314 	add.w	r3, r7, #20
 80034d6:	4619      	mov	r1, r3
 80034d8:	482d      	ldr	r0, [pc, #180]	; (8003590 <L6474_Board_GpioInit+0x160>)
 80034da:	f001 facf 	bl	8004a7c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_CS_PORT, BSP_MOTOR_CONTROL_BOARD_CS_PIN, GPIO_PIN_SET); 
 80034de:	2201      	movs	r2, #1
 80034e0:	2140      	movs	r1, #64	; 0x40
 80034e2:	482b      	ldr	r0, [pc, #172]	; (8003590 <L6474_Board_GpioInit+0x160>)
 80034e4:	f001 fc4e 	bl	8004d84 <HAL_GPIO_WritePin>
    
    /* Configure L6474 - STBY/RESET pin -------------------------------------*/
    GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_RESET_PIN;
 80034e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034ee:	2301      	movs	r3, #1
 80034f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 80034f6:	2301      	movs	r3, #1
 80034f8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_RESET_PORT, &GPIO_InitStruct);
 80034fa:	f107 0314 	add.w	r3, r7, #20
 80034fe:	4619      	mov	r1, r3
 8003500:	4822      	ldr	r0, [pc, #136]	; (800358c <L6474_Board_GpioInit+0x15c>)
 8003502:	f001 fabb 	bl	8004a7c <HAL_GPIO_Init>
    L6474_Board_Reset(0);  
 8003506:	2000      	movs	r0, #0
 8003508:	f000 f976 	bl	80037f8 <L6474_Board_Reset>
  }
  
  switch (deviceId)
 800350c:	79fb      	ldrb	r3, [r7, #7]
 800350e:	2b02      	cmp	r3, #2
 8003510:	d025      	beq.n	800355e <L6474_Board_GpioInit+0x12e>
 8003512:	2b02      	cmp	r3, #2
 8003514:	dc32      	bgt.n	800357c <L6474_Board_GpioInit+0x14c>
 8003516:	2b00      	cmp	r3, #0
 8003518:	d002      	beq.n	8003520 <L6474_Board_GpioInit+0xf0>
 800351a:	2b01      	cmp	r3, #1
 800351c:	d010      	beq.n	8003540 <L6474_Board_GpioInit+0x110>
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
      HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_DIR_3_PORT, &GPIO_InitStruct);    
        break;
  }
}
 800351e:	e02d      	b.n	800357c <L6474_Board_GpioInit+0x14c>
      GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_DIR_1_PIN;
 8003520:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003524:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003526:	2301      	movs	r3, #1
 8003528:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352a:	2300      	movs	r3, #0
 800352c:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 800352e:	2301      	movs	r3, #1
 8003530:	623b      	str	r3, [r7, #32]
      HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_DIR_1_PORT, &GPIO_InitStruct);
 8003532:	f107 0314 	add.w	r3, r7, #20
 8003536:	4619      	mov	r1, r3
 8003538:	4814      	ldr	r0, [pc, #80]	; (800358c <L6474_Board_GpioInit+0x15c>)
 800353a:	f001 fa9f 	bl	8004a7c <HAL_GPIO_Init>
      break;
 800353e:	e01d      	b.n	800357c <L6474_Board_GpioInit+0x14c>
      GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_DIR_2_PIN;
 8003540:	2320      	movs	r3, #32
 8003542:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003544:	2301      	movs	r3, #1
 8003546:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003548:	2300      	movs	r3, #0
 800354a:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 800354c:	2301      	movs	r3, #1
 800354e:	623b      	str	r3, [r7, #32]
      HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_DIR_2_PORT, &GPIO_InitStruct);
 8003550:	f107 0314 	add.w	r3, r7, #20
 8003554:	4619      	mov	r1, r3
 8003556:	480e      	ldr	r0, [pc, #56]	; (8003590 <L6474_Board_GpioInit+0x160>)
 8003558:	f001 fa90 	bl	8004a7c <HAL_GPIO_Init>
      break;
 800355c:	e00e      	b.n	800357c <L6474_Board_GpioInit+0x14c>
      GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_DIR_3_PIN;
 800355e:	2310      	movs	r3, #16
 8003560:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003562:	2301      	movs	r3, #1
 8003564:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003566:	2300      	movs	r3, #0
 8003568:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 800356a:	2301      	movs	r3, #1
 800356c:	623b      	str	r3, [r7, #32]
      HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_DIR_3_PORT, &GPIO_InitStruct);    
 800356e:	f107 0314 	add.w	r3, r7, #20
 8003572:	4619      	mov	r1, r3
 8003574:	4806      	ldr	r0, [pc, #24]	; (8003590 <L6474_Board_GpioInit+0x160>)
 8003576:	f001 fa81 	bl	8004a7c <HAL_GPIO_Init>
        break;
 800357a:	bf00      	nop
}
 800357c:	bf00      	nop
 800357e:	3728      	adds	r7, #40	; 0x28
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40023800 	.word	0x40023800
 8003588:	10210000 	.word	0x10210000
 800358c:	40020000 	.word	0x40020000
 8003590:	40020400 	.word	0x40020400

08003594 <L6474_Board_Pwm1GetCounter>:

/******************************************************//**
 * @brief  Returns the current value of the counter used by PWM1, used by device 0
 * @retval the counter value
 **********************************************************/
uint32_t L6474_Board_Pwm1GetCounter() {
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
	return hTimPwm1.Instance->CNT;
 8003598:	4b03      	ldr	r3, [pc, #12]	; (80035a8 <L6474_Board_Pwm1GetCounter+0x14>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800359e:	4618      	mov	r0, r3
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr
 80035a8:	20000964 	.word	0x20000964

080035ac <L6474_Board_Pwm1SetPeriod>:
 * @brief  Sets the period of PWM1 used by device 0
 * @param[in] period in counter increments
 * @retval None
 **********************************************************/
void L6474_Board_Pwm1SetPeriod(uint32_t period)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  __HAL_TIM_SetAutoreload(&hTimPwm1, period-1);
 80035b4:	4b0a      	ldr	r3, [pc, #40]	; (80035e0 <L6474_Board_Pwm1SetPeriod+0x34>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	3a01      	subs	r2, #1
 80035bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3b01      	subs	r3, #1
 80035c2:	4a07      	ldr	r2, [pc, #28]	; (80035e0 <L6474_Board_Pwm1SetPeriod+0x34>)
 80035c4:	60d3      	str	r3, [r2, #12]
//  __HAL_TIM_SetCompare(&hTimPwm1, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1, period >> 1);
  if (hTimPwm1.Instance->CCER == 0) { // Check if a capture compare channel has not been enabled yet
 80035c6:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <L6474_Board_Pwm1SetPeriod+0x34>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d103      	bne.n	80035d8 <L6474_Board_Pwm1SetPeriod+0x2c>
	  HAL_TIM_PWM_Start_IT(&hTimPwm1, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1);
 80035d0:	2104      	movs	r1, #4
 80035d2:	4803      	ldr	r0, [pc, #12]	; (80035e0 <L6474_Board_Pwm1SetPeriod+0x34>)
 80035d4:	f002 fbb0 	bl	8005d38 <HAL_TIM_PWM_Start_IT>
  }
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000964 	.word	0x20000964

080035e4 <L6474_Board_Pwm1SetFreq>:
 * @param[in] newFreq in Hz
 * @retval None
 * @note The frequency is directly the current speed of the device
 **********************************************************/
void L6474_Board_Pwm1SetFreq(uint16_t newFreq)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	80fb      	strh	r3, [r7, #6]
  uint32_t sysFreq = HAL_RCC_GetSysClockFreq();
 80035ee:	f001 ff2d 	bl	800544c <HAL_RCC_GetSysClockFreq>
 80035f2:	60f8      	str	r0, [r7, #12]
  uint32_t period = (sysFreq/ (TIMER_PRESCALER * BSP_MOTOR_CONTROL_BOARD_PWM1_FREQ_RESCALER * (uint32_t)newFreq)) - 1;
 80035f4:	88fb      	ldrh	r3, [r7, #6]
 80035f6:	029b      	lsls	r3, r3, #10
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80035fe:	3b01      	subs	r3, #1
 8003600:	60bb      	str	r3, [r7, #8]
  
  __HAL_TIM_SetAutoreload(&hTimPwm1, period);
 8003602:	4b0a      	ldr	r3, [pc, #40]	; (800362c <L6474_Board_Pwm1SetFreq+0x48>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	62da      	str	r2, [r3, #44]	; 0x2c
 800360a:	4a08      	ldr	r2, [pc, #32]	; (800362c <L6474_Board_Pwm1SetFreq+0x48>)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	60d3      	str	r3, [r2, #12]
//  __HAL_TIM_SetCompare(&hTimPwm1, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1, period >> 1);
  if (hTimPwm1.Instance->CCER == 0) { // Check if a capture compare channel has not been enabled yet
 8003610:	4b06      	ldr	r3, [pc, #24]	; (800362c <L6474_Board_Pwm1SetFreq+0x48>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d103      	bne.n	8003622 <L6474_Board_Pwm1SetFreq+0x3e>
	  HAL_TIM_PWM_Start_IT(&hTimPwm1, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1);
 800361a:	2104      	movs	r1, #4
 800361c:	4803      	ldr	r0, [pc, #12]	; (800362c <L6474_Board_Pwm1SetFreq+0x48>)
 800361e:	f002 fb8b 	bl	8005d38 <HAL_TIM_PWM_Start_IT>
  }
}
 8003622:	bf00      	nop
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	20000964 	.word	0x20000964

08003630 <L6474_Board_Pwm2SetFreq>:
 * @param[in] newFreq in Hz
 * @retval None
 * @note The frequency is directly the current speed of the device
 **********************************************************/
void L6474_Board_Pwm2SetFreq(uint16_t newFreq)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	80fb      	strh	r3, [r7, #6]
  uint32_t sysFreq = HAL_RCC_GetSysClockFreq();
 800363a:	f001 ff07 	bl	800544c <HAL_RCC_GetSysClockFreq>
 800363e:	60f8      	str	r0, [r7, #12]
  uint32_t period = (sysFreq/ (TIMER_PRESCALER * BSP_MOTOR_CONTROL_BOARD_PWM2_FREQ_RESCALER  * (uint32_t)newFreq)) - 1;
 8003640:	88fb      	ldrh	r3, [r7, #6]
 8003642:	029b      	lsls	r3, r3, #10
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	fbb2 f3f3 	udiv	r3, r2, r3
 800364a:	3b01      	subs	r3, #1
 800364c:	60bb      	str	r3, [r7, #8]
  
  __HAL_TIM_SetAutoreload(&hTimPwm2, period);
 800364e:	4b0b      	ldr	r3, [pc, #44]	; (800367c <L6474_Board_Pwm2SetFreq+0x4c>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	62da      	str	r2, [r3, #44]	; 0x2c
 8003656:	4a09      	ldr	r2, [pc, #36]	; (800367c <L6474_Board_Pwm2SetFreq+0x4c>)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_SetCompare(&hTimPwm2, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2, period >> 1);
 800365c:	4b07      	ldr	r3, [pc, #28]	; (800367c <L6474_Board_Pwm2SetFreq+0x4c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	3334      	adds	r3, #52	; 0x34
 8003662:	3304      	adds	r3, #4
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	0852      	lsrs	r2, r2, #1
 8003668:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_Start_IT(&hTimPwm2, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2);
 800366a:	2104      	movs	r1, #4
 800366c:	4803      	ldr	r0, [pc, #12]	; (800367c <L6474_Board_Pwm2SetFreq+0x4c>)
 800366e:	f002 fb63 	bl	8005d38 <HAL_TIM_PWM_Start_IT>
}
 8003672:	bf00      	nop
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	200009a0 	.word	0x200009a0

08003680 <L6474_Board_Pwm3SetFreq>:
 * @param[in] newFreq in Hz
 * @retval None
 * @note The frequency is directly the current speed of the device
 **********************************************************/
void L6474_Board_Pwm3SetFreq(uint16_t newFreq)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	80fb      	strh	r3, [r7, #6]
  uint32_t sysFreq = HAL_RCC_GetSysClockFreq();
 800368a:	f001 fedf 	bl	800544c <HAL_RCC_GetSysClockFreq>
 800368e:	60f8      	str	r0, [r7, #12]
  /* Double the frequency as the SW is generated by SW */
  uint32_t period = (sysFreq/ (TIMER_PRESCALER * BSP_MOTOR_CONTROL_BOARD_PWM3_FREQ_RESCALER * (uint32_t)newFreq)) - 1;
 8003690:	88fb      	ldrh	r3, [r7, #6]
 8003692:	02db      	lsls	r3, r3, #11
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	fbb2 f3f3 	udiv	r3, r2, r3
 800369a:	3b01      	subs	r3, #1
 800369c:	60bb      	str	r3, [r7, #8]
  
  __HAL_TIM_SetAutoreload(&hTimPwm3, period);
 800369e:	4b0b      	ldr	r3, [pc, #44]	; (80036cc <L6474_Board_Pwm3SetFreq+0x4c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80036a6:	4a09      	ldr	r2, [pc, #36]	; (80036cc <L6474_Board_Pwm3SetFreq+0x4c>)
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_SetCompare(&hTimPwm3, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM3, period >> 1);
 80036ac:	4b07      	ldr	r3, [pc, #28]	; (80036cc <L6474_Board_Pwm3SetFreq+0x4c>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3334      	adds	r3, #52	; 0x34
 80036b2:	3308      	adds	r3, #8
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	0852      	lsrs	r2, r2, #1
 80036b8:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_Start_IT(&hTimPwm3, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM3);  
 80036ba:	2108      	movs	r1, #8
 80036bc:	4803      	ldr	r0, [pc, #12]	; (80036cc <L6474_Board_Pwm3SetFreq+0x4c>)
 80036be:	f002 fb3b 	bl	8005d38 <HAL_TIM_PWM_Start_IT>
}
 80036c2:	bf00      	nop
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	200009dc 	.word	0x200009dc

080036d0 <L6474_Board_PwmInit>:
 * @note Device 0 uses PWM1 based on timer 1 
 * Device 1 uses PWM 2 based on timer 2
 * Device 2 uses PWM3 based timer 0
 **********************************************************/
void L6474_Board_PwmInit(uint8_t deviceId)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b08e      	sub	sp, #56	; 0x38
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	4603      	mov	r3, r0
 80036d8:	71fb      	strb	r3, [r7, #7]
  TIM_OC_InitTypeDef sConfigOC;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_HandleTypeDef *pHTim;
  uint32_t  channel;

  switch (deviceId)
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d00a      	beq.n	80036f6 <L6474_Board_PwmInit+0x26>
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d010      	beq.n	8003706 <L6474_Board_PwmInit+0x36>
  {

  case 0:
  default:
      pHTim = &hTimPwm1;
 80036e4:	4b21      	ldr	r3, [pc, #132]	; (800376c <L6474_Board_PwmInit+0x9c>)
 80036e6:	637b      	str	r3, [r7, #52]	; 0x34
      pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1;
 80036e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80036ee:	601a      	str	r2, [r3, #0]
      channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1;
 80036f0:	2304      	movs	r3, #4
 80036f2:	633b      	str	r3, [r7, #48]	; 0x30

      break;
 80036f4:	e00f      	b.n	8003716 <L6474_Board_PwmInit+0x46>
    case  1:
      pHTim = &hTimPwm2;
 80036f6:	4b1e      	ldr	r3, [pc, #120]	; (8003770 <L6474_Board_PwmInit+0xa0>)
 80036f8:	637b      	str	r3, [r7, #52]	; 0x34
      pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM2;
 80036fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036fc:	4a1d      	ldr	r2, [pc, #116]	; (8003774 <L6474_Board_PwmInit+0xa4>)
 80036fe:	601a      	str	r2, [r3, #0]
      channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2;
 8003700:	2304      	movs	r3, #4
 8003702:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003704:	e007      	b.n	8003716 <L6474_Board_PwmInit+0x46>


    case 2:
      pHTim = &hTimPwm3;
 8003706:	4b1c      	ldr	r3, [pc, #112]	; (8003778 <L6474_Board_PwmInit+0xa8>)
 8003708:	637b      	str	r3, [r7, #52]	; 0x34
      pHTim->Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_PWM3;
 800370a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800370c:	4a1b      	ldr	r2, [pc, #108]	; (800377c <L6474_Board_PwmInit+0xac>)
 800370e:	601a      	str	r2, [r3, #0]
      channel = BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM3;
 8003710:	2308      	movs	r3, #8
 8003712:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003714:	bf00      	nop
  }
  pHTim->Init.Prescaler = TIMER_PRESCALER -1;
 8003716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003718:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800371c:	605a      	str	r2, [r3, #4]
  
  pHTim->Init.Period = 0;
 800371e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003720:	2200      	movs	r2, #0
 8003722:	60da      	str	r2, [r3, #12]
  pHTim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003726:	2200      	movs	r2, #0
 8003728:	611a      	str	r2, [r3, #16]
  HAL_TIM_PWM_Init(pHTim);
 800372a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800372c:	f002 fa8c 	bl	8005c48 <HAL_TIM_PWM_Init>
  
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003730:	2360      	movs	r3, #96	; 0x60
 8003732:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003738:	2300      	movs	r3, #0
 800373a:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800373c:	2300      	movs	r3, #0
 800373e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_TIM_PWM_ConfigChannel(pHTim, &sConfigOC, channel);
 8003740:	f107 0314 	add.w	r3, r7, #20
 8003744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003746:	4619      	mov	r1, r3
 8003748:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800374a:	f002 fd39 	bl	80061c0 <HAL_TIM_PWM_ConfigChannel>
  
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800374e:	2300      	movs	r3, #0
 8003750:	60fb      	str	r3, [r7, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003752:	2300      	movs	r3, #0
 8003754:	613b      	str	r3, [r7, #16]
  HAL_TIMEx_MasterConfigSynchronization(pHTim, &sMasterConfig);
 8003756:	f107 030c 	add.w	r3, r7, #12
 800375a:	4619      	mov	r1, r3
 800375c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800375e:	f003 f85d 	bl	800681c <HAL_TIMEx_MasterConfigSynchronization>
}
 8003762:	bf00      	nop
 8003764:	3738      	adds	r7, #56	; 0x38
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	20000964 	.word	0x20000964
 8003770:	200009a0 	.word	0x200009a0
 8003774:	40000400 	.word	0x40000400
 8003778:	200009dc 	.word	0x200009dc
 800377c:	40000800 	.word	0x40000800

08003780 <L6474_Board_PwmStop>:
 * @brief  Stops the PWM uses by the specified device
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_Board_PwmStop(uint8_t deviceId)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]
  switch (deviceId)
 800378a:	79fb      	ldrb	r3, [r7, #7]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d010      	beq.n	80037b2 <L6474_Board_PwmStop+0x32>
 8003790:	2b02      	cmp	r3, #2
 8003792:	dc13      	bgt.n	80037bc <L6474_Board_PwmStop+0x3c>
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <L6474_Board_PwmStop+0x1e>
 8003798:	2b01      	cmp	r3, #1
 800379a:	d005      	beq.n	80037a8 <L6474_Board_PwmStop+0x28>
    case 2:
       HAL_TIM_PWM_Stop(&hTimPwm3,BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM3);
      
      break;
    default:
      break;//ignore error
 800379c:	e00e      	b.n	80037bc <L6474_Board_PwmStop+0x3c>
       HAL_TIM_PWM_Stop(&hTimPwm1,BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM1);
 800379e:	2104      	movs	r1, #4
 80037a0:	4809      	ldr	r0, [pc, #36]	; (80037c8 <L6474_Board_PwmStop+0x48>)
 80037a2:	f002 fa7d 	bl	8005ca0 <HAL_TIM_PWM_Stop>
      break;
 80037a6:	e00a      	b.n	80037be <L6474_Board_PwmStop+0x3e>
      HAL_TIM_PWM_Stop(&hTimPwm2,BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM2);
 80037a8:	2104      	movs	r1, #4
 80037aa:	4808      	ldr	r0, [pc, #32]	; (80037cc <L6474_Board_PwmStop+0x4c>)
 80037ac:	f002 fa78 	bl	8005ca0 <HAL_TIM_PWM_Stop>
      break;
 80037b0:	e005      	b.n	80037be <L6474_Board_PwmStop+0x3e>
       HAL_TIM_PWM_Stop(&hTimPwm3,BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_PWM3);
 80037b2:	2108      	movs	r1, #8
 80037b4:	4806      	ldr	r0, [pc, #24]	; (80037d0 <L6474_Board_PwmStop+0x50>)
 80037b6:	f002 fa73 	bl	8005ca0 <HAL_TIM_PWM_Stop>
      break;
 80037ba:	e000      	b.n	80037be <L6474_Board_PwmStop+0x3e>
      break;//ignore error
 80037bc:	bf00      	nop
  }
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	20000964 	.word	0x20000964
 80037cc:	200009a0 	.word	0x200009a0
 80037d0:	200009dc 	.word	0x200009dc

080037d4 <L6474_Board_ReleaseReset>:
 * @brief  Releases the L6474 reset (pin set to High) of all devices
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_Board_ReleaseReset(uint8_t deviceId)
{ 
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_RESET_PORT, BSP_MOTOR_CONTROL_BOARD_RESET_PIN, GPIO_PIN_SET); 
 80037de:	2201      	movs	r2, #1
 80037e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80037e4:	4803      	ldr	r0, [pc, #12]	; (80037f4 <L6474_Board_ReleaseReset+0x20>)
 80037e6:	f001 facd 	bl	8004d84 <HAL_GPIO_WritePin>
}
 80037ea:	bf00      	nop
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40020000 	.word	0x40020000

080037f8 <L6474_Board_Reset>:
 * @brief  Resets the L6474 (reset pin set to low) of all devices
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void L6474_Board_Reset(uint8_t deviceId)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_RESET_PORT, BSP_MOTOR_CONTROL_BOARD_RESET_PIN, GPIO_PIN_RESET); 
 8003802:	2200      	movs	r2, #0
 8003804:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003808:	4803      	ldr	r0, [pc, #12]	; (8003818 <L6474_Board_Reset+0x20>)
 800380a:	f001 fabb 	bl	8004d84 <HAL_GPIO_WritePin>
}
 800380e:	bf00      	nop
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40020000 	.word	0x40020000

0800381c <L6474_Board_SetDirectionGpio>:
 * @param[in] deviceId (from 0 to 2)
 * @param[in] gpioState state of the direction gpio (0 to reset, 1 to set)
 * @retval None
 **********************************************************/
void L6474_Board_SetDirectionGpio(uint8_t deviceId, uint8_t gpioState)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	460a      	mov	r2, r1
 8003826:	71fb      	strb	r3, [r7, #7]
 8003828:	4613      	mov	r3, r2
 800382a:	71bb      	strb	r3, [r7, #6]
  switch (deviceId)
 800382c:	79fb      	ldrb	r3, [r7, #7]
 800382e:	2b02      	cmp	r3, #2
 8003830:	d006      	beq.n	8003840 <L6474_Board_SetDirectionGpio+0x24>
 8003832:	2b02      	cmp	r3, #2
 8003834:	dc1a      	bgt.n	800386c <L6474_Board_SetDirectionGpio+0x50>
 8003836:	2b00      	cmp	r3, #0
 8003838:	d010      	beq.n	800385c <L6474_Board_SetDirectionGpio+0x40>
 800383a:	2b01      	cmp	r3, #1
 800383c:	d007      	beq.n	800384e <L6474_Board_SetDirectionGpio+0x32>
      HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_DIR_1_PORT, BSP_MOTOR_CONTROL_BOARD_DIR_1_PIN, (GPIO_PinState)gpioState); 
      break;
    default:
      ;
  }
}
 800383e:	e015      	b.n	800386c <L6474_Board_SetDirectionGpio+0x50>
      HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_DIR_3_PORT, BSP_MOTOR_CONTROL_BOARD_DIR_3_PIN, (GPIO_PinState)gpioState); 
 8003840:	79bb      	ldrb	r3, [r7, #6]
 8003842:	461a      	mov	r2, r3
 8003844:	2110      	movs	r1, #16
 8003846:	480b      	ldr	r0, [pc, #44]	; (8003874 <L6474_Board_SetDirectionGpio+0x58>)
 8003848:	f001 fa9c 	bl	8004d84 <HAL_GPIO_WritePin>
      break;
 800384c:	e00e      	b.n	800386c <L6474_Board_SetDirectionGpio+0x50>
      HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_DIR_2_PORT, BSP_MOTOR_CONTROL_BOARD_DIR_2_PIN, (GPIO_PinState)gpioState); 
 800384e:	79bb      	ldrb	r3, [r7, #6]
 8003850:	461a      	mov	r2, r3
 8003852:	2120      	movs	r1, #32
 8003854:	4807      	ldr	r0, [pc, #28]	; (8003874 <L6474_Board_SetDirectionGpio+0x58>)
 8003856:	f001 fa95 	bl	8004d84 <HAL_GPIO_WritePin>
      break;
 800385a:	e007      	b.n	800386c <L6474_Board_SetDirectionGpio+0x50>
      HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_DIR_1_PORT, BSP_MOTOR_CONTROL_BOARD_DIR_1_PIN, (GPIO_PinState)gpioState); 
 800385c:	79bb      	ldrb	r3, [r7, #6]
 800385e:	461a      	mov	r2, r3
 8003860:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003864:	4804      	ldr	r0, [pc, #16]	; (8003878 <L6474_Board_SetDirectionGpio+0x5c>)
 8003866:	f001 fa8d 	bl	8004d84 <HAL_GPIO_WritePin>
      break;
 800386a:	bf00      	nop
}
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40020400 	.word	0x40020400
 8003878:	40020000 	.word	0x40020000

0800387c <L6474_Board_SpiInit>:
/******************************************************//**
 * @brief  Initialise the SPI used by L6474
 * @retval HAL_OK if SPI transaction is OK, HAL_KO else
 **********************************************************/
uint8_t L6474_Board_SpiInit(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  
  /* Initialises the SPI  --------------------------------------------------*/
  SpiHandle.Instance               = SPIx;
 8003882:	4b18      	ldr	r3, [pc, #96]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 8003884:	4a18      	ldr	r2, [pc, #96]	; (80038e8 <L6474_Board_SpiInit+0x6c>)
 8003886:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; 
 8003888:	4b16      	ldr	r3, [pc, #88]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 800388a:	2220      	movs	r2, #32
 800388c:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 800388e:	4b15      	ldr	r3, [pc, #84]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 8003890:	2200      	movs	r2, #0
 8003892:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.CLKPhase          = SPI_PHASE_2EDGE;    
 8003894:	4b13      	ldr	r3, [pc, #76]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 8003896:	2201      	movs	r2, #1
 8003898:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.CLKPolarity       = SPI_POLARITY_HIGH;
 800389a:	4b12      	ldr	r3, [pc, #72]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 800389c:	2202      	movs	r2, #2
 800389e:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 80038a0:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	629a      	str	r2, [r3, #40]	; 0x28
  SpiHandle.Init.CRCPolynomial     = 7;
 80038a6:	4b0f      	ldr	r3, [pc, #60]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038a8:	2207      	movs	r2, #7
 80038aa:	62da      	str	r2, [r3, #44]	; 0x2c
  SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 80038ac:	4b0d      	ldr	r3, [pc, #52]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80038b2:	4b0c      	ldr	r3, [pc, #48]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 80038b8:	4b0a      	ldr	r3, [pc, #40]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038be:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLED;
 80038c0:	4b08      	ldr	r3, [pc, #32]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	625a      	str	r2, [r3, #36]	; 0x24
  
  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 80038c6:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80038cc:	605a      	str	r2, [r3, #4]
  
  status = HAL_SPI_Init(&SpiHandle);
 80038ce:	4805      	ldr	r0, [pc, #20]	; (80038e4 <L6474_Board_SpiInit+0x68>)
 80038d0:	f001 feb6 	bl	8005640 <HAL_SPI_Init>
 80038d4:	4603      	mov	r3, r0
 80038d6:	71fb      	strb	r3, [r7, #7]
  
  return (uint8_t) status;
 80038d8:	79fb      	ldrb	r3, [r7, #7]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	2000090c 	.word	0x2000090c
 80038e8:	40013000 	.word	0x40013000

080038ec <L6474_Board_SpiWriteBytes>:
 * @param[in] pReceivedByte pointer to the received byte
 * @param[in] nbDevices Number of device in the SPI chain
 * @retval HAL_OK if SPI transaction is OK, HAL_KO else 
 **********************************************************/
uint8_t L6474_Board_SpiWriteBytes(uint8_t *pByteToTransmit, uint8_t *pReceivedByte, uint8_t nbDevices)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b088      	sub	sp, #32
 80038f0:	af02      	add	r7, sp, #8
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	4613      	mov	r3, r2
 80038f8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status;
  uint32_t i;
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_CS_PORT, BSP_MOTOR_CONTROL_BOARD_CS_PIN, GPIO_PIN_RESET); 
 80038fa:	2200      	movs	r2, #0
 80038fc:	2140      	movs	r1, #64	; 0x40
 80038fe:	4816      	ldr	r0, [pc, #88]	; (8003958 <L6474_Board_SpiWriteBytes+0x6c>)
 8003900:	f001 fa40 	bl	8004d84 <HAL_GPIO_WritePin>
  for (i = 0; i < nbDevices; i++)
 8003904:	2300      	movs	r3, #0
 8003906:	613b      	str	r3, [r7, #16]
 8003908:	e016      	b.n	8003938 <L6474_Board_SpiWriteBytes+0x4c>
  {
    status = HAL_SPI_TransmitReceive(&SpiHandle, pByteToTransmit, pReceivedByte, 1, SPIx_TIMEOUT_MAX);
 800390a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	2301      	movs	r3, #1
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	68f9      	ldr	r1, [r7, #12]
 8003916:	4811      	ldr	r0, [pc, #68]	; (800395c <L6474_Board_SpiWriteBytes+0x70>)
 8003918:	f001 fefd 	bl	8005716 <HAL_SPI_TransmitReceive>
 800391c:	4603      	mov	r3, r0
 800391e:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK)
 8003920:	7dfb      	ldrb	r3, [r7, #23]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10d      	bne.n	8003942 <L6474_Board_SpiWriteBytes+0x56>
    {
      break;
    }
    pByteToTransmit++;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	3301      	adds	r3, #1
 800392a:	60fb      	str	r3, [r7, #12]
    pReceivedByte++;
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	3301      	adds	r3, #1
 8003930:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < nbDevices; i++)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	3301      	adds	r3, #1
 8003936:	613b      	str	r3, [r7, #16]
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	429a      	cmp	r2, r3
 800393e:	d3e4      	bcc.n	800390a <L6474_Board_SpiWriteBytes+0x1e>
 8003940:	e000      	b.n	8003944 <L6474_Board_SpiWriteBytes+0x58>
      break;
 8003942:	bf00      	nop
  }
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_CS_PORT, BSP_MOTOR_CONTROL_BOARD_CS_PIN, GPIO_PIN_SET); 
 8003944:	2201      	movs	r2, #1
 8003946:	2140      	movs	r1, #64	; 0x40
 8003948:	4803      	ldr	r0, [pc, #12]	; (8003958 <L6474_Board_SpiWriteBytes+0x6c>)
 800394a:	f001 fa1b 	bl	8004d84 <HAL_GPIO_WritePin>
  
  return (uint8_t) status;  
 800394e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3718      	adds	r7, #24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40020400 	.word	0x40020400
 800395c:	2000090c 	.word	0x2000090c

08003960 <l647x_GetMotorHandle>:
 * @{
 */
/// Get motor handle for L6474
__weak motorDrv_t* L6474_GetMotorHandle(void){return ((motorDrv_t* )0);}
/// Get motor handle for L647x
__weak motorDrv_t* l647x_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
 8003964:	2300      	movs	r3, #0
 8003966:	4618      	mov	r0, r3
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <l648x_GetMotorHandle>:
/// Get motor handle for L648x
__weak motorDrv_t* l648x_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003970:	b480      	push	{r7}
 8003972:	af00      	add	r7, sp, #0
 8003974:	2300      	movs	r3, #0
 8003976:	4618      	mov	r0, r3
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <Powerstep01_GetMotorHandle>:
/// Get motor handle for Powerstep
__weak motorDrv_t* Powerstep01_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
 8003984:	2300      	movs	r3, #0
 8003986:	4618      	mov	r0, r3
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <L6206_GetMotorHandle>:
/// Get motor handle for L6206
__weak motorDrv_t* L6206_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
 8003994:	2300      	movs	r3, #0
 8003996:	4618      	mov	r0, r3
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <L6208_GetMotorHandle>:
/// Get motor handle for L6208
__weak motorDrv_t* L6208_GetMotorHandle(void){return ((motorDrv_t* )0);}
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	2300      	movs	r3, #0
 80039a6:	4618      	mov	r0, r3
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <Stspin220_GetMotorHandle>:
/// Get motor handle for STSPIN220
__weak motorDrv_t* Stspin220_GetMotorHandle(void){return ((motorDrv_t* )0);}
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	2300      	movs	r3, #0
 80039b6:	4618      	mov	r0, r3
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <Stspin240_250_GetMotorHandle>:
/// Get motor handle for STSPIN240
__weak motorDrv_t* Stspin240_250_GetMotorHandle(void){return ((motorDrv_t* )0);}
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	2300      	movs	r3, #0
 80039c6:	4618      	mov	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <BSP_MotorControl_AttachErrorHandler>:
 * @param[in] callback Name of the callback to attach 
 * to the error Hanlder
 * @retval None
 **********************************************************/
void BSP_MotorControl_AttachErrorHandler(void (*callback)(uint16_t))
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->AttachErrorHandler != 0))
 80039d8:	4b0b      	ldr	r3, [pc, #44]	; (8003a08 <BSP_MotorControl_AttachErrorHandler+0x38>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00a      	beq.n	80039f6 <BSP_MotorControl_AttachErrorHandler+0x26>
 80039e0:	4b09      	ldr	r3, [pc, #36]	; (8003a08 <BSP_MotorControl_AttachErrorHandler+0x38>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d005      	beq.n	80039f6 <BSP_MotorControl_AttachErrorHandler+0x26>
  {
    motorDrvHandle->AttachErrorHandler(callback);
 80039ea:	4b07      	ldr	r3, [pc, #28]	; (8003a08 <BSP_MotorControl_AttachErrorHandler+0x38>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	4798      	blx	r3
 80039f4:	e004      	b.n	8003a00 <BSP_MotorControl_AttachErrorHandler+0x30>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(2);
 80039f6:	f640 0002 	movw	r0, #2050	; 0x802
 80039fa:	f000 f825 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }
}
 80039fe:	bf00      	nop
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	20000a18 	.word	0x20000a18

08003a0c <BSP_MotorControl_AttachFlagInterrupt>:
 * @param[in] callback Name of the callback to attach 
 * to the Flag interrupt Hanlder
 * @retval None
 **********************************************************/
void BSP_MotorControl_AttachFlagInterrupt(void (*callback)(void))
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->AttachFlagInterrupt != 0))
 8003a14:	4b0b      	ldr	r3, [pc, #44]	; (8003a44 <BSP_MotorControl_AttachFlagInterrupt+0x38>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00a      	beq.n	8003a32 <BSP_MotorControl_AttachFlagInterrupt+0x26>
 8003a1c:	4b09      	ldr	r3, [pc, #36]	; (8003a44 <BSP_MotorControl_AttachFlagInterrupt+0x38>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d005      	beq.n	8003a32 <BSP_MotorControl_AttachFlagInterrupt+0x26>
  {
    motorDrvHandle->AttachFlagInterrupt(callback);
 8003a26:	4b07      	ldr	r3, [pc, #28]	; (8003a44 <BSP_MotorControl_AttachFlagInterrupt+0x38>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	4798      	blx	r3
 8003a30:	e004      	b.n	8003a3c <BSP_MotorControl_AttachFlagInterrupt+0x30>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(3);
 8003a32:	f640 0003 	movw	r0, #2051	; 0x803
 8003a36:	f000 f807 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }  
}
 8003a3a:	bf00      	nop
 8003a3c:	bf00      	nop
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	20000a18 	.word	0x20000a18

08003a48 <BSP_MotorControl_ErrorHandler>:
 * @brief Motor control error handler
 * @param[in] error number of the error
 * @retval None
 **********************************************************/
void BSP_MotorControl_ErrorHandler(uint16_t error)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	4603      	mov	r3, r0
 8003a50:	80fb      	strh	r3, [r7, #6]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->ErrorHandler != 0))
 8003a52:	4b0b      	ldr	r3, [pc, #44]	; (8003a80 <BSP_MotorControl_ErrorHandler+0x38>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00d      	beq.n	8003a76 <BSP_MotorControl_ErrorHandler+0x2e>
 8003a5a:	4b09      	ldr	r3, [pc, #36]	; (8003a80 <BSP_MotorControl_ErrorHandler+0x38>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d007      	beq.n	8003a76 <BSP_MotorControl_ErrorHandler+0x2e>
  {
    motorDrvHandle->ErrorHandler(error);
 8003a66:	4b06      	ldr	r3, [pc, #24]	; (8003a80 <BSP_MotorControl_ErrorHandler+0x38>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a6e:	88fa      	ldrh	r2, [r7, #6]
 8003a70:	4610      	mov	r0, r2
 8003a72:	4798      	blx	r3
    while(1)
    {
      /* Infinite loop as Error handler must be defined*/
    }
  }
}
 8003a74:	e000      	b.n	8003a78 <BSP_MotorControl_ErrorHandler+0x30>
    while(1)
 8003a76:	e7fe      	b.n	8003a76 <BSP_MotorControl_ErrorHandler+0x2e>
}
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	20000a18 	.word	0x20000a18

08003a84 <BSP_MotorControl_Init>:
 * @param[in] id Component Id (L6474, Powerstep01,...)
 * @param[in] initDeviceParameters Initialization structure for one device
 * @retval None
 **********************************************************/
void BSP_MotorControl_Init(uint16_t id, void* initDeviceParameters)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	6039      	str	r1, [r7, #0]
 8003a8e:	80fb      	strh	r3, [r7, #6]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->Init != 0))
 8003a90:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <BSP_MotorControl_Init+0x3c>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <BSP_MotorControl_Init+0x2a>
 8003a98:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <BSP_MotorControl_Init+0x3c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <BSP_MotorControl_Init+0x2a>
  {
    motorDrvHandle->Init(initDeviceParameters);
 8003aa2:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <BSP_MotorControl_Init+0x3c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6838      	ldr	r0, [r7, #0]
 8003aaa:	4798      	blx	r3
 8003aac:	e004      	b.n	8003ab8 <BSP_MotorControl_Init+0x34>
  }  
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(0);
 8003aae:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003ab2:	f7ff ffc9 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }  
}
 8003ab6:	bf00      	nop
 8003ab8:	bf00      	nop
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	20000a18 	.word	0x20000a18

08003ac4 <BSP_MotorControl_FlagInterruptHandler>:
/******************************************************//**
 * @brief  Handlers of the flag interrupt which calls the user callback (if defined)
 * @retval None
 **********************************************************/
void BSP_MotorControl_FlagInterruptHandler(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  if ((motorDrvHandle != 0)&&(motorDrvHandle->FlagInterruptHandler != 0))
 8003ac8:	4b0a      	ldr	r3, [pc, #40]	; (8003af4 <BSP_MotorControl_FlagInterruptHandler+0x30>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d009      	beq.n	8003ae4 <BSP_MotorControl_FlagInterruptHandler+0x20>
 8003ad0:	4b08      	ldr	r3, [pc, #32]	; (8003af4 <BSP_MotorControl_FlagInterruptHandler+0x30>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d004      	beq.n	8003ae4 <BSP_MotorControl_FlagInterruptHandler+0x20>
  {
    motorDrvHandle->FlagInterruptHandler();
 8003ada:	4b06      	ldr	r3, [pc, #24]	; (8003af4 <BSP_MotorControl_FlagInterruptHandler+0x30>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	4798      	blx	r3
 8003ae2:	e004      	b.n	8003aee <BSP_MotorControl_FlagInterruptHandler+0x2a>
  }    
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(5);
 8003ae4:	f640 0005 	movw	r0, #2053	; 0x805
 8003ae8:	f7ff ffae 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }  
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	20000a18 	.word	0x20000a18

08003af8 <BSP_MotorControl_GetDeviceState>:
 *            motorId from 0 to MAX_NUMBER_OF_BRUSH_DC_MOTORS for Brush DC motor
 * @retval State ACCELERATING, DECELERATING, STEADY or INACTIVE for stepper motor,
                 STEADY or INACTIVE for Brush DC motor
 **********************************************************/
motorState_t BSP_MotorControl_GetDeviceState(uint8_t deviceId)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
  motorState_t state = INACTIVE;
 8003b02:	2308      	movs	r3, #8
 8003b04:	73fb      	strb	r3, [r7, #15]

  if ((motorDrvHandle != 0)&&(motorDrvHandle->GetDeviceState != 0))
 8003b06:	4b0d      	ldr	r3, [pc, #52]	; (8003b3c <BSP_MotorControl_GetDeviceState+0x44>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00d      	beq.n	8003b2a <BSP_MotorControl_GetDeviceState+0x32>
 8003b0e:	4b0b      	ldr	r3, [pc, #44]	; (8003b3c <BSP_MotorControl_GetDeviceState+0x44>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d008      	beq.n	8003b2a <BSP_MotorControl_GetDeviceState+0x32>
  {
    state = motorDrvHandle->GetDeviceState(deviceId);
 8003b18:	4b08      	ldr	r3, [pc, #32]	; (8003b3c <BSP_MotorControl_GetDeviceState+0x44>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1e:	79fa      	ldrb	r2, [r7, #7]
 8003b20:	4610      	mov	r0, r2
 8003b22:	4798      	blx	r3
 8003b24:	4603      	mov	r3, r0
 8003b26:	73fb      	strb	r3, [r7, #15]
 8003b28:	e003      	b.n	8003b32 <BSP_MotorControl_GetDeviceState+0x3a>
  }      
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(9);
 8003b2a:	f640 0009 	movw	r0, #2057	; 0x809
 8003b2e:	f7ff ff8b 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }  
  return(state);   
 8003b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20000a18 	.word	0x20000a18

08003b40 <BSP_MotorControl_GetPosition>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES - 1)
 * For L6208: dummy parameter for compatibility with motor.h
 * @retval ABS_POSITION register value converted in a 32b signed integer
 **********************************************************/
int32_t BSP_MotorControl_GetPosition(uint8_t deviceId)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	4603      	mov	r3, r0
 8003b48:	71fb      	strb	r3, [r7, #7]
  int32_t pos = 0;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60fb      	str	r3, [r7, #12]
  
  if ((motorDrvHandle != 0)&&(motorDrvHandle->GetPosition != 0))
 8003b4e:	4b0d      	ldr	r3, [pc, #52]	; (8003b84 <BSP_MotorControl_GetPosition+0x44>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00c      	beq.n	8003b70 <BSP_MotorControl_GetPosition+0x30>
 8003b56:	4b0b      	ldr	r3, [pc, #44]	; (8003b84 <BSP_MotorControl_GetPosition+0x44>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d007      	beq.n	8003b70 <BSP_MotorControl_GetPosition+0x30>
  {
    pos = motorDrvHandle->GetPosition(deviceId);
 8003b60:	4b08      	ldr	r3, [pc, #32]	; (8003b84 <BSP_MotorControl_GetPosition+0x44>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b66:	79fa      	ldrb	r2, [r7, #7]
 8003b68:	4610      	mov	r0, r2
 8003b6a:	4798      	blx	r3
 8003b6c:	60f8      	str	r0, [r7, #12]
 8003b6e:	e003      	b.n	8003b78 <BSP_MotorControl_GetPosition+0x38>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(14);
 8003b70:	f640 000e 	movw	r0, #2062	; 0x80e
 8003b74:	f7ff ff68 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }      
  return(pos);
 8003b78:	68fb      	ldr	r3, [r7, #12]
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3710      	adds	r7, #16
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000a18 	.word	0x20000a18

08003b88 <BSP_MotorControl_GoTo>:
 * For L6208: dummy parameter for compatibility with motor.h
 * @param[in] targetPosition absolute position in steps
 * @retval None
 **********************************************************/
void BSP_MotorControl_GoTo(uint8_t deviceId, int32_t targetPosition)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	6039      	str	r1, [r7, #0]
 8003b92:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->GoTo != 0))
 8003b94:	4b0c      	ldr	r3, [pc, #48]	; (8003bc8 <BSP_MotorControl_GoTo+0x40>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00c      	beq.n	8003bb6 <BSP_MotorControl_GoTo+0x2e>
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <BSP_MotorControl_GoTo+0x40>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d007      	beq.n	8003bb6 <BSP_MotorControl_GoTo+0x2e>
  {
    motorDrvHandle->GoTo(deviceId, targetPosition);
 8003ba6:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <BSP_MotorControl_GoTo+0x40>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bac:	79fa      	ldrb	r2, [r7, #7]
 8003bae:	6839      	ldr	r1, [r7, #0]
 8003bb0:	4610      	mov	r0, r2
 8003bb2:	4798      	blx	r3
 8003bb4:	e004      	b.n	8003bc0 <BSP_MotorControl_GoTo+0x38>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(17);
 8003bb6:	f640 0011 	movw	r0, #2065	; 0x811
 8003bba:	f7ff ff45 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }      
}
 8003bbe:	bf00      	nop
 8003bc0:	bf00      	nop
 8003bc2:	3708      	adds	r7, #8
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	20000a18 	.word	0x20000a18

08003bcc <BSP_MotorControl_Move>:
 * @param[in] direction FORWARD or BACKWARD
 * @param[in] stepCount Number of steps to perform
 * @retval None
 **********************************************************/
void BSP_MotorControl_Move(uint8_t deviceId, motorDir_t direction, uint32_t stepCount)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	603a      	str	r2, [r7, #0]
 8003bd6:	71fb      	strb	r3, [r7, #7]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	71bb      	strb	r3, [r7, #6]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->Move != 0))
 8003bdc:	4b0c      	ldr	r3, [pc, #48]	; (8003c10 <BSP_MotorControl_Move+0x44>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00c      	beq.n	8003bfe <BSP_MotorControl_Move+0x32>
 8003be4:	4b0a      	ldr	r3, [pc, #40]	; (8003c10 <BSP_MotorControl_Move+0x44>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d007      	beq.n	8003bfe <BSP_MotorControl_Move+0x32>
  {
    motorDrvHandle->Move(deviceId, direction, stepCount);
 8003bee:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <BSP_MotorControl_Move+0x44>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bf4:	79b9      	ldrb	r1, [r7, #6]
 8003bf6:	79f8      	ldrb	r0, [r7, #7]
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	4798      	blx	r3
 8003bfc:	e004      	b.n	8003c08 <BSP_MotorControl_Move+0x3c>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(19);
 8003bfe:	f640 0013 	movw	r0, #2067	; 0x813
 8003c02:	f7ff ff21 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }      
}
 8003c06:	bf00      	nop
 8003c08:	bf00      	nop
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20000a18 	.word	0x20000a18

08003c14 <BSP_MotorControl_SetAcceleration>:
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is executing 
 * a MOVE or GOTO command (but it can be used during a RUN command)
 **********************************************************/
bool BSP_MotorControl_SetAcceleration(uint8_t deviceId,uint16_t newAcc)
{                                                  
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	460a      	mov	r2, r1
 8003c1e:	71fb      	strb	r3, [r7, #7]
 8003c20:	4613      	mov	r3, r2
 8003c22:	80bb      	strh	r3, [r7, #4]
  bool status = FALSE;
 8003c24:	2300      	movs	r3, #0
 8003c26:	73fb      	strb	r3, [r7, #15]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->SetAcceleration != 0))
 8003c28:	4b0d      	ldr	r3, [pc, #52]	; (8003c60 <BSP_MotorControl_SetAcceleration+0x4c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00e      	beq.n	8003c4e <BSP_MotorControl_SetAcceleration+0x3a>
 8003c30:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <BSP_MotorControl_SetAcceleration+0x4c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d009      	beq.n	8003c4e <BSP_MotorControl_SetAcceleration+0x3a>
  {
    status = motorDrvHandle->SetAcceleration(deviceId, newAcc);
 8003c3a:	4b09      	ldr	r3, [pc, #36]	; (8003c60 <BSP_MotorControl_SetAcceleration+0x4c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c40:	88b9      	ldrh	r1, [r7, #4]
 8003c42:	79fa      	ldrb	r2, [r7, #7]
 8003c44:	4610      	mov	r0, r2
 8003c46:	4798      	blx	r3
 8003c48:	4603      	mov	r3, r0
 8003c4a:	73fb      	strb	r3, [r7, #15]
 8003c4c:	e003      	b.n	8003c56 <BSP_MotorControl_SetAcceleration+0x42>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(22);
 8003c4e:	f640 0016 	movw	r0, #2070	; 0x816
 8003c52:	f7ff fef9 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }      
  return (status);
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
}            
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000a18 	.word	0x20000a18

08003c64 <BSP_MotorControl_SetDeceleration>:
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is executing 
 * a MOVE or GOTO command (but it can be used during a RUN command)
 **********************************************************/
bool BSP_MotorControl_SetDeceleration(uint8_t deviceId, uint16_t newDec)
{                                                  
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	460a      	mov	r2, r1
 8003c6e:	71fb      	strb	r3, [r7, #7]
 8003c70:	4613      	mov	r3, r2
 8003c72:	80bb      	strh	r3, [r7, #4]
  bool status = FALSE;
 8003c74:	2300      	movs	r3, #0
 8003c76:	73fb      	strb	r3, [r7, #15]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->SetDeceleration != 0))
 8003c78:	4b0d      	ldr	r3, [pc, #52]	; (8003cb0 <BSP_MotorControl_SetDeceleration+0x4c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00e      	beq.n	8003c9e <BSP_MotorControl_SetDeceleration+0x3a>
 8003c80:	4b0b      	ldr	r3, [pc, #44]	; (8003cb0 <BSP_MotorControl_SetDeceleration+0x4c>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d009      	beq.n	8003c9e <BSP_MotorControl_SetDeceleration+0x3a>
  {
    status = motorDrvHandle->SetDeceleration(deviceId, newDec);
 8003c8a:	4b09      	ldr	r3, [pc, #36]	; (8003cb0 <BSP_MotorControl_SetDeceleration+0x4c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c90:	88b9      	ldrh	r1, [r7, #4]
 8003c92:	79fa      	ldrb	r2, [r7, #7]
 8003c94:	4610      	mov	r0, r2
 8003c96:	4798      	blx	r3
 8003c98:	4603      	mov	r3, r0
 8003c9a:	73fb      	strb	r3, [r7, #15]
 8003c9c:	e003      	b.n	8003ca6 <BSP_MotorControl_SetDeceleration+0x42>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(23);
 8003c9e:	f640 0017 	movw	r0, #2071	; 0x817
 8003ca2:	f7ff fed1 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }        
  return (status);
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
}        
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	20000a18 	.word	0x20000a18

08003cb4 <BSP_MotorControl_SetHome>:
 * @param[in] homePosition new absolute home position 
 * For L6208: dummy parameter for compatibility with motor.h
 * @retval None
 **********************************************************/
void BSP_MotorControl_SetHome(uint8_t deviceId, int32_t homePosition)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	6039      	str	r1, [r7, #0]
 8003cbe:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->SetHome != 0))
 8003cc0:	4b0c      	ldr	r3, [pc, #48]	; (8003cf4 <BSP_MotorControl_SetHome+0x40>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00c      	beq.n	8003ce2 <BSP_MotorControl_SetHome+0x2e>
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <BSP_MotorControl_SetHome+0x40>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d007      	beq.n	8003ce2 <BSP_MotorControl_SetHome+0x2e>
  {
    motorDrvHandle->SetHome(deviceId, homePosition);
 8003cd2:	4b08      	ldr	r3, [pc, #32]	; (8003cf4 <BSP_MotorControl_SetHome+0x40>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cd8:	79fa      	ldrb	r2, [r7, #7]
 8003cda:	6839      	ldr	r1, [r7, #0]
 8003cdc:	4610      	mov	r0, r2
 8003cde:	4798      	blx	r3
 8003ce0:	e004      	b.n	8003cec <BSP_MotorControl_SetHome+0x38>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(24);
 8003ce2:	f640 0018 	movw	r0, #2072	; 0x818
 8003ce6:	f7ff feaf 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }        
}
 8003cea:	bf00      	nop
 8003cec:	bf00      	nop
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000a18 	.word	0x20000a18

08003cf8 <BSP_MotorControl_SetMaxSpeed>:
 * @retval true if the command is successfully executed, else false
 * @note For a stepper motor, the command is not performed if the device 
 * is executing a MOVE or GOTO command (but it can be used during a RUN command).
 **********************************************************/
bool BSP_MotorControl_SetMaxSpeed(uint8_t deviceId, uint16_t newMaxSpeed)
{                                                  
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	460a      	mov	r2, r1
 8003d02:	71fb      	strb	r3, [r7, #7]
 8003d04:	4613      	mov	r3, r2
 8003d06:	80bb      	strh	r3, [r7, #4]
  bool status = FALSE;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	73fb      	strb	r3, [r7, #15]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->SetMaxSpeed != 0))
 8003d0c:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <BSP_MotorControl_SetMaxSpeed+0x4c>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00e      	beq.n	8003d32 <BSP_MotorControl_SetMaxSpeed+0x3a>
 8003d14:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <BSP_MotorControl_SetMaxSpeed+0x4c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d009      	beq.n	8003d32 <BSP_MotorControl_SetMaxSpeed+0x3a>
  {
    status = motorDrvHandle->SetMaxSpeed(deviceId, newMaxSpeed);
 8003d1e:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <BSP_MotorControl_SetMaxSpeed+0x4c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d24:	88b9      	ldrh	r1, [r7, #4]
 8003d26:	79fa      	ldrb	r2, [r7, #7]
 8003d28:	4610      	mov	r0, r2
 8003d2a:	4798      	blx	r3
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	73fb      	strb	r3, [r7, #15]
 8003d30:	e003      	b.n	8003d3a <BSP_MotorControl_SetMaxSpeed+0x42>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(26);
 8003d32:	f640 001a 	movw	r0, #2074	; 0x81a
 8003d36:	f7ff fe87 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }     
  return (status);  
 8003d3a:	7bfb      	ldrb	r3, [r7, #15]
}                                                     
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20000a18 	.word	0x20000a18

08003d48 <BSP_MotorControl_SetMinSpeed>:
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is executing 
 * a MOVE or GOTO command (but it can be used during a RUN command).
 **********************************************************/
bool BSP_MotorControl_SetMinSpeed(uint8_t deviceId, uint16_t newMinSpeed)
{                                                  
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	460a      	mov	r2, r1
 8003d52:	71fb      	strb	r3, [r7, #7]
 8003d54:	4613      	mov	r3, r2
 8003d56:	80bb      	strh	r3, [r7, #4]
  bool status = FALSE;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	73fb      	strb	r3, [r7, #15]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->SetMinSpeed != 0))
 8003d5c:	4b0d      	ldr	r3, [pc, #52]	; (8003d94 <BSP_MotorControl_SetMinSpeed+0x4c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00e      	beq.n	8003d82 <BSP_MotorControl_SetMinSpeed+0x3a>
 8003d64:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <BSP_MotorControl_SetMinSpeed+0x4c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d009      	beq.n	8003d82 <BSP_MotorControl_SetMinSpeed+0x3a>
  {
    status = motorDrvHandle->SetMinSpeed(deviceId, newMinSpeed);
 8003d6e:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <BSP_MotorControl_SetMinSpeed+0x4c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d74:	88b9      	ldrh	r1, [r7, #4]
 8003d76:	79fa      	ldrb	r2, [r7, #7]
 8003d78:	4610      	mov	r0, r2
 8003d7a:	4798      	blx	r3
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	73fb      	strb	r3, [r7, #15]
 8003d80:	e003      	b.n	8003d8a <BSP_MotorControl_SetMinSpeed+0x42>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(27);
 8003d82:	f640 001b 	movw	r0, #2075	; 0x81b
 8003d86:	f7ff fe5f 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }     
  
  return (status);  
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
}                 
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	20000a18 	.word	0x20000a18

08003d98 <BSP_MotorControl_SoftStop>:
 *            motorId  from 0 to MAX_NUMBER_OF_BRUSH_DC_MOTORS for Brush DC motor
 * @retval true if the command is successfully executed, else false
 * @note The command is not performed is the device is in INACTIVE state.
 **********************************************************/
bool BSP_MotorControl_SoftStop(uint8_t deviceId)
{	
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	71fb      	strb	r3, [r7, #7]
  bool status = FALSE;
 8003da2:	2300      	movs	r3, #0
 8003da4:	73fb      	strb	r3, [r7, #15]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->SoftStop != 0))
 8003da6:	4b0d      	ldr	r3, [pc, #52]	; (8003ddc <BSP_MotorControl_SoftStop+0x44>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00d      	beq.n	8003dca <BSP_MotorControl_SoftStop+0x32>
 8003dae:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <BSP_MotorControl_SoftStop+0x44>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d008      	beq.n	8003dca <BSP_MotorControl_SoftStop+0x32>
  {
    status = motorDrvHandle->SoftStop(deviceId);
 8003db8:	4b08      	ldr	r3, [pc, #32]	; (8003ddc <BSP_MotorControl_SoftStop+0x44>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dbe:	79fa      	ldrb	r2, [r7, #7]
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	4798      	blx	r3
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	e003      	b.n	8003dd2 <BSP_MotorControl_SoftStop+0x3a>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(28);
 8003dca:	f640 001c 	movw	r0, #2076	; 0x81c
 8003dce:	f7ff fe3b 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }    
  return (status);  
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000a18 	.word	0x20000a18

08003de0 <BSP_MotorControl_StepClockHandler>:
 * For L6208: dummy parameter for compatibility with motor.h
 * @retval None
 * @note Must only be called by the timer ISR
 **********************************************************/
void BSP_MotorControl_StepClockHandler(uint8_t deviceId)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	4603      	mov	r3, r0
 8003de8:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->StepClockHandler != 0))
 8003dea:	4b0c      	ldr	r3, [pc, #48]	; (8003e1c <BSP_MotorControl_StepClockHandler+0x3c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00b      	beq.n	8003e0a <BSP_MotorControl_StepClockHandler+0x2a>
 8003df2:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <BSP_MotorControl_StepClockHandler+0x3c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d006      	beq.n	8003e0a <BSP_MotorControl_StepClockHandler+0x2a>
  {
    motorDrvHandle->StepClockHandler(deviceId);
 8003dfc:	4b07      	ldr	r3, [pc, #28]	; (8003e1c <BSP_MotorControl_StepClockHandler+0x3c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e02:	79fa      	ldrb	r2, [r7, #7]
 8003e04:	4610      	mov	r0, r2
 8003e06:	4798      	blx	r3
 8003e08:	e004      	b.n	8003e14 <BSP_MotorControl_StepClockHandler+0x34>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(29);
 8003e0a:	f640 001d 	movw	r0, #2077	; 0x81d
 8003e0e:	f7ff fe1b 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }   
}
 8003e12:	bf00      	nop
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000a18 	.word	0x20000a18

08003e20 <BSP_MotorControl_WaitWhileActive>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES - 1)
 * For L6208: dummy parameter for compatibility with motor.h
 * @retval None
 **********************************************************/
void BSP_MotorControl_WaitWhileActive(uint8_t deviceId)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	4603      	mov	r3, r0
 8003e28:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->WaitWhileActive != 0))
 8003e2a:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <BSP_MotorControl_WaitWhileActive+0x3c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00b      	beq.n	8003e4a <BSP_MotorControl_WaitWhileActive+0x2a>
 8003e32:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <BSP_MotorControl_WaitWhileActive+0x3c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d006      	beq.n	8003e4a <BSP_MotorControl_WaitWhileActive+0x2a>
  {
    motorDrvHandle->WaitWhileActive(deviceId);
 8003e3c:	4b07      	ldr	r3, [pc, #28]	; (8003e5c <BSP_MotorControl_WaitWhileActive+0x3c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e42:	79fa      	ldrb	r2, [r7, #7]
 8003e44:	4610      	mov	r0, r2
 8003e46:	4798      	blx	r3
 8003e48:	e004      	b.n	8003e54 <BSP_MotorControl_WaitWhileActive+0x34>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(30);
 8003e4a:	f640 001e 	movw	r0, #2078	; 0x81e
 8003e4e:	f7ff fdfb 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }    
}
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20000a18 	.word	0x20000a18

08003e60 <BSP_MotorControl_CmdGetStatus>:
 * the flags of the status register are reset. 
 * This is not the case when the status register is read with the
 * GetParam command (via the functions ReadStatusRegister or CmdGetParam).
 **********************************************************/
uint16_t BSP_MotorControl_CmdGetStatus(uint8_t deviceId)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	71fb      	strb	r3, [r7, #7]
  uint16_t status = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	81fb      	strh	r3, [r7, #14]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->CmdGetStatus != 0))
 8003e6e:	4b0e      	ldr	r3, [pc, #56]	; (8003ea8 <BSP_MotorControl_CmdGetStatus+0x48>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00f      	beq.n	8003e96 <BSP_MotorControl_CmdGetStatus+0x36>
 8003e76:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <BSP_MotorControl_CmdGetStatus+0x48>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <BSP_MotorControl_CmdGetStatus+0x36>
  {
    status = motorDrvHandle->CmdGetStatus(deviceId);
 8003e82:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <BSP_MotorControl_CmdGetStatus+0x48>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	79fa      	ldrb	r2, [r7, #7]
 8003e8c:	4610      	mov	r0, r2
 8003e8e:	4798      	blx	r3
 8003e90:	4603      	mov	r3, r0
 8003e92:	81fb      	strh	r3, [r7, #14]
 8003e94:	e003      	b.n	8003e9e <BSP_MotorControl_CmdGetStatus+0x3e>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(34);
 8003e96:	f640 0022 	movw	r0, #2082	; 0x822
 8003e9a:	f7ff fdd5 	bl	8003a48 <BSP_MotorControl_ErrorHandler>
  }      
  return (status);
 8003e9e:	89fb      	ldrh	r3, [r7, #14]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3710      	adds	r7, #16
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20000a18 	.word	0x20000a18

08003eac <BSP_MotorControl_SetNbDevices>:
 * from 1 to MAX_NUMBER_OF_DEVICES
 * @retval TRUE if successfull, FALSE if failure, attempt 
 * to set a number of devices greater than MAX_NUMBER_OF_DEVICES
 **********************************************************/
bool BSP_MotorControl_SetNbDevices(uint16_t id, uint8_t nbDevices)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	460a      	mov	r2, r1
 8003eb6:	80fb      	strh	r3, [r7, #6]
 8003eb8:	4613      	mov	r3, r2
 8003eba:	717b      	strb	r3, [r7, #5]
  MotorControlBoardId = id;
 8003ebc:	4a40      	ldr	r2, [pc, #256]	; (8003fc0 <BSP_MotorControl_SetNbDevices+0x114>)
 8003ebe:	88fb      	ldrh	r3, [r7, #6]
 8003ec0:	8013      	strh	r3, [r2, #0]
  bool status = FALSE;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]
  if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6474)
 8003ec6:	88fb      	ldrh	r3, [r7, #6]
 8003ec8:	f641 124a 	movw	r2, #6474	; 0x194a
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d105      	bne.n	8003edc <BSP_MotorControl_SetNbDevices+0x30>
  {
    motorDrvHandle = L6474_GetMotorHandle();
 8003ed0:	f7fd fc22 	bl	8001718 <L6474_GetMotorHandle>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	4a3b      	ldr	r2, [pc, #236]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003ed8:	6013      	str	r3, [r2, #0]
 8003eda:	e055      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_POWERSTEP01)
 8003edc:	88fb      	ldrh	r3, [r7, #6]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d105      	bne.n	8003eee <BSP_MotorControl_SetNbDevices+0x42>
  {
    motorDrvHandle = Powerstep01_GetMotorHandle();
 8003ee2:	f7ff fd4d 	bl	8003980 <Powerstep01_GetMotorHandle>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	4a36      	ldr	r2, [pc, #216]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	e04c      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6206)
 8003eee:	88fb      	ldrh	r3, [r7, #6]
 8003ef0:	f641 023e 	movw	r2, #6206	; 0x183e
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d105      	bne.n	8003f04 <BSP_MotorControl_SetNbDevices+0x58>
  {
    motorDrvHandle = L6206_GetMotorHandle();
 8003ef8:	f7ff fd4a 	bl	8003990 <L6206_GetMotorHandle>
 8003efc:	4603      	mov	r3, r0
 8003efe:	4a31      	ldr	r2, [pc, #196]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	e041      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6208)
 8003f04:	88fb      	ldrh	r3, [r7, #6]
 8003f06:	f5b3 5fc2 	cmp.w	r3, #6208	; 0x1840
 8003f0a:	d105      	bne.n	8003f18 <BSP_MotorControl_SetNbDevices+0x6c>
  {
    motorDrvHandle = L6208_GetMotorHandle();
 8003f0c:	f7ff fd48 	bl	80039a0 <L6208_GetMotorHandle>
 8003f10:	4603      	mov	r3, r0
 8003f12:	4a2c      	ldr	r2, [pc, #176]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e037      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN220)
 8003f18:	88fb      	ldrh	r3, [r7, #6]
 8003f1a:	2bdc      	cmp	r3, #220	; 0xdc
 8003f1c:	d105      	bne.n	8003f2a <BSP_MotorControl_SetNbDevices+0x7e>
  {
    motorDrvHandle = Stspin220_GetMotorHandle();
 8003f1e:	f7ff fd47 	bl	80039b0 <Stspin220_GetMotorHandle>
 8003f22:	4603      	mov	r3, r0
 8003f24:	4a27      	ldr	r2, [pc, #156]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	e02e      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if ( (id == BSP_MOTOR_CONTROL_BOARD_ID_L6470) ||
 8003f2a:	88fb      	ldrh	r3, [r7, #6]
 8003f2c:	f641 1246 	movw	r2, #6470	; 0x1946
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d004      	beq.n	8003f3e <BSP_MotorControl_SetNbDevices+0x92>
 8003f34:	88fb      	ldrh	r3, [r7, #6]
 8003f36:	f641 1248 	movw	r2, #6472	; 0x1948
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d105      	bne.n	8003f4a <BSP_MotorControl_SetNbDevices+0x9e>
		     (id == BSP_MOTOR_CONTROL_BOARD_ID_L6472) )
  {
    motorDrvHandle = l647x_GetMotorHandle();
 8003f3e:	f7ff fd0f 	bl	8003960 <l647x_GetMotorHandle>
 8003f42:	4603      	mov	r3, r0
 8003f44:	4a1f      	ldr	r2, [pc, #124]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	e01e      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if ( (id == BSP_MOTOR_CONTROL_BOARD_ID_L6480) ||
 8003f4a:	88fb      	ldrh	r3, [r7, #6]
 8003f4c:	f641 1250 	movw	r2, #6480	; 0x1950
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d004      	beq.n	8003f5e <BSP_MotorControl_SetNbDevices+0xb2>
 8003f54:	88fb      	ldrh	r3, [r7, #6]
 8003f56:	f641 1252 	movw	r2, #6482	; 0x1952
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d105      	bne.n	8003f6a <BSP_MotorControl_SetNbDevices+0xbe>
		     (id == BSP_MOTOR_CONTROL_BOARD_ID_L6482) )
  {
    motorDrvHandle = l648x_GetMotorHandle();
 8003f5e:	f7ff fd07 	bl	8003970 <l648x_GetMotorHandle>
 8003f62:	4603      	mov	r3, r0
 8003f64:	4a17      	ldr	r2, [pc, #92]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	e00e      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if ((id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN240)||
 8003f6a:	88fb      	ldrh	r3, [r7, #6]
 8003f6c:	2bf0      	cmp	r3, #240	; 0xf0
 8003f6e:	d002      	beq.n	8003f76 <BSP_MotorControl_SetNbDevices+0xca>
 8003f70:	88fb      	ldrh	r3, [r7, #6]
 8003f72:	2bfa      	cmp	r3, #250	; 0xfa
 8003f74:	d105      	bne.n	8003f82 <BSP_MotorControl_SetNbDevices+0xd6>
            (id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN250))
  {
    motorDrvHandle = Stspin240_250_GetMotorHandle();
 8003f76:	f7ff fd23 	bl	80039c0 <Stspin240_250_GetMotorHandle>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	4a11      	ldr	r2, [pc, #68]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f7e:	6013      	str	r3, [r2, #0]
 8003f80:	e002      	b.n	8003f88 <BSP_MotorControl_SetNbDevices+0xdc>
  }  
  else
  {
    motorDrvHandle = 0;
 8003f82:	4b10      	ldr	r3, [pc, #64]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]
  }
  if ((motorDrvHandle != 0)&&
 8003f88:	4b0e      	ldr	r3, [pc, #56]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d011      	beq.n	8003fb4 <BSP_MotorControl_SetNbDevices+0x108>
      (motorDrvHandle->SetNbDevices != 0)&&
 8003f90:	4b0c      	ldr	r3, [pc, #48]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
  if ((motorDrvHandle != 0)&&
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00b      	beq.n	8003fb4 <BSP_MotorControl_SetNbDevices+0x108>
      (motorDrvHandle->SetNbDevices != 0)&&
 8003f9c:	797b      	ldrb	r3, [r7, #5]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d008      	beq.n	8003fb4 <BSP_MotorControl_SetNbDevices+0x108>
      (nbDevices !=0))
  {
    status = motorDrvHandle->SetNbDevices(nbDevices);
 8003fa2:	4b08      	ldr	r3, [pc, #32]	; (8003fc4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8003faa:	797a      	ldrb	r2, [r7, #5]
 8003fac:	4610      	mov	r0, r2
 8003fae:	4798      	blx	r3
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 8003fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20000a1c 	.word	0x20000a1c
 8003fc4:	20000a18 	.word	0x20000a18

08003fc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fcc:	4b16      	ldr	r3, [pc, #88]	; (8004028 <SystemInit+0x60>)
 8003fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd2:	4a15      	ldr	r2, [pc, #84]	; (8004028 <SystemInit+0x60>)
 8003fd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003fd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003fdc:	4b13      	ldr	r3, [pc, #76]	; (800402c <SystemInit+0x64>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a12      	ldr	r2, [pc, #72]	; (800402c <SystemInit+0x64>)
 8003fe2:	f043 0301 	orr.w	r3, r3, #1
 8003fe6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003fe8:	4b10      	ldr	r3, [pc, #64]	; (800402c <SystemInit+0x64>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003fee:	4b0f      	ldr	r3, [pc, #60]	; (800402c <SystemInit+0x64>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a0e      	ldr	r2, [pc, #56]	; (800402c <SystemInit+0x64>)
 8003ff4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003ff8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ffc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	; (800402c <SystemInit+0x64>)
 8004000:	4a0b      	ldr	r2, [pc, #44]	; (8004030 <SystemInit+0x68>)
 8004002:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004004:	4b09      	ldr	r3, [pc, #36]	; (800402c <SystemInit+0x64>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a08      	ldr	r2, [pc, #32]	; (800402c <SystemInit+0x64>)
 800400a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800400e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004010:	4b06      	ldr	r3, [pc, #24]	; (800402c <SystemInit+0x64>)
 8004012:	2200      	movs	r2, #0
 8004014:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004016:	4b04      	ldr	r3, [pc, #16]	; (8004028 <SystemInit+0x60>)
 8004018:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800401c:	609a      	str	r2, [r3, #8]
#endif
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000ed00 	.word	0xe000ed00
 800402c:	40023800 	.word	0x40023800
 8004030:	24003010 	.word	0x24003010

08004034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004038:	4b0e      	ldr	r3, [pc, #56]	; (8004074 <HAL_Init+0x40>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a0d      	ldr	r2, [pc, #52]	; (8004074 <HAL_Init+0x40>)
 800403e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004042:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004044:	4b0b      	ldr	r3, [pc, #44]	; (8004074 <HAL_Init+0x40>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a0a      	ldr	r2, [pc, #40]	; (8004074 <HAL_Init+0x40>)
 800404a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800404e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004050:	4b08      	ldr	r3, [pc, #32]	; (8004074 <HAL_Init+0x40>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a07      	ldr	r2, [pc, #28]	; (8004074 <HAL_Init+0x40>)
 8004056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800405a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800405c:	2003      	movs	r0, #3
 800405e:	f000 f953 	bl	8004308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004062:	200f      	movs	r0, #15
 8004064:	f000 f810 	bl	8004088 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004068:	f000 f806 	bl	8004078 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	40023c00 	.word	0x40023c00

08004078 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800407c:	bf00      	nop
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
	...

08004088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004090:	4b12      	ldr	r3, [pc, #72]	; (80040dc <HAL_InitTick+0x54>)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	4b12      	ldr	r3, [pc, #72]	; (80040e0 <HAL_InitTick+0x58>)
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	4619      	mov	r1, r3
 800409a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800409e:	fbb3 f3f1 	udiv	r3, r3, r1
 80040a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 f963 	bl	8004372 <HAL_SYSTICK_Config>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e00e      	b.n	80040d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2b0f      	cmp	r3, #15
 80040ba:	d80a      	bhi.n	80040d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040bc:	2200      	movs	r2, #0
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	f04f 30ff 	mov.w	r0, #4294967295
 80040c4:	f000 f92b 	bl	800431e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040c8:	4a06      	ldr	r2, [pc, #24]	; (80040e4 <HAL_InitTick+0x5c>)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	e000      	b.n	80040d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	20000164 	.word	0x20000164
 80040e0:	2000016c 	.word	0x2000016c
 80040e4:	20000168 	.word	0x20000168

080040e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040ec:	4b06      	ldr	r3, [pc, #24]	; (8004108 <HAL_IncTick+0x20>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	461a      	mov	r2, r3
 80040f2:	4b06      	ldr	r3, [pc, #24]	; (800410c <HAL_IncTick+0x24>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4413      	add	r3, r2
 80040f8:	4a04      	ldr	r2, [pc, #16]	; (800410c <HAL_IncTick+0x24>)
 80040fa:	6013      	str	r3, [r2, #0]
}
 80040fc:	bf00      	nop
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	2000016c 	.word	0x2000016c
 800410c:	20000a20 	.word	0x20000a20

08004110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004110:	b480      	push	{r7}
 8004112:	af00      	add	r7, sp, #0
  return uwTick;
 8004114:	4b03      	ldr	r3, [pc, #12]	; (8004124 <HAL_GetTick+0x14>)
 8004116:	681b      	ldr	r3, [r3, #0]
}
 8004118:	4618      	mov	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	20000a20 	.word	0x20000a20

08004128 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004130:	f7ff ffee 	bl	8004110 <HAL_GetTick>
 8004134:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004140:	d005      	beq.n	800414e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004142:	4b0a      	ldr	r3, [pc, #40]	; (800416c <HAL_Delay+0x44>)
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	461a      	mov	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	4413      	add	r3, r2
 800414c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800414e:	bf00      	nop
 8004150:	f7ff ffde 	bl	8004110 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	429a      	cmp	r2, r3
 800415e:	d8f7      	bhi.n	8004150 <HAL_Delay+0x28>
  {
  }
}
 8004160:	bf00      	nop
 8004162:	bf00      	nop
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	2000016c 	.word	0x2000016c

08004170 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004170:	b480      	push	{r7}
 8004172:	b085      	sub	sp, #20
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004180:	4b0c      	ldr	r3, [pc, #48]	; (80041b4 <NVIC_SetPriorityGrouping+0x44>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800418c:	4013      	ands	r3, r2
 800418e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004198:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800419c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041a2:	4a04      	ldr	r2, [pc, #16]	; (80041b4 <NVIC_SetPriorityGrouping+0x44>)
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	60d3      	str	r3, [r2, #12]
}
 80041a8:	bf00      	nop
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	e000ed00 	.word	0xe000ed00

080041b8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80041b8:	b480      	push	{r7}
 80041ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041bc:	4b04      	ldr	r3, [pc, #16]	; (80041d0 <NVIC_GetPriorityGrouping+0x18>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	0a1b      	lsrs	r3, r3, #8
 80041c2:	f003 0307 	and.w	r3, r3, #7
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	e000ed00 	.word	0xe000ed00

080041d4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	f003 021f 	and.w	r2, r3, #31
 80041e4:	4907      	ldr	r1, [pc, #28]	; (8004204 <NVIC_EnableIRQ+0x30>)
 80041e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ea:	095b      	lsrs	r3, r3, #5
 80041ec:	2001      	movs	r0, #1
 80041ee:	fa00 f202 	lsl.w	r2, r0, r2
 80041f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	e000e100 	.word	0xe000e100

08004208 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	6039      	str	r1, [r7, #0]
 8004212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8004214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004218:	2b00      	cmp	r3, #0
 800421a:	da0b      	bge.n	8004234 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	b2da      	uxtb	r2, r3
 8004220:	490c      	ldr	r1, [pc, #48]	; (8004254 <NVIC_SetPriority+0x4c>)
 8004222:	79fb      	ldrb	r3, [r7, #7]
 8004224:	f003 030f 	and.w	r3, r3, #15
 8004228:	3b04      	subs	r3, #4
 800422a:	0112      	lsls	r2, r2, #4
 800422c:	b2d2      	uxtb	r2, r2
 800422e:	440b      	add	r3, r1
 8004230:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004232:	e009      	b.n	8004248 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	b2da      	uxtb	r2, r3
 8004238:	4907      	ldr	r1, [pc, #28]	; (8004258 <NVIC_SetPriority+0x50>)
 800423a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800423e:	0112      	lsls	r2, r2, #4
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	440b      	add	r3, r1
 8004244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	e000ed00 	.word	0xe000ed00
 8004258:	e000e100 	.word	0xe000e100

0800425c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800425c:	b480      	push	{r7}
 800425e:	b089      	sub	sp, #36	; 0x24
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f1c3 0307 	rsb	r3, r3, #7
 8004276:	2b04      	cmp	r3, #4
 8004278:	bf28      	it	cs
 800427a:	2304      	movcs	r3, #4
 800427c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	3304      	adds	r3, #4
 8004282:	2b06      	cmp	r3, #6
 8004284:	d902      	bls.n	800428c <NVIC_EncodePriority+0x30>
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	3b03      	subs	r3, #3
 800428a:	e000      	b.n	800428e <NVIC_EncodePriority+0x32>
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004290:	f04f 32ff 	mov.w	r2, #4294967295
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	43da      	mvns	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	401a      	ands	r2, r3
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042a4:	f04f 31ff 	mov.w	r1, #4294967295
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	fa01 f303 	lsl.w	r3, r1, r3
 80042ae:	43d9      	mvns	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042b4:	4313      	orrs	r3, r2
         );
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3724      	adds	r7, #36	; 0x24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
	...

080042c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042d4:	d301      	bcc.n	80042da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042d6:	2301      	movs	r3, #1
 80042d8:	e00f      	b.n	80042fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042da:	4a0a      	ldr	r2, [pc, #40]	; (8004304 <SysTick_Config+0x40>)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3b01      	subs	r3, #1
 80042e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042e2:	210f      	movs	r1, #15
 80042e4:	f04f 30ff 	mov.w	r0, #4294967295
 80042e8:	f7ff ff8e 	bl	8004208 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <SysTick_Config+0x40>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042f2:	4b04      	ldr	r3, [pc, #16]	; (8004304 <SysTick_Config+0x40>)
 80042f4:	2207      	movs	r2, #7
 80042f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	e000e010 	.word	0xe000e010

08004308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff2d 	bl	8004170 <NVIC_SetPriorityGrouping>
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
 800432a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800432c:	2300      	movs	r3, #0
 800432e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004330:	f7ff ff42 	bl	80041b8 <NVIC_GetPriorityGrouping>
 8004334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68b9      	ldr	r1, [r7, #8]
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff8e 	bl	800425c <NVIC_EncodePriority>
 8004340:	4602      	mov	r2, r0
 8004342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004346:	4611      	mov	r1, r2
 8004348:	4618      	mov	r0, r3
 800434a:	f7ff ff5d 	bl	8004208 <NVIC_SetPriority>
}
 800434e:	bf00      	nop
 8004350:	3718      	adds	r7, #24
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b082      	sub	sp, #8
 800435a:	af00      	add	r7, sp, #0
 800435c:	4603      	mov	r3, r0
 800435e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff35 	bl	80041d4 <NVIC_EnableIRQ>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7ff ffa2 	bl	80042c4 <SysTick_Config>
 8004380:	4603      	mov	r3, r0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
	...

0800438c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004398:	f7ff feba 	bl	8004110 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e099      	b.n	80044dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0201 	bic.w	r2, r2, #1
 80043c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043c8:	e00f      	b.n	80043ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043ca:	f7ff fea1 	bl	8004110 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b05      	cmp	r3, #5
 80043d6:	d908      	bls.n	80043ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2220      	movs	r2, #32
 80043dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2203      	movs	r2, #3
 80043e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e078      	b.n	80044dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1e8      	bne.n	80043ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	4b38      	ldr	r3, [pc, #224]	; (80044e4 <HAL_DMA_Init+0x158>)
 8004404:	4013      	ands	r3, r2
 8004406:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004416:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004422:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800442e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	4313      	orrs	r3, r2
 800443a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	2b04      	cmp	r3, #4
 8004442:	d107      	bne.n	8004454 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444c:	4313      	orrs	r3, r2
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	4313      	orrs	r3, r2
 8004452:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	f023 0307 	bic.w	r3, r3, #7
 800446a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447a:	2b04      	cmp	r3, #4
 800447c:	d117      	bne.n	80044ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00e      	beq.n	80044ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 fa77 	bl	8004984 <DMA_CheckFifoParam>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2240      	movs	r2, #64	; 0x40
 80044a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80044aa:	2301      	movs	r3, #1
 80044ac:	e016      	b.n	80044dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fa2e 	bl	8004918 <DMA_CalcBaseAndBitshift>
 80044bc:	4603      	mov	r3, r0
 80044be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c4:	223f      	movs	r2, #63	; 0x3f
 80044c6:	409a      	lsls	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	f010803f 	.word	0xf010803f

080044e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004506:	2b01      	cmp	r3, #1
 8004508:	d101      	bne.n	800450e <HAL_DMA_Start_IT+0x26>
 800450a:	2302      	movs	r3, #2
 800450c:	e048      	b.n	80045a0 <HAL_DMA_Start_IT+0xb8>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b01      	cmp	r3, #1
 8004520:	d137      	bne.n	8004592 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2202      	movs	r2, #2
 8004526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	68b9      	ldr	r1, [r7, #8]
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 f9c0 	bl	80048bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004540:	223f      	movs	r2, #63	; 0x3f
 8004542:	409a      	lsls	r2, r3
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0216 	orr.w	r2, r2, #22
 8004556:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	695a      	ldr	r2, [r3, #20]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004566:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	2b00      	cmp	r3, #0
 800456e:	d007      	beq.n	8004580 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f042 0208 	orr.w	r2, r2, #8
 800457e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	e005      	b.n	800459e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800459a:	2302      	movs	r3, #2
 800459c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800459e:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045b4:	4b8e      	ldr	r3, [pc, #568]	; (80047f0 <HAL_DMA_IRQHandler+0x248>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a8e      	ldr	r2, [pc, #568]	; (80047f4 <HAL_DMA_IRQHandler+0x24c>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	0a9b      	lsrs	r3, r3, #10
 80045c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d2:	2208      	movs	r2, #8
 80045d4:	409a      	lsls	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	4013      	ands	r3, r2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d01a      	beq.n	8004614 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d013      	beq.n	8004614 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0204 	bic.w	r2, r2, #4
 80045fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004600:	2208      	movs	r2, #8
 8004602:	409a      	lsls	r2, r3
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460c:	f043 0201 	orr.w	r2, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004618:	2201      	movs	r2, #1
 800461a:	409a      	lsls	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4013      	ands	r3, r2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d012      	beq.n	800464a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004636:	2201      	movs	r2, #1
 8004638:	409a      	lsls	r2, r3
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004642:	f043 0202 	orr.w	r2, r3, #2
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464e:	2204      	movs	r2, #4
 8004650:	409a      	lsls	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4013      	ands	r3, r2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d012      	beq.n	8004680 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00b      	beq.n	8004680 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466c:	2204      	movs	r2, #4
 800466e:	409a      	lsls	r2, r3
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004678:	f043 0204 	orr.w	r2, r3, #4
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004684:	2210      	movs	r2, #16
 8004686:	409a      	lsls	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4013      	ands	r3, r2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d043      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0308 	and.w	r3, r3, #8
 800469a:	2b00      	cmp	r3, #0
 800469c:	d03c      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a2:	2210      	movs	r2, #16
 80046a4:	409a      	lsls	r2, r3
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d018      	beq.n	80046ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d108      	bne.n	80046d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d024      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	4798      	blx	r3
 80046d6:	e01f      	b.n	8004718 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d01b      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	4798      	blx	r3
 80046e8:	e016      	b.n	8004718 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d107      	bne.n	8004708 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0208 	bic.w	r2, r2, #8
 8004706:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471c:	2220      	movs	r2, #32
 800471e:	409a      	lsls	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4013      	ands	r3, r2
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 808f 	beq.w	8004848 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0310 	and.w	r3, r3, #16
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 8087 	beq.w	8004848 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473e:	2220      	movs	r2, #32
 8004740:	409a      	lsls	r2, r3
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b05      	cmp	r3, #5
 8004750:	d136      	bne.n	80047c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 0216 	bic.w	r2, r2, #22
 8004760:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695a      	ldr	r2, [r3, #20]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004770:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <HAL_DMA_IRQHandler+0x1da>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0208 	bic.w	r2, r2, #8
 8004790:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004796:	223f      	movs	r2, #63	; 0x3f
 8004798:	409a      	lsls	r2, r3
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d07e      	beq.n	80048b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	4798      	blx	r3
        }
        return;
 80047be:	e079      	b.n	80048b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d01d      	beq.n	800480a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10d      	bne.n	80047f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d031      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	4798      	blx	r3
 80047ec:	e02c      	b.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
 80047ee:	bf00      	nop
 80047f0:	20000164 	.word	0x20000164
 80047f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d023      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	4798      	blx	r3
 8004808:	e01e      	b.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10f      	bne.n	8004838 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0210 	bic.w	r2, r2, #16
 8004826:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484c:	2b00      	cmp	r3, #0
 800484e:	d032      	beq.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	d022      	beq.n	80048a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2205      	movs	r2, #5
 8004860:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f022 0201 	bic.w	r2, r2, #1
 8004872:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	3301      	adds	r3, #1
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	429a      	cmp	r2, r3
 800487e:	d307      	bcc.n	8004890 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f2      	bne.n	8004874 <HAL_DMA_IRQHandler+0x2cc>
 800488e:	e000      	b.n	8004892 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004890:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	4798      	blx	r3
 80048b2:	e000      	b.n	80048b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80048b4:	bf00      	nop
    }
  }
}
 80048b6:	3718      	adds	r7, #24
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
 80048c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	683a      	ldr	r2, [r7, #0]
 80048e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2b40      	cmp	r3, #64	; 0x40
 80048e8:	d108      	bne.n	80048fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048fa:	e007      	b.n	800490c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	60da      	str	r2, [r3, #12]
}
 800490c:	bf00      	nop
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	b2db      	uxtb	r3, r3
 8004926:	3b10      	subs	r3, #16
 8004928:	4a14      	ldr	r2, [pc, #80]	; (800497c <DMA_CalcBaseAndBitshift+0x64>)
 800492a:	fba2 2303 	umull	r2, r3, r2, r3
 800492e:	091b      	lsrs	r3, r3, #4
 8004930:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004932:	4a13      	ldr	r2, [pc, #76]	; (8004980 <DMA_CalcBaseAndBitshift+0x68>)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	4413      	add	r3, r2
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	461a      	mov	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2b03      	cmp	r3, #3
 8004944:	d909      	bls.n	800495a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800494e:	f023 0303 	bic.w	r3, r3, #3
 8004952:	1d1a      	adds	r2, r3, #4
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	659a      	str	r2, [r3, #88]	; 0x58
 8004958:	e007      	b.n	800496a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004962:	f023 0303 	bic.w	r3, r3, #3
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800496e:	4618      	mov	r0, r3
 8004970:	3714      	adds	r7, #20
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	aaaaaaab 	.word	0xaaaaaaab
 8004980:	0800d380 	.word	0x0800d380

08004984 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800498c:	2300      	movs	r3, #0
 800498e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004994:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d11f      	bne.n	80049de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d856      	bhi.n	8004a52 <DMA_CheckFifoParam+0xce>
 80049a4:	a201      	add	r2, pc, #4	; (adr r2, 80049ac <DMA_CheckFifoParam+0x28>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049bd 	.word	0x080049bd
 80049b0:	080049cf 	.word	0x080049cf
 80049b4:	080049bd 	.word	0x080049bd
 80049b8:	08004a53 	.word	0x08004a53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d046      	beq.n	8004a56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049cc:	e043      	b.n	8004a56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049d6:	d140      	bne.n	8004a5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049dc:	e03d      	b.n	8004a5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049e6:	d121      	bne.n	8004a2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d837      	bhi.n	8004a5e <DMA_CheckFifoParam+0xda>
 80049ee:	a201      	add	r2, pc, #4	; (adr r2, 80049f4 <DMA_CheckFifoParam+0x70>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a05 	.word	0x08004a05
 80049f8:	08004a0b 	.word	0x08004a0b
 80049fc:	08004a05 	.word	0x08004a05
 8004a00:	08004a1d 	.word	0x08004a1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	73fb      	strb	r3, [r7, #15]
      break;
 8004a08:	e030      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d025      	beq.n	8004a62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1a:	e022      	b.n	8004a62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a24:	d11f      	bne.n	8004a66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a2a:	e01c      	b.n	8004a66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d903      	bls.n	8004a3a <DMA_CheckFifoParam+0xb6>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d003      	beq.n	8004a40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a38:	e018      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	73fb      	strb	r3, [r7, #15]
      break;
 8004a3e:	e015      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00e      	beq.n	8004a6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a50:	e00b      	b.n	8004a6a <DMA_CheckFifoParam+0xe6>
      break;
 8004a52:	bf00      	nop
 8004a54:	e00a      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a56:	bf00      	nop
 8004a58:	e008      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a5a:	bf00      	nop
 8004a5c:	e006      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a5e:	bf00      	nop
 8004a60:	e004      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a62:	bf00      	nop
 8004a64:	e002      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;   
 8004a66:	bf00      	nop
 8004a68:	e000      	b.n	8004a6c <DMA_CheckFifoParam+0xe8>
      break;
 8004a6a:	bf00      	nop
    }
  } 
  
  return status; 
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop

08004a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b089      	sub	sp, #36	; 0x24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a92:	2300      	movs	r3, #0
 8004a94:	61fb      	str	r3, [r7, #28]
 8004a96:	e159      	b.n	8004d4c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a98:	2201      	movs	r2, #1
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	f040 8148 	bne.w	8004d46 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d003      	beq.n	8004ac6 <HAL_GPIO_Init+0x4a>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b12      	cmp	r3, #18
 8004ac4:	d123      	bne.n	8004b0e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	08da      	lsrs	r2, r3, #3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	3208      	adds	r2, #8
 8004ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	f003 0307 	and.w	r3, r3, #7
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	220f      	movs	r2, #15
 8004ade:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae2:	43db      	mvns	r3, r3
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	691a      	ldr	r2, [r3, #16]
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	f003 0307 	and.w	r3, r3, #7
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	08da      	lsrs	r2, r3, #3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3208      	adds	r2, #8
 8004b08:	69b9      	ldr	r1, [r7, #24]
 8004b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	2203      	movs	r2, #3
 8004b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1e:	43db      	mvns	r3, r3
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	4013      	ands	r3, r2
 8004b24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f003 0203 	and.w	r2, r3, #3
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	fa02 f303 	lsl.w	r3, r2, r3
 8004b36:	69ba      	ldr	r2, [r7, #24]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d00b      	beq.n	8004b62 <HAL_GPIO_Init+0xe6>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d007      	beq.n	8004b62 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b56:	2b11      	cmp	r3, #17
 8004b58:	d003      	beq.n	8004b62 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b12      	cmp	r3, #18
 8004b60:	d130      	bne.n	8004bc4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	2203      	movs	r2, #3
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	43db      	mvns	r3, r3
 8004b74:	69ba      	ldr	r2, [r7, #24]
 8004b76:	4013      	ands	r3, r2
 8004b78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	005b      	lsls	r3, r3, #1
 8004b82:	fa02 f303 	lsl.w	r3, r2, r3
 8004b86:	69ba      	ldr	r2, [r7, #24]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b98:	2201      	movs	r2, #1
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba0:	43db      	mvns	r3, r3
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	091b      	lsrs	r3, r3, #4
 8004bae:	f003 0201 	and.w	r2, r3, #1
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	69ba      	ldr	r2, [r7, #24]
 8004bc2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	2203      	movs	r2, #3
 8004bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd4:	43db      	mvns	r3, r3
 8004bd6:	69ba      	ldr	r2, [r7, #24]
 8004bd8:	4013      	ands	r3, r2
 8004bda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	689a      	ldr	r2, [r3, #8]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	fa02 f303 	lsl.w	r3, r2, r3
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 80a2 	beq.w	8004d46 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	60fb      	str	r3, [r7, #12]
 8004c06:	4b57      	ldr	r3, [pc, #348]	; (8004d64 <HAL_GPIO_Init+0x2e8>)
 8004c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0a:	4a56      	ldr	r2, [pc, #344]	; (8004d64 <HAL_GPIO_Init+0x2e8>)
 8004c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c10:	6453      	str	r3, [r2, #68]	; 0x44
 8004c12:	4b54      	ldr	r3, [pc, #336]	; (8004d64 <HAL_GPIO_Init+0x2e8>)
 8004c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c1e:	4a52      	ldr	r2, [pc, #328]	; (8004d68 <HAL_GPIO_Init+0x2ec>)
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	089b      	lsrs	r3, r3, #2
 8004c24:	3302      	adds	r3, #2
 8004c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	220f      	movs	r2, #15
 8004c36:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3a:	43db      	mvns	r3, r3
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4013      	ands	r3, r2
 8004c40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a49      	ldr	r2, [pc, #292]	; (8004d6c <HAL_GPIO_Init+0x2f0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d019      	beq.n	8004c7e <HAL_GPIO_Init+0x202>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a48      	ldr	r2, [pc, #288]	; (8004d70 <HAL_GPIO_Init+0x2f4>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d013      	beq.n	8004c7a <HAL_GPIO_Init+0x1fe>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a47      	ldr	r2, [pc, #284]	; (8004d74 <HAL_GPIO_Init+0x2f8>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d00d      	beq.n	8004c76 <HAL_GPIO_Init+0x1fa>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a46      	ldr	r2, [pc, #280]	; (8004d78 <HAL_GPIO_Init+0x2fc>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d007      	beq.n	8004c72 <HAL_GPIO_Init+0x1f6>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a45      	ldr	r2, [pc, #276]	; (8004d7c <HAL_GPIO_Init+0x300>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d101      	bne.n	8004c6e <HAL_GPIO_Init+0x1f2>
 8004c6a:	2304      	movs	r3, #4
 8004c6c:	e008      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c6e:	2307      	movs	r3, #7
 8004c70:	e006      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c72:	2303      	movs	r3, #3
 8004c74:	e004      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c76:	2302      	movs	r3, #2
 8004c78:	e002      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e000      	b.n	8004c80 <HAL_GPIO_Init+0x204>
 8004c7e:	2300      	movs	r3, #0
 8004c80:	69fa      	ldr	r2, [r7, #28]
 8004c82:	f002 0203 	and.w	r2, r2, #3
 8004c86:	0092      	lsls	r2, r2, #2
 8004c88:	4093      	lsls	r3, r2
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c90:	4935      	ldr	r1, [pc, #212]	; (8004d68 <HAL_GPIO_Init+0x2ec>)
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	089b      	lsrs	r3, r3, #2
 8004c96:	3302      	adds	r3, #2
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c9e:	4b38      	ldr	r3, [pc, #224]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	43db      	mvns	r3, r3
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	4013      	ands	r3, r2
 8004cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004cc2:	4a2f      	ldr	r2, [pc, #188]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004cc8:	4b2d      	ldr	r3, [pc, #180]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004ce4:	69ba      	ldr	r2, [r7, #24]
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004cec:	4a24      	ldr	r2, [pc, #144]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cf2:	4b23      	ldr	r3, [pc, #140]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	43db      	mvns	r3, r3
 8004cfc:	69ba      	ldr	r2, [r7, #24]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d16:	4a1a      	ldr	r2, [pc, #104]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d1c:	4b18      	ldr	r3, [pc, #96]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	43db      	mvns	r3, r3
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4013      	ands	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d40:	4a0f      	ldr	r2, [pc, #60]	; (8004d80 <HAL_GPIO_Init+0x304>)
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	3301      	adds	r3, #1
 8004d4a:	61fb      	str	r3, [r7, #28]
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	2b0f      	cmp	r3, #15
 8004d50:	f67f aea2 	bls.w	8004a98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d54:	bf00      	nop
 8004d56:	bf00      	nop
 8004d58:	3724      	adds	r7, #36	; 0x24
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	40023800 	.word	0x40023800
 8004d68:	40013800 	.word	0x40013800
 8004d6c:	40020000 	.word	0x40020000
 8004d70:	40020400 	.word	0x40020400
 8004d74:	40020800 	.word	0x40020800
 8004d78:	40020c00 	.word	0x40020c00
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	40013c00 	.word	0x40013c00

08004d84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	807b      	strh	r3, [r7, #2]
 8004d90:	4613      	mov	r3, r2
 8004d92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d94:	787b      	ldrb	r3, [r7, #1]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d003      	beq.n	8004da2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d9a:	887a      	ldrh	r2, [r7, #2]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004da0:	e003      	b.n	8004daa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004da2:	887b      	ldrh	r3, [r7, #2]
 8004da4:	041a      	lsls	r2, r3, #16
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	619a      	str	r2, [r3, #24]
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr

08004db6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	695a      	ldr	r2, [r3, #20]
 8004dc6:	887b      	ldrh	r3, [r7, #2]
 8004dc8:	405a      	eors	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	615a      	str	r2, [r3, #20]
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
	...

08004ddc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	4603      	mov	r3, r0
 8004de4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004de6:	4b08      	ldr	r3, [pc, #32]	; (8004e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004de8:	695a      	ldr	r2, [r3, #20]
 8004dea:	88fb      	ldrh	r3, [r7, #6]
 8004dec:	4013      	ands	r3, r2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d006      	beq.n	8004e00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004df2:	4a05      	ldr	r2, [pc, #20]	; (8004e08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004df4:	88fb      	ldrh	r3, [r7, #6]
 8004df6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f003 fc50 	bl	80086a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004e00:	bf00      	nop
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40013c00 	.word	0x40013c00

08004e0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e22a      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d075      	beq.n	8004f16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e2a:	4b88      	ldr	r3, [pc, #544]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 030c 	and.w	r3, r3, #12
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d00c      	beq.n	8004e50 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e36:	4b85      	ldr	r3, [pc, #532]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e3e:	2b08      	cmp	r3, #8
 8004e40:	d112      	bne.n	8004e68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e42:	4b82      	ldr	r3, [pc, #520]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e4e:	d10b      	bne.n	8004e68 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e50:	4b7e      	ldr	r3, [pc, #504]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d05b      	beq.n	8004f14 <HAL_RCC_OscConfig+0x108>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d157      	bne.n	8004f14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e205      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e70:	d106      	bne.n	8004e80 <HAL_RCC_OscConfig+0x74>
 8004e72:	4b76      	ldr	r3, [pc, #472]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a75      	ldr	r2, [pc, #468]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	e01d      	b.n	8004ebc <HAL_RCC_OscConfig+0xb0>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e88:	d10c      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x98>
 8004e8a:	4b70      	ldr	r3, [pc, #448]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a6f      	ldr	r2, [pc, #444]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	4b6d      	ldr	r3, [pc, #436]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a6c      	ldr	r2, [pc, #432]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	e00b      	b.n	8004ebc <HAL_RCC_OscConfig+0xb0>
 8004ea4:	4b69      	ldr	r3, [pc, #420]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a68      	ldr	r2, [pc, #416]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004eaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	4b66      	ldr	r3, [pc, #408]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a65      	ldr	r2, [pc, #404]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004eb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004eba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d013      	beq.n	8004eec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec4:	f7ff f924 	bl	8004110 <HAL_GetTick>
 8004ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ecc:	f7ff f920 	bl	8004110 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b64      	cmp	r3, #100	; 0x64
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e1ca      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ede:	4b5b      	ldr	r3, [pc, #364]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f0      	beq.n	8004ecc <HAL_RCC_OscConfig+0xc0>
 8004eea:	e014      	b.n	8004f16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eec:	f7ff f910 	bl	8004110 <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ef4:	f7ff f90c 	bl	8004110 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b64      	cmp	r3, #100	; 0x64
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e1b6      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f06:	4b51      	ldr	r3, [pc, #324]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f0      	bne.n	8004ef4 <HAL_RCC_OscConfig+0xe8>
 8004f12:	e000      	b.n	8004f16 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d063      	beq.n	8004fea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f22:	4b4a      	ldr	r3, [pc, #296]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 030c 	and.w	r3, r3, #12
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00b      	beq.n	8004f46 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f2e:	4b47      	ldr	r3, [pc, #284]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f36:	2b08      	cmp	r3, #8
 8004f38:	d11c      	bne.n	8004f74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f3a:	4b44      	ldr	r3, [pc, #272]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d116      	bne.n	8004f74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f46:	4b41      	ldr	r3, [pc, #260]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d005      	beq.n	8004f5e <HAL_RCC_OscConfig+0x152>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d001      	beq.n	8004f5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e18a      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f5e:	4b3b      	ldr	r3, [pc, #236]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	4937      	ldr	r1, [pc, #220]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f72:	e03a      	b.n	8004fea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d020      	beq.n	8004fbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f7c:	4b34      	ldr	r3, [pc, #208]	; (8005050 <HAL_RCC_OscConfig+0x244>)
 8004f7e:	2201      	movs	r2, #1
 8004f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f82:	f7ff f8c5 	bl	8004110 <HAL_GetTick>
 8004f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f88:	e008      	b.n	8004f9c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f8a:	f7ff f8c1 	bl	8004110 <HAL_GetTick>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d901      	bls.n	8004f9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e16b      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f9c:	4b2b      	ldr	r3, [pc, #172]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d0f0      	beq.n	8004f8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa8:	4b28      	ldr	r3, [pc, #160]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	00db      	lsls	r3, r3, #3
 8004fb6:	4925      	ldr	r1, [pc, #148]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	600b      	str	r3, [r1, #0]
 8004fbc:	e015      	b.n	8004fea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fbe:	4b24      	ldr	r3, [pc, #144]	; (8005050 <HAL_RCC_OscConfig+0x244>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc4:	f7ff f8a4 	bl	8004110 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fcc:	f7ff f8a0 	bl	8004110 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e14a      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fde:	4b1b      	ldr	r3, [pc, #108]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1f0      	bne.n	8004fcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0308 	and.w	r3, r3, #8
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d036      	beq.n	8005064 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d016      	beq.n	800502c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ffe:	4b15      	ldr	r3, [pc, #84]	; (8005054 <HAL_RCC_OscConfig+0x248>)
 8005000:	2201      	movs	r2, #1
 8005002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005004:	f7ff f884 	bl	8004110 <HAL_GetTick>
 8005008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800500a:	e008      	b.n	800501e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800500c:	f7ff f880 	bl	8004110 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b02      	cmp	r3, #2
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e12a      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800501e:	4b0b      	ldr	r3, [pc, #44]	; (800504c <HAL_RCC_OscConfig+0x240>)
 8005020:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0f0      	beq.n	800500c <HAL_RCC_OscConfig+0x200>
 800502a:	e01b      	b.n	8005064 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800502c:	4b09      	ldr	r3, [pc, #36]	; (8005054 <HAL_RCC_OscConfig+0x248>)
 800502e:	2200      	movs	r2, #0
 8005030:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005032:	f7ff f86d 	bl	8004110 <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005038:	e00e      	b.n	8005058 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800503a:	f7ff f869 	bl	8004110 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d907      	bls.n	8005058 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e113      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
 800504c:	40023800 	.word	0x40023800
 8005050:	42470000 	.word	0x42470000
 8005054:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005058:	4b88      	ldr	r3, [pc, #544]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800505a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1ea      	bne.n	800503a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 8097 	beq.w	80051a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005072:	2300      	movs	r3, #0
 8005074:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005076:	4b81      	ldr	r3, [pc, #516]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10f      	bne.n	80050a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]
 8005086:	4b7d      	ldr	r3, [pc, #500]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508a:	4a7c      	ldr	r2, [pc, #496]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800508c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005090:	6413      	str	r3, [r2, #64]	; 0x40
 8005092:	4b7a      	ldr	r3, [pc, #488]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800509e:	2301      	movs	r3, #1
 80050a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050a2:	4b77      	ldr	r3, [pc, #476]	; (8005280 <HAL_RCC_OscConfig+0x474>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d118      	bne.n	80050e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ae:	4b74      	ldr	r3, [pc, #464]	; (8005280 <HAL_RCC_OscConfig+0x474>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a73      	ldr	r2, [pc, #460]	; (8005280 <HAL_RCC_OscConfig+0x474>)
 80050b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050ba:	f7ff f829 	bl	8004110 <HAL_GetTick>
 80050be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050c0:	e008      	b.n	80050d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050c2:	f7ff f825 	bl	8004110 <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	2b02      	cmp	r3, #2
 80050ce:	d901      	bls.n	80050d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e0cf      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050d4:	4b6a      	ldr	r3, [pc, #424]	; (8005280 <HAL_RCC_OscConfig+0x474>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0f0      	beq.n	80050c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d106      	bne.n	80050f6 <HAL_RCC_OscConfig+0x2ea>
 80050e8:	4b64      	ldr	r3, [pc, #400]	; (800527c <HAL_RCC_OscConfig+0x470>)
 80050ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ec:	4a63      	ldr	r2, [pc, #396]	; (800527c <HAL_RCC_OscConfig+0x470>)
 80050ee:	f043 0301 	orr.w	r3, r3, #1
 80050f2:	6713      	str	r3, [r2, #112]	; 0x70
 80050f4:	e01c      	b.n	8005130 <HAL_RCC_OscConfig+0x324>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	2b05      	cmp	r3, #5
 80050fc:	d10c      	bne.n	8005118 <HAL_RCC_OscConfig+0x30c>
 80050fe:	4b5f      	ldr	r3, [pc, #380]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005102:	4a5e      	ldr	r2, [pc, #376]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005104:	f043 0304 	orr.w	r3, r3, #4
 8005108:	6713      	str	r3, [r2, #112]	; 0x70
 800510a:	4b5c      	ldr	r3, [pc, #368]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800510c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800510e:	4a5b      	ldr	r2, [pc, #364]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005110:	f043 0301 	orr.w	r3, r3, #1
 8005114:	6713      	str	r3, [r2, #112]	; 0x70
 8005116:	e00b      	b.n	8005130 <HAL_RCC_OscConfig+0x324>
 8005118:	4b58      	ldr	r3, [pc, #352]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800511a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800511c:	4a57      	ldr	r2, [pc, #348]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800511e:	f023 0301 	bic.w	r3, r3, #1
 8005122:	6713      	str	r3, [r2, #112]	; 0x70
 8005124:	4b55      	ldr	r3, [pc, #340]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005128:	4a54      	ldr	r2, [pc, #336]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800512a:	f023 0304 	bic.w	r3, r3, #4
 800512e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d015      	beq.n	8005164 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005138:	f7fe ffea 	bl	8004110 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800513e:	e00a      	b.n	8005156 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005140:	f7fe ffe6 	bl	8004110 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	f241 3288 	movw	r2, #5000	; 0x1388
 800514e:	4293      	cmp	r3, r2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e08e      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005156:	4b49      	ldr	r3, [pc, #292]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d0ee      	beq.n	8005140 <HAL_RCC_OscConfig+0x334>
 8005162:	e014      	b.n	800518e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005164:	f7fe ffd4 	bl	8004110 <HAL_GetTick>
 8005168:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800516a:	e00a      	b.n	8005182 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800516c:	f7fe ffd0 	bl	8004110 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	f241 3288 	movw	r2, #5000	; 0x1388
 800517a:	4293      	cmp	r3, r2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e078      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005182:	4b3e      	ldr	r3, [pc, #248]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1ee      	bne.n	800516c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800518e:	7dfb      	ldrb	r3, [r7, #23]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d105      	bne.n	80051a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005194:	4b39      	ldr	r3, [pc, #228]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005198:	4a38      	ldr	r2, [pc, #224]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800519a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800519e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d064      	beq.n	8005272 <HAL_RCC_OscConfig+0x466>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051a8:	4b34      	ldr	r3, [pc, #208]	; (800527c <HAL_RCC_OscConfig+0x470>)
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f003 030c 	and.w	r3, r3, #12
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d05c      	beq.n	800526e <HAL_RCC_OscConfig+0x462>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	699b      	ldr	r3, [r3, #24]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d141      	bne.n	8005240 <HAL_RCC_OscConfig+0x434>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051bc:	4b31      	ldr	r3, [pc, #196]	; (8005284 <HAL_RCC_OscConfig+0x478>)
 80051be:	2200      	movs	r2, #0
 80051c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c2:	f7fe ffa5 	bl	8004110 <HAL_GetTick>
 80051c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c8:	e008      	b.n	80051dc <HAL_RCC_OscConfig+0x3d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051ca:	f7fe ffa1 	bl	8004110 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d901      	bls.n	80051dc <HAL_RCC_OscConfig+0x3d0>
          {
            return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e04b      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051dc:	4b27      	ldr	r3, [pc, #156]	; (800527c <HAL_RCC_OscConfig+0x470>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1f0      	bne.n	80051ca <HAL_RCC_OscConfig+0x3be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	69da      	ldr	r2, [r3, #28]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	431a      	orrs	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	019b      	lsls	r3, r3, #6
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051fe:	085b      	lsrs	r3, r3, #1
 8005200:	3b01      	subs	r3, #1
 8005202:	041b      	lsls	r3, r3, #16
 8005204:	431a      	orrs	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520a:	061b      	lsls	r3, r3, #24
 800520c:	491b      	ldr	r1, [pc, #108]	; (800527c <HAL_RCC_OscConfig+0x470>)
 800520e:	4313      	orrs	r3, r2
 8005210:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005212:	4b1c      	ldr	r3, [pc, #112]	; (8005284 <HAL_RCC_OscConfig+0x478>)
 8005214:	2201      	movs	r2, #1
 8005216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7fe ff7a 	bl	8004110 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005220:	f7fe ff76 	bl	8004110 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e020      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005232:	4b12      	ldr	r3, [pc, #72]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0f0      	beq.n	8005220 <HAL_RCC_OscConfig+0x414>
 800523e:	e018      	b.n	8005272 <HAL_RCC_OscConfig+0x466>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005240:	4b10      	ldr	r3, [pc, #64]	; (8005284 <HAL_RCC_OscConfig+0x478>)
 8005242:	2200      	movs	r2, #0
 8005244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005246:	f7fe ff63 	bl	8004110 <HAL_GetTick>
 800524a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800524c:	e008      	b.n	8005260 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800524e:	f7fe ff5f 	bl	8004110 <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	2b02      	cmp	r3, #2
 800525a:	d901      	bls.n	8005260 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e009      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005260:	4b06      	ldr	r3, [pc, #24]	; (800527c <HAL_RCC_OscConfig+0x470>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005268:	2b00      	cmp	r3, #0
 800526a:	d1f0      	bne.n	800524e <HAL_RCC_OscConfig+0x442>
 800526c:	e001      	b.n	8005272 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e000      	b.n	8005274 <HAL_RCC_OscConfig+0x468>
    }
  }
  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3718      	adds	r7, #24
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	40023800 	.word	0x40023800
 8005280:	40007000 	.word	0x40007000
 8005284:	42470060 	.word	0x42470060

08005288 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e0ca      	b.n	8005432 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800529c:	4b67      	ldr	r3, [pc, #412]	; (800543c <HAL_RCC_ClockConfig+0x1b4>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 030f 	and.w	r3, r3, #15
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d90c      	bls.n	80052c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052aa:	4b64      	ldr	r3, [pc, #400]	; (800543c <HAL_RCC_ClockConfig+0x1b4>)
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	b2d2      	uxtb	r2, r2
 80052b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052b2:	4b62      	ldr	r3, [pc, #392]	; (800543c <HAL_RCC_ClockConfig+0x1b4>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 030f 	and.w	r3, r3, #15
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d001      	beq.n	80052c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e0b6      	b.n	8005432 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d020      	beq.n	8005312 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052dc:	4b58      	ldr	r3, [pc, #352]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	4a57      	ldr	r2, [pc, #348]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 80052e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80052e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0308 	and.w	r3, r3, #8
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d005      	beq.n	8005300 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052f4:	4b52      	ldr	r3, [pc, #328]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	4a51      	ldr	r2, [pc, #324]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 80052fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80052fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005300:	4b4f      	ldr	r3, [pc, #316]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	494c      	ldr	r1, [pc, #304]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 800530e:	4313      	orrs	r3, r2
 8005310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d044      	beq.n	80053a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d107      	bne.n	8005336 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005326:	4b46      	ldr	r3, [pc, #280]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d119      	bne.n	8005366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e07d      	b.n	8005432 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	2b02      	cmp	r3, #2
 800533c:	d003      	beq.n	8005346 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005342:	2b03      	cmp	r3, #3
 8005344:	d107      	bne.n	8005356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005346:	4b3e      	ldr	r3, [pc, #248]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d109      	bne.n	8005366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e06d      	b.n	8005432 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005356:	4b3a      	ldr	r3, [pc, #232]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e065      	b.n	8005432 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005366:	4b36      	ldr	r3, [pc, #216]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f023 0203 	bic.w	r2, r3, #3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	4933      	ldr	r1, [pc, #204]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005374:	4313      	orrs	r3, r2
 8005376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005378:	f7fe feca 	bl	8004110 <HAL_GetTick>
 800537c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800537e:	e00a      	b.n	8005396 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005380:	f7fe fec6 	bl	8004110 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	f241 3288 	movw	r2, #5000	; 0x1388
 800538e:	4293      	cmp	r3, r2
 8005390:	d901      	bls.n	8005396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e04d      	b.n	8005432 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005396:	4b2a      	ldr	r3, [pc, #168]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f003 020c 	and.w	r2, r3, #12
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d1eb      	bne.n	8005380 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053a8:	4b24      	ldr	r3, [pc, #144]	; (800543c <HAL_RCC_ClockConfig+0x1b4>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 030f 	and.w	r3, r3, #15
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d20c      	bcs.n	80053d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053b6:	4b21      	ldr	r3, [pc, #132]	; (800543c <HAL_RCC_ClockConfig+0x1b4>)
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053be:	4b1f      	ldr	r3, [pc, #124]	; (800543c <HAL_RCC_ClockConfig+0x1b4>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 030f 	and.w	r3, r3, #15
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d001      	beq.n	80053d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e030      	b.n	8005432 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0304 	and.w	r3, r3, #4
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d008      	beq.n	80053ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053dc:	4b18      	ldr	r3, [pc, #96]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	4915      	ldr	r1, [pc, #84]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0308 	and.w	r3, r3, #8
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d009      	beq.n	800540e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053fa:	4b11      	ldr	r3, [pc, #68]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	490d      	ldr	r1, [pc, #52]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 800540a:	4313      	orrs	r3, r2
 800540c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800540e:	f000 f81d 	bl	800544c <HAL_RCC_GetSysClockFreq>
 8005412:	4602      	mov	r2, r0
 8005414:	4b0a      	ldr	r3, [pc, #40]	; (8005440 <HAL_RCC_ClockConfig+0x1b8>)
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	091b      	lsrs	r3, r3, #4
 800541a:	f003 030f 	and.w	r3, r3, #15
 800541e:	4909      	ldr	r1, [pc, #36]	; (8005444 <HAL_RCC_ClockConfig+0x1bc>)
 8005420:	5ccb      	ldrb	r3, [r1, r3]
 8005422:	fa22 f303 	lsr.w	r3, r2, r3
 8005426:	4a08      	ldr	r2, [pc, #32]	; (8005448 <HAL_RCC_ClockConfig+0x1c0>)
 8005428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800542a:	200f      	movs	r0, #15
 800542c:	f7fe fe2c 	bl	8004088 <HAL_InitTick>

  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	40023c00 	.word	0x40023c00
 8005440:	40023800 	.word	0x40023800
 8005444:	0800d368 	.word	0x0800d368
 8005448:	20000164 	.word	0x20000164

0800544c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800544c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005450:	b090      	sub	sp, #64	; 0x40
 8005452:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	637b      	str	r3, [r7, #52]	; 0x34
 8005458:	2300      	movs	r3, #0
 800545a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800545c:	2300      	movs	r3, #0
 800545e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005460:	2300      	movs	r3, #0
 8005462:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005464:	4b59      	ldr	r3, [pc, #356]	; (80055cc <HAL_RCC_GetSysClockFreq+0x180>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	f003 030c 	and.w	r3, r3, #12
 800546c:	2b08      	cmp	r3, #8
 800546e:	d00d      	beq.n	800548c <HAL_RCC_GetSysClockFreq+0x40>
 8005470:	2b08      	cmp	r3, #8
 8005472:	f200 80a1 	bhi.w	80055b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005476:	2b00      	cmp	r3, #0
 8005478:	d002      	beq.n	8005480 <HAL_RCC_GetSysClockFreq+0x34>
 800547a:	2b04      	cmp	r3, #4
 800547c:	d003      	beq.n	8005486 <HAL_RCC_GetSysClockFreq+0x3a>
 800547e:	e09b      	b.n	80055b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005480:	4b53      	ldr	r3, [pc, #332]	; (80055d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005482:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005484:	e09b      	b.n	80055be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005486:	4b53      	ldr	r3, [pc, #332]	; (80055d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005488:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800548a:	e098      	b.n	80055be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800548c:	4b4f      	ldr	r3, [pc, #316]	; (80055cc <HAL_RCC_GetSysClockFreq+0x180>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005494:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005496:	4b4d      	ldr	r3, [pc, #308]	; (80055cc <HAL_RCC_GetSysClockFreq+0x180>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d028      	beq.n	80054f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054a2:	4b4a      	ldr	r3, [pc, #296]	; (80055cc <HAL_RCC_GetSysClockFreq+0x180>)
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	099b      	lsrs	r3, r3, #6
 80054a8:	2200      	movs	r2, #0
 80054aa:	623b      	str	r3, [r7, #32]
 80054ac:	627a      	str	r2, [r7, #36]	; 0x24
 80054ae:	6a3b      	ldr	r3, [r7, #32]
 80054b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80054b4:	2100      	movs	r1, #0
 80054b6:	4b47      	ldr	r3, [pc, #284]	; (80055d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80054b8:	fb03 f201 	mul.w	r2, r3, r1
 80054bc:	2300      	movs	r3, #0
 80054be:	fb00 f303 	mul.w	r3, r0, r3
 80054c2:	4413      	add	r3, r2
 80054c4:	4a43      	ldr	r2, [pc, #268]	; (80055d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80054c6:	fba0 1202 	umull	r1, r2, r0, r2
 80054ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054cc:	460a      	mov	r2, r1
 80054ce:	62ba      	str	r2, [r7, #40]	; 0x28
 80054d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054d2:	4413      	add	r3, r2
 80054d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054d8:	2200      	movs	r2, #0
 80054da:	61bb      	str	r3, [r7, #24]
 80054dc:	61fa      	str	r2, [r7, #28]
 80054de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80054e6:	f7fb fbb7 	bl	8000c58 <__aeabi_uldivmod>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	4613      	mov	r3, r2
 80054f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054f2:	e053      	b.n	800559c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054f4:	4b35      	ldr	r3, [pc, #212]	; (80055cc <HAL_RCC_GetSysClockFreq+0x180>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	099b      	lsrs	r3, r3, #6
 80054fa:	2200      	movs	r2, #0
 80054fc:	613b      	str	r3, [r7, #16]
 80054fe:	617a      	str	r2, [r7, #20]
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005506:	f04f 0b00 	mov.w	fp, #0
 800550a:	4652      	mov	r2, sl
 800550c:	465b      	mov	r3, fp
 800550e:	f04f 0000 	mov.w	r0, #0
 8005512:	f04f 0100 	mov.w	r1, #0
 8005516:	0159      	lsls	r1, r3, #5
 8005518:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800551c:	0150      	lsls	r0, r2, #5
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	ebb2 080a 	subs.w	r8, r2, sl
 8005526:	eb63 090b 	sbc.w	r9, r3, fp
 800552a:	f04f 0200 	mov.w	r2, #0
 800552e:	f04f 0300 	mov.w	r3, #0
 8005532:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005536:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800553a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800553e:	ebb2 0408 	subs.w	r4, r2, r8
 8005542:	eb63 0509 	sbc.w	r5, r3, r9
 8005546:	f04f 0200 	mov.w	r2, #0
 800554a:	f04f 0300 	mov.w	r3, #0
 800554e:	00eb      	lsls	r3, r5, #3
 8005550:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005554:	00e2      	lsls	r2, r4, #3
 8005556:	4614      	mov	r4, r2
 8005558:	461d      	mov	r5, r3
 800555a:	eb14 030a 	adds.w	r3, r4, sl
 800555e:	603b      	str	r3, [r7, #0]
 8005560:	eb45 030b 	adc.w	r3, r5, fp
 8005564:	607b      	str	r3, [r7, #4]
 8005566:	f04f 0200 	mov.w	r2, #0
 800556a:	f04f 0300 	mov.w	r3, #0
 800556e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005572:	4629      	mov	r1, r5
 8005574:	028b      	lsls	r3, r1, #10
 8005576:	4621      	mov	r1, r4
 8005578:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800557c:	4621      	mov	r1, r4
 800557e:	028a      	lsls	r2, r1, #10
 8005580:	4610      	mov	r0, r2
 8005582:	4619      	mov	r1, r3
 8005584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005586:	2200      	movs	r2, #0
 8005588:	60bb      	str	r3, [r7, #8]
 800558a:	60fa      	str	r2, [r7, #12]
 800558c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005590:	f7fb fb62 	bl	8000c58 <__aeabi_uldivmod>
 8005594:	4602      	mov	r2, r0
 8005596:	460b      	mov	r3, r1
 8005598:	4613      	mov	r3, r2
 800559a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800559c:	4b0b      	ldr	r3, [pc, #44]	; (80055cc <HAL_RCC_GetSysClockFreq+0x180>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	0c1b      	lsrs	r3, r3, #16
 80055a2:	f003 0303 	and.w	r3, r3, #3
 80055a6:	3301      	adds	r3, #1
 80055a8:	005b      	lsls	r3, r3, #1
 80055aa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80055ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80055ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80055b6:	e002      	b.n	80055be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055b8:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80055ba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80055bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3740      	adds	r7, #64	; 0x40
 80055c4:	46bd      	mov	sp, r7
 80055c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055ca:	bf00      	nop
 80055cc:	40023800 	.word	0x40023800
 80055d0:	00f42400 	.word	0x00f42400
 80055d4:	017d7840 	.word	0x017d7840

080055d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055dc:	4b03      	ldr	r3, [pc, #12]	; (80055ec <HAL_RCC_GetHCLKFreq+0x14>)
 80055de:	681b      	ldr	r3, [r3, #0]
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	20000164 	.word	0x20000164

080055f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80055f4:	f7ff fff0 	bl	80055d8 <HAL_RCC_GetHCLKFreq>
 80055f8:	4602      	mov	r2, r0
 80055fa:	4b05      	ldr	r3, [pc, #20]	; (8005610 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	0a9b      	lsrs	r3, r3, #10
 8005600:	f003 0307 	and.w	r3, r3, #7
 8005604:	4903      	ldr	r1, [pc, #12]	; (8005614 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005606:	5ccb      	ldrb	r3, [r1, r3]
 8005608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800560c:	4618      	mov	r0, r3
 800560e:	bd80      	pop	{r7, pc}
 8005610:	40023800 	.word	0x40023800
 8005614:	0800d378 	.word	0x0800d378

08005618 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800561c:	f7ff ffdc 	bl	80055d8 <HAL_RCC_GetHCLKFreq>
 8005620:	4602      	mov	r2, r0
 8005622:	4b05      	ldr	r3, [pc, #20]	; (8005638 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	0b5b      	lsrs	r3, r3, #13
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	4903      	ldr	r1, [pc, #12]	; (800563c <HAL_RCC_GetPCLK2Freq+0x24>)
 800562e:	5ccb      	ldrb	r3, [r1, r3]
 8005630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005634:	4618      	mov	r0, r3
 8005636:	bd80      	pop	{r7, pc}
 8005638:	40023800 	.word	0x40023800
 800563c:	0800d378 	.word	0x0800d378

08005640 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d101      	bne.n	8005652 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e05d      	b.n	800570e <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d106      	bne.n	800566c <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f002 fedc 	bl	8008424 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2202      	movs	r2, #2
 8005670:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005682:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	431a      	orrs	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	431a      	orrs	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	431a      	orrs	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	431a      	orrs	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	69db      	ldr	r3, [r3, #28]
 80056ae:	431a      	orrs	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	ea42 0103 	orr.w	r1, r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	0c1b      	lsrs	r3, r3, #16
 80056ca:	f003 0104 	and.w	r1, r3, #4
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056e2:	d104      	bne.n	80056ee <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80056ec:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	69da      	ldr	r2, [r3, #28]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056fc:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_SPI_TransmitReceive>:
  * @param  Size amount of data to be sent and received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b08e      	sub	sp, #56	; 0x38
 800571a:	af02      	add	r7, sp, #8
 800571c:	60f8      	str	r0, [r7, #12]
 800571e:	60b9      	str	r1, [r7, #8]
 8005720:	607a      	str	r2, [r7, #4]
 8005722:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8005724:	2300      	movs	r3, #0
 8005726:	627b      	str	r3, [r7, #36]	; 0x24
 8005728:	2300      	movs	r3, #0
 800572a:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 800572c:	2300      	movs	r3, #0
 800572e:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8005734:	2301      	movs	r3, #1
 8005736:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005738:	2300      	movs	r3, #0
 800573a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005744:	2b01      	cmp	r3, #1
 8005746:	d101      	bne.n	800574c <HAL_SPI_TransmitReceive+0x36>
 8005748:	2302      	movs	r3, #2
 800574a:	e1f2      	b.n	8005b32 <HAL_SPI_TransmitReceive+0x41c>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005754:	f7fe fcdc 	bl	8004110 <HAL_GetTick>
 8005758:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005760:	b2db      	uxtb	r3, r3
 8005762:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 800576a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576c:	2b01      	cmp	r3, #1
 800576e:	d00e      	beq.n	800578e <HAL_SPI_TransmitReceive+0x78>
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005776:	d106      	bne.n	8005786 <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d102      	bne.n	8005786 <HAL_SPI_TransmitReceive+0x70>
 8005780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005782:	2b04      	cmp	r3, #4
 8005784:	d003      	beq.n	800578e <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 8005786:	2302      	movs	r3, #2
 8005788:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800578c:	e1c7      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d005      	beq.n	80057a0 <HAL_SPI_TransmitReceive+0x8a>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d002      	beq.n	80057a0 <HAL_SPI_TransmitReceive+0x8a>
 800579a:	887b      	ldrh	r3, [r7, #2]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d103      	bne.n	80057a8 <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80057a6:	e1ba      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d103      	bne.n	80057bc <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2205      	movs	r2, #5
 80057b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	887a      	ldrh	r2, [r7, #2]
 80057cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	887a      	ldrh	r2, [r7, #2]
 80057d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	887a      	ldrh	r2, [r7, #2]
 80057de:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	887a      	ldrh	r2, [r7, #2]
 80057e4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057fa:	d110      	bne.n	800581e <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6819      	ldr	r1, [r3, #0]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800580a:	400b      	ands	r3, r1
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800581c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005828:	2b40      	cmp	r3, #64	; 0x40
 800582a:	d007      	beq.n	800583c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800583a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005844:	f040 8084 	bne.w	8005950 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d004      	beq.n	800585a <HAL_SPI_TransmitReceive+0x144>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005854:	b29b      	uxth	r3, r3
 8005856:	2b01      	cmp	r3, #1
 8005858:	d16f      	bne.n	800593a <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	881a      	ldrh	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	3302      	adds	r3, #2
 8005868:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800586e:	b29b      	uxth	r3, r3
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005878:	e05f      	b.n	800593a <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800587a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800587c:	2b00      	cmp	r3, #0
 800587e:	d02e      	beq.n	80058de <HAL_SPI_TransmitReceive+0x1c8>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005884:	b29b      	uxth	r3, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d029      	beq.n	80058de <HAL_SPI_TransmitReceive+0x1c8>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b02      	cmp	r3, #2
 8005896:	d122      	bne.n	80058de <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	881a      	ldrh	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	3302      	adds	r3, #2
 80058a6:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	3b01      	subs	r3, #1
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80058b6:	2300      	movs	r3, #0
 80058b8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058be:	b29b      	uxth	r3, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10c      	bne.n	80058de <HAL_SPI_TransmitReceive+0x1c8>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058cc:	d107      	bne.n	80058de <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058dc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d018      	beq.n	800591a <HAL_SPI_TransmitReceive+0x204>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d111      	bne.n	800591a <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	3302      	adds	r3, #2
 8005906:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800590c:	b29b      	uxth	r3, r3
 800590e:	3b01      	subs	r3, #1
 8005910:	b29a      	uxth	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8005916:	2301      	movs	r3, #1
 8005918:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800591a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005920:	d00b      	beq.n	800593a <HAL_SPI_TransmitReceive+0x224>
 8005922:	f7fe fbf5 	bl	8004110 <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800592e:	429a      	cmp	r2, r3
 8005930:	d803      	bhi.n	800593a <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005938:	e0f1      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800593e:	b29b      	uxth	r3, r3
 8005940:	2b00      	cmp	r3, #0
 8005942:	d19a      	bne.n	800587a <HAL_SPI_TransmitReceive+0x164>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d195      	bne.n	800587a <HAL_SPI_TransmitReceive+0x164>
 800594e:	e082      	b.n	8005a56 <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d004      	beq.n	8005962 <HAL_SPI_TransmitReceive+0x24c>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800595c:	b29b      	uxth	r3, r3
 800595e:	2b01      	cmp	r3, #1
 8005960:	d16f      	bne.n	8005a42 <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	330c      	adds	r3, #12
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	7812      	ldrb	r2, [r2, #0]
 800596c:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	3301      	adds	r3, #1
 8005972:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005978:	b29b      	uxth	r3, r3
 800597a:	3b01      	subs	r3, #1
 800597c:	b29a      	uxth	r2, r3
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005982:	e05e      	b.n	8005a42 <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8005984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005986:	2b00      	cmp	r3, #0
 8005988:	d02e      	beq.n	80059e8 <HAL_SPI_TransmitReceive+0x2d2>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	d029      	beq.n	80059e8 <HAL_SPI_TransmitReceive+0x2d2>
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d122      	bne.n	80059e8 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	60ba      	str	r2, [r7, #8]
 80059a8:	68fa      	ldr	r2, [r7, #12]
 80059aa:	6812      	ldr	r2, [r2, #0]
 80059ac:	320c      	adds	r2, #12
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	3b01      	subs	r3, #1
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 80059c0:	2300      	movs	r3, #0
 80059c2:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d10c      	bne.n	80059e8 <HAL_SPI_TransmitReceive+0x2d2>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059d6:	d107      	bne.n	80059e8 <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80059e6:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d017      	beq.n	8005a22 <HAL_SPI_TransmitReceive+0x30c>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d110      	bne.n	8005a22 <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68d9      	ldr	r1, [r3, #12]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	607a      	str	r2, [r7, #4]
 8005a0c:	b2ca      	uxtb	r2, r1
 8005a0e:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	3b01      	subs	r3, #1
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8005a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a28:	d00b      	beq.n	8005a42 <HAL_SPI_TransmitReceive+0x32c>
 8005a2a:	f7fe fb71 	bl	8004110 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d803      	bhi.n	8005a42 <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005a40:	e06d      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d19b      	bne.n	8005984 <HAL_SPI_TransmitReceive+0x26e>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d196      	bne.n	8005984 <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a5e:	d11a      	bne.n	8005a96 <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a66:	2201      	movs	r2, #1
 8005a68:	2101      	movs	r1, #1
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f000 f865 	bl	8005b3a <SPI_WaitFlagStateUntilTimeout>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d009      	beq.n	8005a8a <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a7a:	f043 0202 	orr.w	r2, r3, #2
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8005a88:	e049      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 8005a94:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0310 	and.w	r3, r3, #16
 8005aa0:	2b10      	cmp	r3, #16
 8005aa2:	d10d      	bne.n	8005ac0 <HAL_SPI_TransmitReceive+0x3aa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aa8:	f043 0202 	orr.w	r2, r3, #2
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005ab8:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	2102      	movs	r1, #2
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f000 f835 	bl	8005b3a <SPI_WaitFlagStateUntilTimeout>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_SPI_TransmitReceive+0x3c8>
  {
    errorcode = HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005adc:	e01f      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8005ade:	69fa      	ldr	r2, [r7, #28]
 8005ae0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f000 f892 	bl	8005c0c <SPI_CheckFlag_BSY>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d006      	beq.n	8005afc <HAL_SPI_TransmitReceive+0x3e6>
  {
    errorcode = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2220      	movs	r2, #32
 8005af8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005afa:	e010      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10b      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x406>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b04:	2300      	movs	r3, #0
 8005b06:	617b      	str	r3, [r7, #20]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	617b      	str	r3, [r7, #20]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	617b      	str	r3, [r7, #20]
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	e000      	b.n	8005b1e <HAL_SPI_TransmitReceive+0x408>
  }
  
error :
 8005b1c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b2e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3730      	adds	r7, #48	; 0x30
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b084      	sub	sp, #16
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	60f8      	str	r0, [r7, #12]
 8005b42:	60b9      	str	r1, [r7, #8]
 8005b44:	607a      	str	r2, [r7, #4]
 8005b46:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005b48:	e04d      	b.n	8005be6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b50:	d049      	beq.n	8005be6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d007      	beq.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8005b58:	f7fe fada 	bl	8004110 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d83e      	bhi.n	8005be6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005b76:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b80:	d111      	bne.n	8005ba6 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b8a:	d004      	beq.n	8005b96 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b94:	d107      	bne.n	8005ba6 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ba4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005baa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bae:	d110      	bne.n	8005bd2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6819      	ldr	r1, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005bbe:	400b      	ands	r3, r1
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e00e      	b.n	8005c04 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	689a      	ldr	r2, [r3, #8]
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d101      	bne.n	8005bfa <SPI_WaitFlagStateUntilTimeout+0xc0>
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	e000      	b.n	8005bfc <SPI_WaitFlagStateUntilTimeout+0xc2>
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d1a3      	bne.n	8005b4a <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	2180      	movs	r1, #128	; 0x80
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f7ff ff89 	bl	8005b3a <SPI_WaitFlagStateUntilTimeout>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d007      	beq.n	8005c3e <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c32:	f043 0220 	orr.w	r2, r3, #32
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e000      	b.n	8005c40 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d101      	bne.n	8005c5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e01d      	b.n	8005c96 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d106      	bne.n	8005c74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f002 fc48 	bl	8008504 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	3304      	adds	r3, #4
 8005c84:	4619      	mov	r1, r3
 8005c86:	4610      	mov	r0, r2
 8005c88:	f000 fb88 	bl	800639c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}  
 8005c96:	4618      	mov	r0, r3
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{ 
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
    
  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	6839      	ldr	r1, [r7, #0]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fc64 	bl	8006580 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a1d      	ldr	r2, [pc, #116]	; (8005d34 <HAL_TIM_PWM_Stop+0x94>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d117      	bne.n	8005cf2 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6a1a      	ldr	r2, [r3, #32]
 8005cc8:	f241 1311 	movw	r3, #4369	; 0x1111
 8005ccc:	4013      	ands	r3, r2
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d10f      	bne.n	8005cf2 <HAL_TIM_PWM_Stop+0x52>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	6a1a      	ldr	r2, [r3, #32]
 8005cd8:	f240 4344 	movw	r3, #1092	; 0x444
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d107      	bne.n	8005cf2 <HAL_TIM_PWM_Stop+0x52>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cf0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	6a1a      	ldr	r2, [r3, #32]
 8005cf8:	f241 1311 	movw	r3, #4369	; 0x1111
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d10f      	bne.n	8005d22 <HAL_TIM_PWM_Stop+0x82>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	6a1a      	ldr	r2, [r3, #32]
 8005d08:	f240 4344 	movw	r3, #1092	; 0x444
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d107      	bne.n	8005d22 <HAL_TIM_PWM_Stop+0x82>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 0201 	bic.w	r2, r2, #1
 8005d20:	601a      	str	r2, [r3, #0]
  
  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
} 
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3708      	adds	r7, #8
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	40010000 	.word	0x40010000

08005d38 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	2b0c      	cmp	r3, #12
 8005d46:	d841      	bhi.n	8005dcc <HAL_TIM_PWM_Start_IT+0x94>
 8005d48:	a201      	add	r2, pc, #4	; (adr r2, 8005d50 <HAL_TIM_PWM_Start_IT+0x18>)
 8005d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d4e:	bf00      	nop
 8005d50:	08005d85 	.word	0x08005d85
 8005d54:	08005dcd 	.word	0x08005dcd
 8005d58:	08005dcd 	.word	0x08005dcd
 8005d5c:	08005dcd 	.word	0x08005dcd
 8005d60:	08005d97 	.word	0x08005d97
 8005d64:	08005dcd 	.word	0x08005dcd
 8005d68:	08005dcd 	.word	0x08005dcd
 8005d6c:	08005dcd 	.word	0x08005dcd
 8005d70:	08005da9 	.word	0x08005da9
 8005d74:	08005dcd 	.word	0x08005dcd
 8005d78:	08005dcd 	.word	0x08005dcd
 8005d7c:	08005dcd 	.word	0x08005dcd
 8005d80:	08005dbb 	.word	0x08005dbb
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0202 	orr.w	r2, r2, #2
 8005d92:	60da      	str	r2, [r3, #12]
    }
    break;
 8005d94:	e01b      	b.n	8005dce <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f042 0204 	orr.w	r2, r2, #4
 8005da4:	60da      	str	r2, [r3, #12]
    }
    break;
 8005da6:	e012      	b.n	8005dce <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68da      	ldr	r2, [r3, #12]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0208 	orr.w	r2, r2, #8
 8005db6:	60da      	str	r2, [r3, #12]
    }
    break;
 8005db8:	e009      	b.n	8005dce <HAL_TIM_PWM_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f042 0210 	orr.w	r2, r2, #16
 8005dc8:	60da      	str	r2, [r3, #12]
    }
    break;
 8005dca:	e000      	b.n	8005dce <HAL_TIM_PWM_Start_IT+0x96>
    
    default:
    break;
 8005dcc:	bf00      	nop
  } 
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	6839      	ldr	r1, [r7, #0]
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f000 fbd2 	bl	8006580 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a0b      	ldr	r2, [pc, #44]	; (8005e10 <HAL_TIM_PWM_Start_IT+0xd8>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d107      	bne.n	8005df6 <HAL_TIM_PWM_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005df4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f042 0201 	orr.w	r2, r2, #1
 8005e04:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
} 
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	40010000 	.word	0x40010000

08005e14 <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8005e22:	2300      	movs	r3, #0
 8005e24:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8005e26:	2300      	movs	r3, #0
 8005e28:	60fb      	str	r3, [r7, #12]
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d101      	bne.n	8005e34 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e081      	b.n	8005f38 <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d106      	bne.n	8005e4e <HAL_TIM_Encoder_Init+0x3a>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f002 fbbd 	bl	80085c8 <HAL_TIM_Encoder_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2202      	movs	r2, #2
 8005e52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	689a      	ldr	r2, [r3, #8]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0207 	bic.w	r2, r2, #7
 8005e64:	609a      	str	r2, [r3, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	4619      	mov	r1, r3
 8005e70:	4610      	mov	r0, r2
 8005e72:	f000 fa93 	bl	800639c <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e9e:	f023 0303 	bic.w	r3, r3, #3
 8005ea2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	021b      	lsls	r3, r3, #8
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	613b      	str	r3, [r7, #16]
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005ebc:	f023 030c 	bic.w	r3, r3, #12
 8005ec0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ec8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ecc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	021b      	lsls	r3, r3, #8
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	011a      	lsls	r2, r3, #4
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	031b      	lsls	r3, r3, #12
 8005eec:	4313      	orrs	r3, r2
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005efa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005f02:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	011b      	lsls	r3, r3, #4
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	60fb      	str	r3, [r7, #12]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68fa      	ldr	r2, [r7, #12]
 8005f2c:	621a      	str	r2, [r3, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3718      	adds	r7, #24
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d003      	beq.n	8005f58 <HAL_TIM_Encoder_Start+0x18>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	d008      	beq.n	8005f68 <HAL_TIM_Encoder_Start+0x28>
 8005f56:	e00f      	b.n	8005f78 <HAL_TIM_Encoder_Start+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	2100      	movs	r1, #0
 8005f60:	4618      	mov	r0, r3
 8005f62:	f000 fb0d 	bl	8006580 <TIM_CCxChannelCmd>
      break; 
 8005f66:	e016      	b.n	8005f96 <HAL_TIM_Encoder_Start+0x56>
    }
    case TIM_CHANNEL_2:
    { 
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	2104      	movs	r1, #4
 8005f70:	4618      	mov	r0, r3
 8005f72:	f000 fb05 	bl	8006580 <TIM_CCxChannelCmd>
      break;
 8005f76:	e00e      	b.n	8005f96 <HAL_TIM_Encoder_Start+0x56>
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	2100      	movs	r1, #0
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fafd 	bl	8006580 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	2104      	movs	r1, #4
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f000 faf6 	bl	8006580 <TIM_CCxChannelCmd>
     break; 
 8005f94:	bf00      	nop
    }
  }  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0201 	orr.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d122      	bne.n	800600c <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	f003 0302 	and.w	r3, r3, #2
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d11b      	bne.n	800600c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f06f 0202 	mvn.w	r2, #2
 8005fdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	f003 0303 	and.w	r3, r3, #3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d003      	beq.n	8005ffa <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f9be 	bl	8006374 <HAL_TIM_IC_CaptureCallback>
 8005ff8:	e005      	b.n	8006006 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f9b0 	bl	8006360 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f002 fab5 	bl	8008570 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	f003 0304 	and.w	r3, r3, #4
 8006016:	2b04      	cmp	r3, #4
 8006018:	d122      	bne.n	8006060 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f003 0304 	and.w	r3, r3, #4
 8006024:	2b04      	cmp	r3, #4
 8006026:	d11b      	bne.n	8006060 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f06f 0204 	mvn.w	r2, #4
 8006030:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2202      	movs	r2, #2
 8006036:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006042:	2b00      	cmp	r3, #0
 8006044:	d003      	beq.n	800604e <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 f994 	bl	8006374 <HAL_TIM_IC_CaptureCallback>
 800604c:	e005      	b.n	800605a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 f986 	bl	8006360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f002 fa8b 	bl	8008570 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	f003 0308 	and.w	r3, r3, #8
 800606a:	2b08      	cmp	r3, #8
 800606c:	d122      	bne.n	80060b4 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	f003 0308 	and.w	r3, r3, #8
 8006078:	2b08      	cmp	r3, #8
 800607a:	d11b      	bne.n	80060b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f06f 0208 	mvn.w	r2, #8
 8006084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2204      	movs	r2, #4
 800608a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	69db      	ldr	r3, [r3, #28]
 8006092:	f003 0303 	and.w	r3, r3, #3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f96a 	bl	8006374 <HAL_TIM_IC_CaptureCallback>
 80060a0:	e005      	b.n	80060ae <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 f95c 	bl	8006360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f002 fa61 	bl	8008570 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	f003 0310 	and.w	r3, r3, #16
 80060be:	2b10      	cmp	r3, #16
 80060c0:	d122      	bne.n	8006108 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f003 0310 	and.w	r3, r3, #16
 80060cc:	2b10      	cmp	r3, #16
 80060ce:	d11b      	bne.n	8006108 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0210 	mvn.w	r2, #16
 80060d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2208      	movs	r2, #8
 80060de:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	69db      	ldr	r3, [r3, #28]
 80060e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f940 	bl	8006374 <HAL_TIM_IC_CaptureCallback>
 80060f4:	e005      	b.n	8006102 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f932 	bl	8006360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f002 fa37 	bl	8008570 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	f003 0301 	and.w	r3, r3, #1
 8006112:	2b01      	cmp	r3, #1
 8006114:	d10e      	bne.n	8006134 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	2b01      	cmp	r3, #1
 8006122:	d107      	bne.n	8006134 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f06f 0201 	mvn.w	r2, #1
 800612c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f90c 	bl	800634c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800613e:	2b80      	cmp	r3, #128	; 0x80
 8006140:	d10e      	bne.n	8006160 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800614c:	2b80      	cmp	r3, #128	; 0x80
 800614e:	d107      	bne.n	8006160 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006158:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fbad 	bl	80068ba <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800616a:	2b40      	cmp	r3, #64	; 0x40
 800616c:	d10e      	bne.n	800618c <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006178:	2b40      	cmp	r3, #64	; 0x40
 800617a:	d107      	bne.n	800618c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006184:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f8fe 	bl	8006388 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f003 0320 	and.w	r3, r3, #32
 8006196:	2b20      	cmp	r3, #32
 8006198:	d10e      	bne.n	80061b8 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f003 0320 	and.w	r3, r3, #32
 80061a4:	2b20      	cmp	r3, #32
 80061a6:	d107      	bne.n	80061b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f06f 0220 	mvn.w	r2, #32
 80061b0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fb77 	bl	80068a6 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80061b8:	bf00      	nop
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d101      	bne.n	80061da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80061d6:	2302      	movs	r3, #2
 80061d8:	e0b4      	b.n	8006344 <HAL_TIM_PWM_ConfigChannel+0x184>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2202      	movs	r2, #2
 80061e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b0c      	cmp	r3, #12
 80061ee:	f200 809f 	bhi.w	8006330 <HAL_TIM_PWM_ConfigChannel+0x170>
 80061f2:	a201      	add	r2, pc, #4	; (adr r2, 80061f8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80061f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f8:	0800622d 	.word	0x0800622d
 80061fc:	08006331 	.word	0x08006331
 8006200:	08006331 	.word	0x08006331
 8006204:	08006331 	.word	0x08006331
 8006208:	0800626d 	.word	0x0800626d
 800620c:	08006331 	.word	0x08006331
 8006210:	08006331 	.word	0x08006331
 8006214:	08006331 	.word	0x08006331
 8006218:	080062af 	.word	0x080062af
 800621c:	08006331 	.word	0x08006331
 8006220:	08006331 	.word	0x08006331
 8006224:	08006331 	.word	0x08006331
 8006228:	080062ef 	.word	0x080062ef
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68b9      	ldr	r1, [r7, #8]
 8006232:	4618      	mov	r0, r3
 8006234:	f000 f9c8 	bl	80065c8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699a      	ldr	r2, [r3, #24]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f042 0208 	orr.w	r2, r2, #8
 8006246:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	699a      	ldr	r2, [r3, #24]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f022 0204 	bic.w	r2, r2, #4
 8006256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6999      	ldr	r1, [r3, #24]
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	691a      	ldr	r2, [r3, #16]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	430a      	orrs	r2, r1
 8006268:	619a      	str	r2, [r3, #24]
    }
    break;
 800626a:	e062      	b.n	8006332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68b9      	ldr	r1, [r7, #8]
 8006272:	4618      	mov	r0, r3
 8006274:	f000 f916 	bl	80064a4 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	699a      	ldr	r2, [r3, #24]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006286:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	699a      	ldr	r2, [r3, #24]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006296:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6999      	ldr	r1, [r3, #24]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	021a      	lsls	r2, r3, #8
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	430a      	orrs	r2, r1
 80062aa:	619a      	str	r2, [r3, #24]
    }
    break;
 80062ac:	e041      	b.n	8006332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68b9      	ldr	r1, [r7, #8]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 f9ef 	bl	8006698 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	69da      	ldr	r2, [r3, #28]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f042 0208 	orr.w	r2, r2, #8
 80062c8:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	69da      	ldr	r2, [r3, #28]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0204 	bic.w	r2, r2, #4
 80062d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	69d9      	ldr	r1, [r3, #28]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	691a      	ldr	r2, [r3, #16]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	61da      	str	r2, [r3, #28]
    }
    break;
 80062ec:	e021      	b.n	8006332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68b9      	ldr	r1, [r7, #8]
 80062f4:	4618      	mov	r0, r3
 80062f6:	f000 fa3b 	bl	8006770 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	69da      	ldr	r2, [r3, #28]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006308:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	69da      	ldr	r2, [r3, #28]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006318:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	69d9      	ldr	r1, [r3, #28]
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	691b      	ldr	r3, [r3, #16]
 8006324:	021a      	lsls	r2, r3, #8
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	430a      	orrs	r2, r1
 800632c:	61da      	str	r2, [r3, #28]
    }
    break;
 800632e:	e000      	b.n	8006332 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8006330:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800637c:	bf00      	nop
 800637e:	370c      	adds	r7, #12
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr

08006388 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006390:	bf00      	nop
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80063a6:	2300      	movs	r3, #0
 80063a8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a35      	ldr	r2, [pc, #212]	; (8006488 <TIM_Base_SetConfig+0xec>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d00f      	beq.n	80063d8 <TIM_Base_SetConfig+0x3c>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063be:	d00b      	beq.n	80063d8 <TIM_Base_SetConfig+0x3c>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a32      	ldr	r2, [pc, #200]	; (800648c <TIM_Base_SetConfig+0xf0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d007      	beq.n	80063d8 <TIM_Base_SetConfig+0x3c>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a31      	ldr	r2, [pc, #196]	; (8006490 <TIM_Base_SetConfig+0xf4>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d003      	beq.n	80063d8 <TIM_Base_SetConfig+0x3c>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a30      	ldr	r2, [pc, #192]	; (8006494 <TIM_Base_SetConfig+0xf8>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d101      	bne.n	80063dc <TIM_Base_SetConfig+0x40>
 80063d8:	2301      	movs	r3, #1
 80063da:	e000      	b.n	80063de <TIM_Base_SetConfig+0x42>
 80063dc:	2300      	movs	r3, #0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d008      	beq.n	80063f4 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	68fa      	ldr	r2, [r7, #12]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a24      	ldr	r2, [pc, #144]	; (8006488 <TIM_Base_SetConfig+0xec>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d01b      	beq.n	8006434 <TIM_Base_SetConfig+0x98>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006402:	d017      	beq.n	8006434 <TIM_Base_SetConfig+0x98>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a21      	ldr	r2, [pc, #132]	; (800648c <TIM_Base_SetConfig+0xf0>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d013      	beq.n	8006434 <TIM_Base_SetConfig+0x98>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a20      	ldr	r2, [pc, #128]	; (8006490 <TIM_Base_SetConfig+0xf4>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d00f      	beq.n	8006434 <TIM_Base_SetConfig+0x98>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a1f      	ldr	r2, [pc, #124]	; (8006494 <TIM_Base_SetConfig+0xf8>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d00b      	beq.n	8006434 <TIM_Base_SetConfig+0x98>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a1e      	ldr	r2, [pc, #120]	; (8006498 <TIM_Base_SetConfig+0xfc>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d007      	beq.n	8006434 <TIM_Base_SetConfig+0x98>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a1d      	ldr	r2, [pc, #116]	; (800649c <TIM_Base_SetConfig+0x100>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d003      	beq.n	8006434 <TIM_Base_SetConfig+0x98>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a1c      	ldr	r2, [pc, #112]	; (80064a0 <TIM_Base_SetConfig+0x104>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d101      	bne.n	8006438 <TIM_Base_SetConfig+0x9c>
 8006434:	2301      	movs	r3, #1
 8006436:	e000      	b.n	800643a <TIM_Base_SetConfig+0x9e>
 8006438:	2300      	movs	r3, #0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d008      	beq.n	8006450 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	4313      	orrs	r3, r2
 800644e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a07      	ldr	r2, [pc, #28]	; (8006488 <TIM_Base_SetConfig+0xec>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d103      	bne.n	8006476 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	691a      	ldr	r2, [r3, #16]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2201      	movs	r2, #1
 800647a:	615a      	str	r2, [r3, #20]
}
 800647c:	bf00      	nop
 800647e:	3714      	adds	r7, #20
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr
 8006488:	40010000 	.word	0x40010000
 800648c:	40000400 	.word	0x40000400
 8006490:	40000800 	.word	0x40000800
 8006494:	40000c00 	.word	0x40000c00
 8006498:	40014000 	.word	0x40014000
 800649c:	40014400 	.word	0x40014400
 80064a0:	40014800 	.word	0x40014800

080064a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80064ae:	2300      	movs	r3, #0
 80064b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80064b2:	2300      	movs	r3, #0
 80064b4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80064b6:	2300      	movs	r3, #0
 80064b8:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	f023 0210 	bic.w	r2, r3, #16
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064e6:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	021b      	lsls	r3, r3, #8
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	f023 0320 	bic.w	r3, r3, #32
 80064fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	011b      	lsls	r3, r3, #4
 8006502:	697a      	ldr	r2, [r7, #20]
 8006504:	4313      	orrs	r3, r2
 8006506:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a1c      	ldr	r2, [pc, #112]	; (800657c <TIM_OC2_SetConfig+0xd8>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d121      	bne.n	8006554 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	011b      	lsls	r3, r3, #4
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	4313      	orrs	r3, r2
 8006522:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800652a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006532:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800653a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	693a      	ldr	r2, [r7, #16]
 8006544:	4313      	orrs	r3, r2
 8006546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	4313      	orrs	r3, r2
 8006552:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	685a      	ldr	r2, [r3, #4]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	697a      	ldr	r2, [r7, #20]
 800656c:	621a      	str	r2, [r3, #32]
}
 800656e:	bf00      	nop
 8006570:	371c      	adds	r7, #28
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	40010000 	.word	0x40010000

08006580 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006580:	b480      	push	{r7}
 8006582:	b087      	sub	sp, #28
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800658c:	2300      	movs	r3, #0
 800658e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8006590:	2201      	movs	r2, #1
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	fa02 f303 	lsl.w	r3, r2, r3
 8006598:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6a1a      	ldr	r2, [r3, #32]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	43db      	mvns	r3, r3
 80065a2:	401a      	ands	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6a1a      	ldr	r2, [r3, #32]
 80065ac:	6879      	ldr	r1, [r7, #4]
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	fa01 f303 	lsl.w	r3, r1, r3
 80065b4:	431a      	orrs	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	621a      	str	r2, [r3, #32]
}
 80065ba:	bf00      	nop
 80065bc:	371c      	adds	r7, #28
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
	...

080065c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 80065da:	2300      	movs	r3, #0
 80065dc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	f023 0201 	bic.w	r2, r3, #1
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0303 	bic.w	r3, r3, #3
 800660a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f023 0302 	bic.w	r3, r3, #2
 800661c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	4313      	orrs	r3, r2
 8006626:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a1a      	ldr	r2, [pc, #104]	; (8006694 <TIM_OC1_SetConfig+0xcc>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d11e      	bne.n	800666e <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f023 0308 	bic.w	r3, r3, #8
 8006636:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	697a      	ldr	r2, [r7, #20]
 800663e:	4313      	orrs	r3, r2
 8006640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	f023 0304 	bic.w	r3, r3, #4
 8006648:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006650:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006658:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	4313      	orrs	r3, r2
 800666c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	621a      	str	r2, [r3, #32]
} 
 8006688:	bf00      	nop
 800668a:	371c      	adds	r7, #28
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	40010000 	.word	0x40010000

08006698 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006698:	b480      	push	{r7}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80066a2:	2300      	movs	r3, #0
 80066a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 80066aa:	2300      	movs	r3, #0
 80066ac:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0303 	bic.w	r3, r3, #3
 80066da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	021b      	lsls	r3, r3, #8
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a1b      	ldr	r2, [pc, #108]	; (800676c <TIM_OC3_SetConfig+0xd4>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d121      	bne.n	8006746 <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006708:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	021b      	lsls	r3, r3, #8
 8006710:	697a      	ldr	r2, [r7, #20]
 8006712:	4313      	orrs	r3, r2
 8006714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800671c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800672c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	695b      	ldr	r3, [r3, #20]
 8006732:	011b      	lsls	r3, r3, #4
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	4313      	orrs	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	011b      	lsls	r3, r3, #4
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	4313      	orrs	r3, r2
 8006744:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	697a      	ldr	r2, [r7, #20]
 800675e:	621a      	str	r2, [r3, #32]
}
 8006760:	bf00      	nop
 8006762:	371c      	adds	r7, #28
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	40010000 	.word	0x40010000

08006770 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006770:	b480      	push	{r7}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800677a:	2300      	movs	r3, #0
 800677c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800677e:	2300      	movs	r3, #0
 8006780:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8006782:	2300      	movs	r3, #0
 8006784:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a1b      	ldr	r3, [r3, #32]
 800678a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067aa:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067b2:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	021b      	lsls	r3, r3, #8
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	4313      	orrs	r3, r2
 80067be:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067c6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	031b      	lsls	r3, r3, #12
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a10      	ldr	r2, [pc, #64]	; (8006818 <TIM_OC4_SetConfig+0xa8>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d109      	bne.n	80067f0 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	019b      	lsls	r3, r3, #6
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	685a      	ldr	r2, [r3, #4]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	621a      	str	r2, [r3, #32]
}
 800680a:	bf00      	nop
 800680c:	371c      	adds	r7, #28
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40010000 	.word	0x40010000

0800681c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800682c:	2b01      	cmp	r3, #1
 800682e:	d101      	bne.n	8006834 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006830:	2302      	movs	r3, #2
 8006832:	e032      	b.n	800689a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2202      	movs	r2, #2
 8006840:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006852:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6859      	ldr	r1, [r3, #4]
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	430a      	orrs	r2, r1
 8006864:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006874:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6899      	ldr	r1, [r3, #8]
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	430a      	orrs	r2, r1
 8006886:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8006898:	2300      	movs	r3, #0
} 
 800689a:	4618      	mov	r0, r3
 800689c:	370c      	adds	r7, #12
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr

080068a6 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80068a6:	b480      	push	{r7}
 80068a8:	b083      	sub	sp, #12
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80068ae:	bf00      	nop
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068c2:	bf00      	nop
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b082      	sub	sp, #8
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d101      	bne.n	80068e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e03f      	b.n	8006960 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d106      	bne.n	80068fa <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f001 fe99 	bl	800862c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2224      	movs	r2, #36	; 0x24
 80068fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68da      	ldr	r2, [r3, #12]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006910:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 fa6a 	bl	8006dec <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	691a      	ldr	r2, [r3, #16]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006926:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	695a      	ldr	r2, [r3, #20]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006936:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68da      	ldr	r2, [r3, #12]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006946:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2220      	movs	r2, #32
 8006952:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2220      	movs	r2, #32
 800695a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3708      	adds	r7, #8
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b088      	sub	sp, #32
 800696c:	af02      	add	r7, sp, #8
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	603b      	str	r3, [r7, #0]
 8006974:	4613      	mov	r3, r2
 8006976:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8006978:	2300      	movs	r3, #0
 800697a:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006982:	b2db      	uxtb	r3, r3
 8006984:	2b20      	cmp	r3, #32
 8006986:	f040 8083 	bne.w	8006a90 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0)) 
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d002      	beq.n	8006996 <HAL_UART_Transmit+0x2e>
 8006990:	88fb      	ldrh	r3, [r7, #6]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e07b      	b.n	8006a92 <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d101      	bne.n	80069a8 <HAL_UART_Transmit+0x40>
 80069a4:	2302      	movs	r3, #2
 80069a6:	e074      	b.n	8006a92 <HAL_UART_Transmit+0x12a>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2221      	movs	r2, #33	; 0x21
 80069ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80069be:	f7fd fba7 	bl	8004110 <HAL_GetTick>
 80069c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	88fa      	ldrh	r2, [r7, #6]
 80069c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	88fa      	ldrh	r2, [r7, #6]
 80069ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80069d0:	e042      	b.n	8006a58 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b29a      	uxth	r2, r3
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e8:	d122      	bne.n	8006a30 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	9300      	str	r3, [sp, #0]
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	2200      	movs	r2, #0
 80069f2:	2180      	movs	r1, #128	; 0x80
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f000 f97b 	bl	8006cf0 <UART_WaitOnFlagUntilTimeout>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e046      	b.n	8006a92 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	881b      	ldrh	r3, [r3, #0]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a16:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	691b      	ldr	r3, [r3, #16]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d103      	bne.n	8006a28 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	3302      	adds	r3, #2
 8006a24:	60bb      	str	r3, [r7, #8]
 8006a26:	e017      	b.n	8006a58 <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	60bb      	str	r3, [r7, #8]
 8006a2e:	e013      	b.n	8006a58 <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	9300      	str	r3, [sp, #0]
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	2200      	movs	r2, #0
 8006a38:	2180      	movs	r1, #128	; 0x80
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 f958 	bl	8006cf0 <UART_WaitOnFlagUntilTimeout>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d001      	beq.n	8006a4a <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e023      	b.n	8006a92 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	60ba      	str	r2, [r7, #8]
 8006a50:	781a      	ldrb	r2, [r3, #0]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1b7      	bne.n	80069d2 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	2140      	movs	r1, #64	; 0x40
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 f93f 	bl	8006cf0 <UART_WaitOnFlagUntilTimeout>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d001      	beq.n	8006a7c <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	e00a      	b.n	8006a92 <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	e000      	b.n	8006a92 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006a90:	2302      	movs	r3, #2
  }
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3718      	adds	r7, #24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
	...

08006a9c <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	2b20      	cmp	r3, #32
 8006ab4:	d166      	bne.n	8006b84 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d002      	beq.n	8006ac2 <HAL_UART_Receive_DMA+0x26>
 8006abc:	88fb      	ldrh	r3, [r7, #6]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e05f      	b.n	8006b86 <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d101      	bne.n	8006ad4 <HAL_UART_Receive_DMA+0x38>
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	e058      	b.n	8006b86 <HAL_UART_Receive_DMA+0xea>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	88fa      	ldrh	r2, [r7, #6]
 8006ae6:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2222      	movs	r2, #34	; 0x22
 8006af2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006afa:	4a25      	ldr	r2, [pc, #148]	; (8006b90 <HAL_UART_Receive_DMA+0xf4>)
 8006afc:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b02:	4a24      	ldr	r2, [pc, #144]	; (8006b94 <HAL_UART_Receive_DMA+0xf8>)
 8006b04:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b0a:	4a23      	ldr	r2, [pc, #140]	; (8006b98 <HAL_UART_Receive_DMA+0xfc>)
 8006b0c:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b12:	2200      	movs	r2, #0
 8006b14:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 8006b16:	f107 0308 	add.w	r3, r7, #8
 8006b1a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	3304      	adds	r3, #4
 8006b26:	4619      	mov	r1, r3
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	88fb      	ldrh	r3, [r7, #6]
 8006b2e:	f7fd fcdb 	bl	80044e8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006b32:	2300      	movs	r3, #0
 8006b34:	613b      	str	r3, [r7, #16]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	613b      	str	r3, [r7, #16]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	613b      	str	r3, [r7, #16]
 8006b46:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68da      	ldr	r2, [r3, #12]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b5e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	695a      	ldr	r2, [r3, #20]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f042 0201 	orr.w	r2, r2, #1
 8006b6e:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	695a      	ldr	r2, [r3, #20]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b7e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006b80:	2300      	movs	r3, #0
 8006b82:	e000      	b.n	8006b86 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 8006b84:	2302      	movs	r3, #2
  }
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	08006bd9 	.word	0x08006bd9
 8006b94:	08006c41 	.word	0x08006c41
 8006b98:	08006c5d 	.word	0x08006c5d

08006b9c <HAL_UART_RxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d11e      	bne.n	8006c32 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68da      	ldr	r2, [r3, #12]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c08:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	695a      	ldr	r2, [r3, #20]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f022 0201 	bic.w	r2, r2, #1
 8006c18:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	695a      	ldr	r2, [r3, #20]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c28:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2220      	movs	r2, #32
 8006c2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f7ff ffb2 	bl	8006b9c <HAL_UART_RxCpltCallback>
}
 8006c38:	bf00      	nop
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <UART_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4c:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f7ff ffae 	bl	8006bb0 <HAL_UART_RxHalfCpltCallback>
}
 8006c54:	bf00      	nop
 8006c56:	3710      	adds	r7, #16
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c64:	2300      	movs	r3, #0
 8006c66:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c6c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	bf14      	ite	ne
 8006c7c:	2301      	movne	r3, #1
 8006c7e:	2300      	moveq	r3, #0
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b21      	cmp	r3, #33	; 0x21
 8006c8e:	d108      	bne.n	8006ca2 <UART_DMAError+0x46>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d005      	beq.n	8006ca2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006c9c:	68b8      	ldr	r0, [r7, #8]
 8006c9e:	f000 f871 	bl	8006d84 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	695b      	ldr	r3, [r3, #20]
 8006ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	bf14      	ite	ne
 8006cb0:	2301      	movne	r3, #1
 8006cb2:	2300      	moveq	r3, #0
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b22      	cmp	r3, #34	; 0x22
 8006cc2:	d108      	bne.n	8006cd6 <UART_DMAError+0x7a>
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d005      	beq.n	8006cd6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006cd0:	68b8      	ldr	r0, [r7, #8]
 8006cd2:	f000 f86d 	bl	8006db0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cda:	f043 0210 	orr.w	r2, r3, #16
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8006ce2:	68b8      	ldr	r0, [r7, #8]
 8006ce4:	f7ff ff6e 	bl	8006bc4 <HAL_UART_ErrorCallback>
}
 8006ce8:	bf00      	nop
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	603b      	str	r3, [r7, #0]
 8006cfc:	4613      	mov	r3, r2
 8006cfe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8006d00:	e02c      	b.n	8006d5c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d08:	d028      	beq.n	8006d5c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d007      	beq.n	8006d20 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d10:	f7fd f9fe 	bl	8004110 <HAL_GetTick>
 8006d14:	4602      	mov	r2, r0
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	69ba      	ldr	r2, [r7, #24]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d21d      	bcs.n	8006d5c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68da      	ldr	r2, [r3, #12]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006d2e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	695a      	ldr	r2, [r3, #20]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f022 0201 	bic.w	r2, r2, #1
 8006d3e:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2220      	movs	r2, #32
 8006d44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	e00f      	b.n	8006d7c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	4013      	ands	r3, r2
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	bf0c      	ite	eq
 8006d6c:	2301      	moveq	r3, #1
 8006d6e:	2300      	movne	r3, #0
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	79fb      	ldrb	r3, [r7, #7]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d0c3      	beq.n	8006d02 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68da      	ldr	r2, [r3, #12]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006d9a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2220      	movs	r2, #32
 8006da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68da      	ldr	r2, [r3, #12]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006dc6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	695a      	ldr	r2, [r3, #20]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f022 0201 	bic.w	r2, r2, #1
 8006dd6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2220      	movs	r2, #32
 8006ddc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dec:	b5b0      	push	{r4, r5, r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006e06:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006e28:	f023 030c 	bic.w	r3, r3, #12
 8006e2c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	689a      	ldr	r2, [r3, #8]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	431a      	orrs	r2, r3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	695b      	ldr	r3, [r3, #20]
 8006e58:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e60:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68fa      	ldr	r2, [r7, #12]
 8006e72:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	69db      	ldr	r3, [r3, #28]
 8006e78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e7c:	f040 80e4 	bne.w	8007048 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4aab      	ldr	r2, [pc, #684]	; (8007134 <UART_SetConfig+0x348>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d004      	beq.n	8006e94 <UART_SetConfig+0xa8>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4aaa      	ldr	r2, [pc, #680]	; (8007138 <UART_SetConfig+0x34c>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d16c      	bne.n	8006f6e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006e94:	f7fe fbc0 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	4413      	add	r3, r2
 8006ea0:	009a      	lsls	r2, r3, #2
 8006ea2:	441a      	add	r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eae:	4aa3      	ldr	r2, [pc, #652]	; (800713c <UART_SetConfig+0x350>)
 8006eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb4:	095b      	lsrs	r3, r3, #5
 8006eb6:	011c      	lsls	r4, r3, #4
 8006eb8:	f7fe fbae 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4413      	add	r3, r2
 8006ec4:	009a      	lsls	r2, r3, #2
 8006ec6:	441a      	add	r2, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	005b      	lsls	r3, r3, #1
 8006ece:	fbb2 f5f3 	udiv	r5, r2, r3
 8006ed2:	f7fe fba1 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	4613      	mov	r3, r2
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	4413      	add	r3, r2
 8006ede:	009a      	lsls	r2, r3, #2
 8006ee0:	441a      	add	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	005b      	lsls	r3, r3, #1
 8006ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eec:	4a93      	ldr	r2, [pc, #588]	; (800713c <UART_SetConfig+0x350>)
 8006eee:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef2:	095b      	lsrs	r3, r3, #5
 8006ef4:	2264      	movs	r2, #100	; 0x64
 8006ef6:	fb02 f303 	mul.w	r3, r2, r3
 8006efa:	1aeb      	subs	r3, r5, r3
 8006efc:	00db      	lsls	r3, r3, #3
 8006efe:	3332      	adds	r3, #50	; 0x32
 8006f00:	4a8e      	ldr	r2, [pc, #568]	; (800713c <UART_SetConfig+0x350>)
 8006f02:	fba2 2303 	umull	r2, r3, r2, r3
 8006f06:	095b      	lsrs	r3, r3, #5
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006f0e:	441c      	add	r4, r3
 8006f10:	f7fe fb82 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 8006f14:	4602      	mov	r2, r0
 8006f16:	4613      	mov	r3, r2
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	4413      	add	r3, r2
 8006f1c:	009a      	lsls	r2, r3, #2
 8006f1e:	441a      	add	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	005b      	lsls	r3, r3, #1
 8006f26:	fbb2 f5f3 	udiv	r5, r2, r3
 8006f2a:	f7fe fb75 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	4613      	mov	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	009a      	lsls	r2, r3, #2
 8006f38:	441a      	add	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	005b      	lsls	r3, r3, #1
 8006f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f44:	4a7d      	ldr	r2, [pc, #500]	; (800713c <UART_SetConfig+0x350>)
 8006f46:	fba2 2303 	umull	r2, r3, r2, r3
 8006f4a:	095b      	lsrs	r3, r3, #5
 8006f4c:	2264      	movs	r2, #100	; 0x64
 8006f4e:	fb02 f303 	mul.w	r3, r2, r3
 8006f52:	1aeb      	subs	r3, r5, r3
 8006f54:	00db      	lsls	r3, r3, #3
 8006f56:	3332      	adds	r3, #50	; 0x32
 8006f58:	4a78      	ldr	r2, [pc, #480]	; (800713c <UART_SetConfig+0x350>)
 8006f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f5e:	095b      	lsrs	r3, r3, #5
 8006f60:	f003 0207 	and.w	r2, r3, #7
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4422      	add	r2, r4
 8006f6a:	609a      	str	r2, [r3, #8]
 8006f6c:	e154      	b.n	8007218 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006f6e:	f7fe fb3f 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8006f72:	4602      	mov	r2, r0
 8006f74:	4613      	mov	r3, r2
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	4413      	add	r3, r2
 8006f7a:	009a      	lsls	r2, r3, #2
 8006f7c:	441a      	add	r2, r3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	005b      	lsls	r3, r3, #1
 8006f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f88:	4a6c      	ldr	r2, [pc, #432]	; (800713c <UART_SetConfig+0x350>)
 8006f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f8e:	095b      	lsrs	r3, r3, #5
 8006f90:	011c      	lsls	r4, r3, #4
 8006f92:	f7fe fb2d 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8006f96:	4602      	mov	r2, r0
 8006f98:	4613      	mov	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	4413      	add	r3, r2
 8006f9e:	009a      	lsls	r2, r3, #2
 8006fa0:	441a      	add	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	005b      	lsls	r3, r3, #1
 8006fa8:	fbb2 f5f3 	udiv	r5, r2, r3
 8006fac:	f7fe fb20 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	4413      	add	r3, r2
 8006fb8:	009a      	lsls	r2, r3, #2
 8006fba:	441a      	add	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	005b      	lsls	r3, r3, #1
 8006fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fc6:	4a5d      	ldr	r2, [pc, #372]	; (800713c <UART_SetConfig+0x350>)
 8006fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fcc:	095b      	lsrs	r3, r3, #5
 8006fce:	2264      	movs	r2, #100	; 0x64
 8006fd0:	fb02 f303 	mul.w	r3, r2, r3
 8006fd4:	1aeb      	subs	r3, r5, r3
 8006fd6:	00db      	lsls	r3, r3, #3
 8006fd8:	3332      	adds	r3, #50	; 0x32
 8006fda:	4a58      	ldr	r2, [pc, #352]	; (800713c <UART_SetConfig+0x350>)
 8006fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe0:	095b      	lsrs	r3, r3, #5
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006fe8:	441c      	add	r4, r3
 8006fea:	f7fe fb01 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	4613      	mov	r3, r2
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	4413      	add	r3, r2
 8006ff6:	009a      	lsls	r2, r3, #2
 8006ff8:	441a      	add	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	005b      	lsls	r3, r3, #1
 8007000:	fbb2 f5f3 	udiv	r5, r2, r3
 8007004:	f7fe faf4 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8007008:	4602      	mov	r2, r0
 800700a:	4613      	mov	r3, r2
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	4413      	add	r3, r2
 8007010:	009a      	lsls	r2, r3, #2
 8007012:	441a      	add	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	005b      	lsls	r3, r3, #1
 800701a:	fbb2 f3f3 	udiv	r3, r2, r3
 800701e:	4a47      	ldr	r2, [pc, #284]	; (800713c <UART_SetConfig+0x350>)
 8007020:	fba2 2303 	umull	r2, r3, r2, r3
 8007024:	095b      	lsrs	r3, r3, #5
 8007026:	2264      	movs	r2, #100	; 0x64
 8007028:	fb02 f303 	mul.w	r3, r2, r3
 800702c:	1aeb      	subs	r3, r5, r3
 800702e:	00db      	lsls	r3, r3, #3
 8007030:	3332      	adds	r3, #50	; 0x32
 8007032:	4a42      	ldr	r2, [pc, #264]	; (800713c <UART_SetConfig+0x350>)
 8007034:	fba2 2303 	umull	r2, r3, r2, r3
 8007038:	095b      	lsrs	r3, r3, #5
 800703a:	f003 0207 	and.w	r2, r3, #7
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4422      	add	r2, r4
 8007044:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8007046:	e0e7      	b.n	8007218 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a39      	ldr	r2, [pc, #228]	; (8007134 <UART_SetConfig+0x348>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d004      	beq.n	800705c <UART_SetConfig+0x270>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a38      	ldr	r2, [pc, #224]	; (8007138 <UART_SetConfig+0x34c>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d171      	bne.n	8007140 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800705c:	f7fe fadc 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 8007060:	4602      	mov	r2, r0
 8007062:	4613      	mov	r3, r2
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	009a      	lsls	r2, r3, #2
 800706a:	441a      	add	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	fbb2 f3f3 	udiv	r3, r2, r3
 8007076:	4a31      	ldr	r2, [pc, #196]	; (800713c <UART_SetConfig+0x350>)
 8007078:	fba2 2303 	umull	r2, r3, r2, r3
 800707c:	095b      	lsrs	r3, r3, #5
 800707e:	011c      	lsls	r4, r3, #4
 8007080:	f7fe faca 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 8007084:	4602      	mov	r2, r0
 8007086:	4613      	mov	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	4413      	add	r3, r2
 800708c:	009a      	lsls	r2, r3, #2
 800708e:	441a      	add	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	fbb2 f5f3 	udiv	r5, r2, r3
 800709a:	f7fe fabd 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 800709e:	4602      	mov	r2, r0
 80070a0:	4613      	mov	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4413      	add	r3, r2
 80070a6:	009a      	lsls	r2, r3, #2
 80070a8:	441a      	add	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b4:	4a21      	ldr	r2, [pc, #132]	; (800713c <UART_SetConfig+0x350>)
 80070b6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ba:	095b      	lsrs	r3, r3, #5
 80070bc:	2264      	movs	r2, #100	; 0x64
 80070be:	fb02 f303 	mul.w	r3, r2, r3
 80070c2:	1aeb      	subs	r3, r5, r3
 80070c4:	011b      	lsls	r3, r3, #4
 80070c6:	3332      	adds	r3, #50	; 0x32
 80070c8:	4a1c      	ldr	r2, [pc, #112]	; (800713c <UART_SetConfig+0x350>)
 80070ca:	fba2 2303 	umull	r2, r3, r2, r3
 80070ce:	095b      	lsrs	r3, r3, #5
 80070d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070d4:	441c      	add	r4, r3
 80070d6:	f7fe fa9f 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 80070da:	4602      	mov	r2, r0
 80070dc:	4613      	mov	r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	4413      	add	r3, r2
 80070e2:	009a      	lsls	r2, r3, #2
 80070e4:	441a      	add	r2, r3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	fbb2 f5f3 	udiv	r5, r2, r3
 80070f0:	f7fe fa92 	bl	8005618 <HAL_RCC_GetPCLK2Freq>
 80070f4:	4602      	mov	r2, r0
 80070f6:	4613      	mov	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4413      	add	r3, r2
 80070fc:	009a      	lsls	r2, r3, #2
 80070fe:	441a      	add	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	fbb2 f3f3 	udiv	r3, r2, r3
 800710a:	4a0c      	ldr	r2, [pc, #48]	; (800713c <UART_SetConfig+0x350>)
 800710c:	fba2 2303 	umull	r2, r3, r2, r3
 8007110:	095b      	lsrs	r3, r3, #5
 8007112:	2264      	movs	r2, #100	; 0x64
 8007114:	fb02 f303 	mul.w	r3, r2, r3
 8007118:	1aeb      	subs	r3, r5, r3
 800711a:	011b      	lsls	r3, r3, #4
 800711c:	3332      	adds	r3, #50	; 0x32
 800711e:	4a07      	ldr	r2, [pc, #28]	; (800713c <UART_SetConfig+0x350>)
 8007120:	fba2 2303 	umull	r2, r3, r2, r3
 8007124:	095b      	lsrs	r3, r3, #5
 8007126:	f003 020f 	and.w	r2, r3, #15
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4422      	add	r2, r4
 8007130:	609a      	str	r2, [r3, #8]
 8007132:	e071      	b.n	8007218 <UART_SetConfig+0x42c>
 8007134:	40011000 	.word	0x40011000
 8007138:	40011400 	.word	0x40011400
 800713c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8007140:	f7fe fa56 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8007144:	4602      	mov	r2, r0
 8007146:	4613      	mov	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4413      	add	r3, r2
 800714c:	009a      	lsls	r2, r3, #2
 800714e:	441a      	add	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	fbb2 f3f3 	udiv	r3, r2, r3
 800715a:	4a31      	ldr	r2, [pc, #196]	; (8007220 <UART_SetConfig+0x434>)
 800715c:	fba2 2303 	umull	r2, r3, r2, r3
 8007160:	095b      	lsrs	r3, r3, #5
 8007162:	011c      	lsls	r4, r3, #4
 8007164:	f7fe fa44 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8007168:	4602      	mov	r2, r0
 800716a:	4613      	mov	r3, r2
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	4413      	add	r3, r2
 8007170:	009a      	lsls	r2, r3, #2
 8007172:	441a      	add	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	fbb2 f5f3 	udiv	r5, r2, r3
 800717e:	f7fe fa37 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 8007182:	4602      	mov	r2, r0
 8007184:	4613      	mov	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	4413      	add	r3, r2
 800718a:	009a      	lsls	r2, r3, #2
 800718c:	441a      	add	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	fbb2 f3f3 	udiv	r3, r2, r3
 8007198:	4a21      	ldr	r2, [pc, #132]	; (8007220 <UART_SetConfig+0x434>)
 800719a:	fba2 2303 	umull	r2, r3, r2, r3
 800719e:	095b      	lsrs	r3, r3, #5
 80071a0:	2264      	movs	r2, #100	; 0x64
 80071a2:	fb02 f303 	mul.w	r3, r2, r3
 80071a6:	1aeb      	subs	r3, r5, r3
 80071a8:	011b      	lsls	r3, r3, #4
 80071aa:	3332      	adds	r3, #50	; 0x32
 80071ac:	4a1c      	ldr	r2, [pc, #112]	; (8007220 <UART_SetConfig+0x434>)
 80071ae:	fba2 2303 	umull	r2, r3, r2, r3
 80071b2:	095b      	lsrs	r3, r3, #5
 80071b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071b8:	441c      	add	r4, r3
 80071ba:	f7fe fa19 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 80071be:	4602      	mov	r2, r0
 80071c0:	4613      	mov	r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	4413      	add	r3, r2
 80071c6:	009a      	lsls	r2, r3, #2
 80071c8:	441a      	add	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	009b      	lsls	r3, r3, #2
 80071d0:	fbb2 f5f3 	udiv	r5, r2, r3
 80071d4:	f7fe fa0c 	bl	80055f0 <HAL_RCC_GetPCLK1Freq>
 80071d8:	4602      	mov	r2, r0
 80071da:	4613      	mov	r3, r2
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	4413      	add	r3, r2
 80071e0:	009a      	lsls	r2, r3, #2
 80071e2:	441a      	add	r2, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ee:	4a0c      	ldr	r2, [pc, #48]	; (8007220 <UART_SetConfig+0x434>)
 80071f0:	fba2 2303 	umull	r2, r3, r2, r3
 80071f4:	095b      	lsrs	r3, r3, #5
 80071f6:	2264      	movs	r2, #100	; 0x64
 80071f8:	fb02 f303 	mul.w	r3, r2, r3
 80071fc:	1aeb      	subs	r3, r5, r3
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	3332      	adds	r3, #50	; 0x32
 8007202:	4a07      	ldr	r2, [pc, #28]	; (8007220 <UART_SetConfig+0x434>)
 8007204:	fba2 2303 	umull	r2, r3, r2, r3
 8007208:	095b      	lsrs	r3, r3, #5
 800720a:	f003 020f 	and.w	r2, r3, #15
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4422      	add	r2, r4
 8007214:	609a      	str	r2, [r3, #8]
}
 8007216:	e7ff      	b.n	8007218 <UART_SetConfig+0x42c>
 8007218:	bf00      	nop
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bdb0      	pop	{r4, r5, r7, pc}
 8007220:	51eb851f 	.word	0x51eb851f

08007224 <SystemClock_Config>:
  *            Flash Latency(WS)              = 2
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b094      	sub	sp, #80	; 0x50
 8007228:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __PWR_CLK_ENABLE();
 800722a:	2300      	movs	r3, #0
 800722c:	60bb      	str	r3, [r7, #8]
 800722e:	4b2a      	ldr	r3, [pc, #168]	; (80072d8 <SystemClock_Config+0xb4>)
 8007230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007232:	4a29      	ldr	r2, [pc, #164]	; (80072d8 <SystemClock_Config+0xb4>)
 8007234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007238:	6413      	str	r3, [r2, #64]	; 0x40
 800723a:	4b27      	ldr	r3, [pc, #156]	; (80072d8 <SystemClock_Config+0xb4>)
 800723c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007242:	60bb      	str	r3, [r7, #8]
 8007244:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8007246:	2300      	movs	r3, #0
 8007248:	607b      	str	r3, [r7, #4]
 800724a:	4b24      	ldr	r3, [pc, #144]	; (80072dc <SystemClock_Config+0xb8>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007252:	4a22      	ldr	r2, [pc, #136]	; (80072dc <SystemClock_Config+0xb8>)
 8007254:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007258:	6013      	str	r3, [r2, #0]
 800725a:	4b20      	ldr	r3, [pc, #128]	; (80072dc <SystemClock_Config+0xb8>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007262:	607b      	str	r3, [r7, #4]
 8007264:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007266:	2302      	movs	r3, #2
 8007268:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800726a:	2301      	movs	r3, #1
 800726c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800726e:	2310      	movs	r3, #16
 8007270:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007272:	2302      	movs	r3, #2
 8007274:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007276:	2300      	movs	r3, #0
 8007278:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 16;
 800727a:	2310      	movs	r3, #16
 800727c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800727e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8007282:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8007284:	2304      	movs	r3, #4
 8007286:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8007288:	2307      	movs	r3, #7
 800728a:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800728c:	f107 030c 	add.w	r3, r7, #12
 8007290:	4618      	mov	r0, r3
 8007292:	f7fd fdbb 	bl	8004e0c <HAL_RCC_OscConfig>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <SystemClock_Config+0x7e>
  {
    Error_Handler(0);
 800729c:	2000      	movs	r0, #0
 800729e:	f000 fc7f 	bl	8007ba0 <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80072a2:	230f      	movs	r3, #15
 80072a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80072a6:	2302      	movs	r3, #2
 80072a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80072aa:	2300      	movs	r3, #0
 80072ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 80072ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80072b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;  
 80072b4:	2300      	movs	r3, #0
 80072b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80072b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80072bc:	2102      	movs	r1, #2
 80072be:	4618      	mov	r0, r3
 80072c0:	f7fd ffe2 	bl	8005288 <HAL_RCC_ClockConfig>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <SystemClock_Config+0xac>
  {
    Error_Handler(1);
 80072ca:	2001      	movs	r0, #1
 80072cc:	f000 fc68 	bl	8007ba0 <Error_Handler>
  }
}
 80072d0:	bf00      	nop
 80072d2:	3750      	adds	r7, #80	; 0x50
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	40023800 	.word	0x40023800
 80072dc:	40007000 	.word	0x40007000

080072e0 <NVIC_SystemReset>:
{
 80072e0:	b480      	push	{r7}
 80072e2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80072e4:	f3bf 8f4f 	dsb	sy
}
 80072e8:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80072ea:	4b07      	ldr	r3, [pc, #28]	; (8007308 <NVIC_SystemReset+0x28>)
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80072f2:	4905      	ldr	r1, [pc, #20]	; (8007308 <NVIC_SystemReset+0x28>)
 80072f4:	4b05      	ldr	r3, [pc, #20]	; (800730c <NVIC_SystemReset+0x2c>)
 80072f6:	4313      	orrs	r3, r2
 80072f8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80072fa:	f3bf 8f4f 	dsb	sy
}
 80072fe:	bf00      	nop
  __ASM volatile ("nop");
 8007300:	bf00      	nop
}
 8007302:	bf00      	nop
    __NOP();
 8007304:	e7fc      	b.n	8007300 <NVIC_SystemReset+0x20>
 8007306:	bf00      	nop
 8007308:	e000ed00 	.word	0xe000ed00
 800730c:	05fa0004 	.word	0x05fa0004

08007310 <Delay_Pulse>:
				"CMP R0, #0\n\t"\
				"BNE 1b \n\t" : : [loops] "r" (16*us) : "memory"\
		);\
} while(0)

int Delay_Pulse(){
 8007310:	b480      	push	{r7}
 8007312:	af00      	add	r7, sp, #0
	return desired_pwm_period == UINT32_MAX;
 8007314:	4b06      	ldr	r3, [pc, #24]	; (8007330 <Delay_Pulse+0x20>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731c:	bf0c      	ite	eq
 800731e:	2301      	moveq	r3, #1
 8007320:	2300      	movne	r3, #0
 8007322:	b2db      	uxtb	r3, r3
}
 8007324:	4618      	mov	r0, r3
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
 800732e:	bf00      	nop
 8007330:	20000c90 	.word	0x20000c90

08007334 <Main_StepClockHandler>:

/*
 * PWM pulse (step) interrupt
 */
void Main_StepClockHandler() {
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
	/*
	 *  Stepper motor acceleration, speed, direction and position control developed by Ryan Nemiroff
	 */

	uint32_t desired_pwm_period_local = desired_pwm_period;
 800733a:	4b0a      	ldr	r3, [pc, #40]	; (8007364 <Main_StepClockHandler+0x30>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	607b      	str	r3, [r7, #4]

	/*
	 * Add time reporting
	 */

	clock_int_time = DWT->CYCCNT;
 8007340:	4b09      	ldr	r3, [pc, #36]	; (8007368 <Main_StepClockHandler+0x34>)
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	4a09      	ldr	r2, [pc, #36]	; (800736c <Main_StepClockHandler+0x38>)
 8007346:	6013      	str	r3, [r2, #0]

	if (desired_pwm_period_local != 0) {
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d005      	beq.n	800735a <Main_StepClockHandler+0x26>
		L6474_Board_Pwm1SetPeriod(desired_pwm_period_local);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f7fc f92c 	bl	80035ac <L6474_Board_Pwm1SetPeriod>
		current_pwm_period = desired_pwm_period_local;
 8007354:	4a06      	ldr	r2, [pc, #24]	; (8007370 <Main_StepClockHandler+0x3c>)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6013      	str	r3, [r2, #0]
	}
}
 800735a:	bf00      	nop
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	20000c90 	.word	0x20000c90
 8007368:	e0001000 	.word	0xe0001000
 800736c:	20000c88 	.word	0x20000c88
 8007370:	20000c94 	.word	0x20000c94

08007374 <initialize>:
//uint8_t  LOOP_BACK_gpioState;
//uint32_t LOOP_BACK_L6474_Board_Pwm1Period;
//uint8_t  LOOP_BACK_break_Control_Loop;


void initialize(){
 8007374:	b580      	push	{r7, lr}
 8007376:	af00      	add	r7, sp, #0
	/* Initialize reset state indicating that reset has occurred */

	reset_state = 1;
 8007378:	4baf      	ldr	r3, [pc, #700]	; (8007638 <initialize+0x2c4>)
 800737a:	2201      	movs	r2, #1
 800737c:	601a      	str	r2, [r3, #0]

	/* Initialize and enable cycle counter */
	ITM->LAR = 0xC5ACCE55; 	// at address 0xE0001FB0
 800737e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007382:	4aae      	ldr	r2, [pc, #696]	; (800763c <initialize+0x2c8>)
 8007384:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // at address 0xE000EDFC, CoreDebug_DEMCR_TRCENA_Msk = 0x01000000
 8007388:	4bad      	ldr	r3, [pc, #692]	; (8007640 <initialize+0x2cc>)
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	4aac      	ldr	r2, [pc, #688]	; (8007640 <initialize+0x2cc>)
 800738e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007392:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= 1; 		// at address 0xE0001000
 8007394:	4bab      	ldr	r3, [pc, #684]	; (8007644 <initialize+0x2d0>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4aaa      	ldr	r2, [pc, #680]	; (8007644 <initialize+0x2d0>)
 800739a:	f043 0301 	orr.w	r3, r3, #1
 800739e:	6013      	str	r3, [r2, #0]
	DWT->CYCCNT = 0; 		// at address 0xE0001004
 80073a0:	4ba8      	ldr	r3, [pc, #672]	; (8007644 <initialize+0x2d0>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	605a      	str	r2, [r3, #4]

	/* initialize Integrator Mode time variables */
	apply_acc_start_time = 0;
 80073a6:	4ba8      	ldr	r3, [pc, #672]	; (8007648 <initialize+0x2d4>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]
	clock_int_time = 0;
 80073ac:	4ba7      	ldr	r3, [pc, #668]	; (800764c <initialize+0x2d8>)
 80073ae:	2200      	movs	r2, #0
 80073b0:	601a      	str	r2, [r3, #0]
	clock_int_tick = 0;
 80073b2:	4ba7      	ldr	r3, [pc, #668]	; (8007650 <initialize+0x2dc>)
 80073b4:	2200      	movs	r2, #0
 80073b6:	601a      	str	r2, [r3, #0]

	/* Initialize PWM period variables used by step interrupt */
	desired_pwm_period = 0;
 80073b8:	4ba6      	ldr	r3, [pc, #664]	; (8007654 <initialize+0x2e0>)
 80073ba:	2200      	movs	r2, #0
 80073bc:	601a      	str	r2, [r3, #0]
	current_pwm_period = 0;
 80073be:	4ba6      	ldr	r3, [pc, #664]	; (8007658 <initialize+0x2e4>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	601a      	str	r2, [r3, #0]
	target_velocity_prescaled = 0;
 80073c4:	4ba5      	ldr	r3, [pc, #660]	; (800765c <initialize+0x2e8>)
 80073c6:	f04f 0200 	mov.w	r2, #0
 80073ca:	601a      	str	r2, [r3, #0]
//	LOOP_BACK_gpioState=0;
//	LOOP_BACK_L6474_Board_Pwm1Period=0;
//	LOOP_BACK_break_Control_Loop = 0;

	/* Initialize default start mode and reporting mode */
	mode_index = 1;
 80073cc:	4ba4      	ldr	r3, [pc, #656]	; (8007660 <initialize+0x2ec>)
 80073ce:	2201      	movs	r2, #1
 80073d0:	601a      	str	r2, [r3, #0]
	report_mode = 1;
 80073d2:	4ba4      	ldr	r3, [pc, #656]	; (8007664 <initialize+0x2f0>)
 80073d4:	2201      	movs	r2, #1
 80073d6:	601a      	str	r2, [r3, #0]

	/*Initialize serial read variables */
	RxBuffer_ReadIdx = 0;
 80073d8:	4ba3      	ldr	r3, [pc, #652]	; (8007668 <initialize+0x2f4>)
 80073da:	2200      	movs	r2, #0
 80073dc:	601a      	str	r2, [r3, #0]
	RxBuffer_WriteIdx = 0;
 80073de:	4ba3      	ldr	r3, [pc, #652]	; (800766c <initialize+0x2f8>)
 80073e0:	2200      	movs	r2, #0
 80073e2:	601a      	str	r2, [r3, #0]
	readBytes = 0;
 80073e4:	4ba2      	ldr	r3, [pc, #648]	; (8007670 <initialize+0x2fc>)
 80073e6:	2200      	movs	r2, #0
 80073e8:	601a      	str	r2, [r3, #0]

	/*Initialize encoder variables */
	encoder_position = 0;
 80073ea:	4ba2      	ldr	r3, [pc, #648]	; (8007674 <initialize+0x300>)
 80073ec:	f04f 0200 	mov.w	r2, #0
 80073f0:	601a      	str	r2, [r3, #0]
	encoder_position_down = 0;
 80073f2:	4ba1      	ldr	r3, [pc, #644]	; (8007678 <initialize+0x304>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	601a      	str	r2, [r3, #0]
	encoder_position_curr = 0;
 80073f8:	4ba0      	ldr	r3, [pc, #640]	; (800767c <initialize+0x308>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	601a      	str	r2, [r3, #0]
	encoder_position_prev = 0;
 80073fe:	4ba0      	ldr	r3, [pc, #640]	; (8007680 <initialize+0x30c>)
 8007400:	2200      	movs	r2, #0
 8007402:	601a      	str	r2, [r3, #0]
	angle_scale = ENCODER_READ_ANGLE_SCALE;
 8007404:	4b9f      	ldr	r3, [pc, #636]	; (8007684 <initialize+0x310>)
 8007406:	4aa0      	ldr	r2, [pc, #640]	; (8007688 <initialize+0x314>)
 8007408:	601a      	str	r2, [r3, #0]

	/*Initialize rotor control variables */
	rotor_control_target_steps = 0;
 800740a:	4ba0      	ldr	r3, [pc, #640]	; (800768c <initialize+0x318>)
 800740c:	f04f 0200 	mov.w	r2, #0
 8007410:	601a      	str	r2, [r3, #0]
	rotor_control_target_steps_curr = 0;
 8007412:	4b9f      	ldr	r3, [pc, #636]	; (8007690 <initialize+0x31c>)
 8007414:	f04f 0200 	mov.w	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
	rotor_control_target_steps_prev = 0;
 800741a:	4b9e      	ldr	r3, [pc, #632]	; (8007694 <initialize+0x320>)
 800741c:	f04f 0200 	mov.w	r2, #0
 8007420:	601a      	str	r2, [r3, #0]

	/*Initialize rotor plant design transfer function computation variables */
	rotor_control_target_steps_filter_prev_2 = 0.0;
 8007422:	4b9d      	ldr	r3, [pc, #628]	; (8007698 <initialize+0x324>)
 8007424:	f04f 0200 	mov.w	r2, #0
 8007428:	601a      	str	r2, [r3, #0]
	rotor_control_target_steps_filter_prev_prev_2 = 0.0;
 800742a:	4b9c      	ldr	r3, [pc, #624]	; (800769c <initialize+0x328>)
 800742c:	f04f 0200 	mov.w	r2, #0
 8007430:	601a      	str	r2, [r3, #0]
	rotor_control_target_steps_prev_prev = 0.0;
 8007432:	4b9b      	ldr	r3, [pc, #620]	; (80076a0 <initialize+0x32c>)
 8007434:	f04f 0200 	mov.w	r2, #0
 8007438:	601a      	str	r2, [r3, #0]

	/* Initialize LQR integral control variables */
	current_error_rotor_integral = 0;
 800743a:	4b9a      	ldr	r3, [pc, #616]	; (80076a4 <initialize+0x330>)
 800743c:	f04f 0200 	mov.w	r2, #0
 8007440:	601a      	str	r2, [r3, #0]

	/*Initialize rotor tracking signal variables */
	enable_rotor_chirp = 0;
 8007442:	4b99      	ldr	r3, [pc, #612]	; (80076a8 <initialize+0x334>)
 8007444:	2200      	movs	r2, #0
 8007446:	601a      	str	r2, [r3, #0]
	rotor_chirp_start_freq = ROTOR_CHIRP_START_FREQ;
 8007448:	4b98      	ldr	r3, [pc, #608]	; (80076ac <initialize+0x338>)
 800744a:	4a99      	ldr	r2, [pc, #612]	; (80076b0 <initialize+0x33c>)
 800744c:	601a      	str	r2, [r3, #0]
	rotor_chirp_end_freq = ROTOR_CHIRP_END_FREQ;
 800744e:	4b99      	ldr	r3, [pc, #612]	; (80076b4 <initialize+0x340>)
 8007450:	4a99      	ldr	r2, [pc, #612]	; (80076b8 <initialize+0x344>)
 8007452:	601a      	str	r2, [r3, #0]
	rotor_chirp_period = ROTOR_CHIRP_PERIOD;
 8007454:	4b99      	ldr	r3, [pc, #612]	; (80076bc <initialize+0x348>)
 8007456:	4a9a      	ldr	r2, [pc, #616]	; (80076c0 <initialize+0x34c>)
 8007458:	601a      	str	r2, [r3, #0]
	enable_mod_sin_rotor_tracking = ENABLE_MOD_SIN_ROTOR_TRACKING;
 800745a:	4b9a      	ldr	r3, [pc, #616]	; (80076c4 <initialize+0x350>)
 800745c:	2201      	movs	r2, #1
 800745e:	601a      	str	r2, [r3, #0]
	enable_rotor_position_step_response_cycle = ENABLE_ROTOR_POSITION_STEP_RESPONSE_CYCLE;
 8007460:	4b99      	ldr	r3, [pc, #612]	; (80076c8 <initialize+0x354>)
 8007462:	2201      	movs	r2, #1
 8007464:	601a      	str	r2, [r3, #0]
	disable_mod_sin_rotor_tracking = 0;
 8007466:	4b99      	ldr	r3, [pc, #612]	; (80076cc <initialize+0x358>)
 8007468:	2200      	movs	r2, #0
 800746a:	601a      	str	r2, [r3, #0]
	sine_drive_transition = 0;
 800746c:	4b98      	ldr	r3, [pc, #608]	; (80076d0 <initialize+0x35c>)
 800746e:	2200      	movs	r2, #0
 8007470:	601a      	str	r2, [r3, #0]
	mod_sin_amplitude = MOD_SIN_AMPLITUDE;
 8007472:	4b98      	ldr	r3, [pc, #608]	; (80076d4 <initialize+0x360>)
 8007474:	4a98      	ldr	r2, [pc, #608]	; (80076d8 <initialize+0x364>)
 8007476:	601a      	str	r2, [r3, #0]
	rotor_control_sin_amplitude = MOD_SIN_AMPLITUDE;
 8007478:	4b98      	ldr	r3, [pc, #608]	; (80076dc <initialize+0x368>)
 800747a:	4a97      	ldr	r2, [pc, #604]	; (80076d8 <initialize+0x364>)
 800747c:	601a      	str	r2, [r3, #0]

	/*Initialize sensitivity function selection variables */
	enable_disturbance_rejection_step = 0;
 800747e:	4b98      	ldr	r3, [pc, #608]	; (80076e0 <initialize+0x36c>)
 8007480:	2200      	movs	r2, #0
 8007482:	601a      	str	r2, [r3, #0]
	enable_noise_rejection_step = 0;
 8007484:	4b97      	ldr	r3, [pc, #604]	; (80076e4 <initialize+0x370>)
 8007486:	2200      	movs	r2, #0
 8007488:	601a      	str	r2, [r3, #0]
	enable_sensitivity_fnc_step = 0;
 800748a:	4b97      	ldr	r3, [pc, #604]	; (80076e8 <initialize+0x374>)
 800748c:	2200      	movs	r2, #0
 800748e:	601a      	str	r2, [r3, #0]
	enable_pendulum_position_impulse_response_cycle = 0;
 8007490:	4b96      	ldr	r3, [pc, #600]	; (80076ec <initialize+0x378>)
 8007492:	2200      	movs	r2, #0
 8007494:	601a      	str	r2, [r3, #0]

	/*Initialize user adjustment variables */
	step_size = 0;
 8007496:	4b96      	ldr	r3, [pc, #600]	; (80076f0 <initialize+0x37c>)
 8007498:	2200      	movs	r2, #0
 800749a:	601a      	str	r2, [r3, #0]
	adjust_increment = 0.5;
 800749c:	4b95      	ldr	r3, [pc, #596]	; (80076f4 <initialize+0x380>)
 800749e:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80074a2:	601a      	str	r2, [r3, #0]

	/*Initialize adaptive mode state variables */
	mode_transition_state = 0;
 80074a4:	4b94      	ldr	r3, [pc, #592]	; (80076f8 <initialize+0x384>)
 80074a6:	2200      	movs	r2, #0
 80074a8:	601a      	str	r2, [r3, #0]
	transition_to_adaptive_mode = 0;
 80074aa:	4b94      	ldr	r3, [pc, #592]	; (80076fc <initialize+0x388>)
 80074ac:	2200      	movs	r2, #0
 80074ae:	601a      	str	r2, [r3, #0]

	/*Initialize user interactive mode */
	char_mode_select = 0;
 80074b0:	4b93      	ldr	r3, [pc, #588]	; (8007700 <initialize+0x38c>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	601a      	str	r2, [r3, #0]

	/* STM32xx HAL library initialization */
	HAL_Init();
 80074b6:	f7fc fdbd 	bl	8004034 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80074ba:	f7ff feb3 	bl	8007224 <SystemClock_Config>

	/* Default select_suspended_mode */
	select_suspended_mode = ENABLE_SUSPENDED_PENDULUM_CONTROL;
 80074be:	4b91      	ldr	r3, [pc, #580]	; (8007704 <initialize+0x390>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	601a      	str	r2, [r3, #0]

	//----- Initialize Motor Control Library
	/* Set the L6474 library to use 1 device */
	BSP_MotorControl_SetNbDevices(BSP_MOTOR_CONTROL_BOARD_ID_L6474, 1);
 80074c4:	2101      	movs	r1, #1
 80074c6:	f641 104a 	movw	r0, #6474	; 0x194a
 80074ca:	f7fc fcef 	bl	8003eac <BSP_MotorControl_SetNbDevices>
	/* Uncomment the call to BSP_MotorControl_Init below to initialize the      */
	/* device with the structure gL6474InitParams declared in the the main.c file */
	/* and comment the subsequent call having the NULL pointer                   */
	//BSP_MotorControl_Init(BSP_MOTOR_CONTROL_BOARD_ID_L6474, NULL);

	BSP_MotorControl_Init(BSP_MOTOR_CONTROL_BOARD_ID_L6474, &gL6474InitParams);
 80074ce:	498e      	ldr	r1, [pc, #568]	; (8007708 <initialize+0x394>)
 80074d0:	f641 104a 	movw	r0, #6474	; 0x194a
 80074d4:	f7fc fad6 	bl	8003a84 <BSP_MotorControl_Init>

	/* Initialize Timer and UART */
	MX_TIM3_Init();
 80074d8:	f000 fa9c 	bl	8007a14 <MX_TIM3_Init>

	/* Initialize Pendulum Angle Encoder offset */
	encoder_position_init = 0;
 80074dc:	4b8b      	ldr	r3, [pc, #556]	; (800770c <initialize+0x398>)
 80074de:	2200      	movs	r2, #0
 80074e0:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 80074e2:	200a      	movs	r0, #10
 80074e4:	f7fc fe20 	bl	8004128 <HAL_Delay>
	/* Initialize UART communication port */
	MX_USART2_UART_Init();
 80074e8:	f000 fadc 	bl	8007aa4 <MX_USART2_UART_Init>

	/* Motor Range Initialization */
	HAL_Delay(1);
 80074ec:	2001      	movs	r0, #1
 80074ee:	f7fc fe1b 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetMaxSpeed(0, MAX_SPEED_UPPER_INIT);
 80074f2:	f242 7110 	movw	r1, #10000	; 0x2710
 80074f6:	2000      	movs	r0, #0
 80074f8:	f7fc fbfe 	bl	8003cf8 <BSP_MotorControl_SetMaxSpeed>
	HAL_Delay(1);
 80074fc:	2001      	movs	r0, #1
 80074fe:	f7fc fe13 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetMinSpeed(0, MIN_SPEED_UPPER_INIT);
 8007502:	f242 7110 	movw	r1, #10000	; 0x2710
 8007506:	2000      	movs	r0, #0
 8007508:	f7fc fc1e 	bl	8003d48 <BSP_MotorControl_SetMinSpeed>
	HAL_Delay(1);
 800750c:	2001      	movs	r0, #1
 800750e:	f7fc fe0b 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetMaxSpeed(0, MAX_SPEED_LOWER_INIT);
 8007512:	211e      	movs	r1, #30
 8007514:	2000      	movs	r0, #0
 8007516:	f7fc fbef 	bl	8003cf8 <BSP_MotorControl_SetMaxSpeed>
	HAL_Delay(1);
 800751a:	2001      	movs	r0, #1
 800751c:	f7fc fe04 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetMinSpeed(0, MIN_SPEED_LOWER_INIT);
 8007520:	211e      	movs	r1, #30
 8007522:	2000      	movs	r0, #0
 8007524:	f7fc fc10 	bl	8003d48 <BSP_MotorControl_SetMinSpeed>
	HAL_Delay(1);
 8007528:	2001      	movs	r0, #1
 800752a:	f7fc fdfd 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetAcceleration(0, MAX_ACCEL_UPPER_INIT);
 800752e:	f242 7110 	movw	r1, #10000	; 0x2710
 8007532:	2000      	movs	r0, #0
 8007534:	f7fc fb6e 	bl	8003c14 <BSP_MotorControl_SetAcceleration>
	HAL_Delay(1);
 8007538:	2001      	movs	r0, #1
 800753a:	f7fc fdf5 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetDeceleration(0, MAX_DECEL_UPPER_INIT);
 800753e:	f242 7110 	movw	r1, #10000	; 0x2710
 8007542:	2000      	movs	r0, #0
 8007544:	f7fc fb8e 	bl	8003c64 <BSP_MotorControl_SetDeceleration>
	HAL_Delay(1);
 8007548:	2001      	movs	r0, #1
 800754a:	f7fc fded 	bl	8004128 <HAL_Delay>

	/* Default Starting Control Configuration */
	max_accel = MAX_ACCEL;
 800754e:	4b70      	ldr	r3, [pc, #448]	; (8007710 <initialize+0x39c>)
 8007550:	f241 7270 	movw	r2, #6000	; 0x1770
 8007554:	801a      	strh	r2, [r3, #0]
	max_decel = MAX_DECEL;
 8007556:	4b6f      	ldr	r3, [pc, #444]	; (8007714 <initialize+0x3a0>)
 8007558:	f241 7270 	movw	r2, #6000	; 0x1770
 800755c:	801a      	strh	r2, [r3, #0]
	max_speed = MAX_SPEED_MODE_1;
 800755e:	4b6e      	ldr	r3, [pc, #440]	; (8007718 <initialize+0x3a4>)
 8007560:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007564:	801a      	strh	r2, [r3, #0]
	min_speed = MIN_SPEED_MODE_1;
 8007566:	4b6d      	ldr	r3, [pc, #436]	; (800771c <initialize+0x3a8>)
 8007568:	f44f 7248 	mov.w	r2, #800	; 0x320
 800756c:	801a      	strh	r2, [r3, #0]
	HAL_Delay(1);
 800756e:	2001      	movs	r0, #1
 8007570:	f7fc fdda 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetMaxSpeed(0, max_speed);
 8007574:	4b68      	ldr	r3, [pc, #416]	; (8007718 <initialize+0x3a4>)
 8007576:	881b      	ldrh	r3, [r3, #0]
 8007578:	4619      	mov	r1, r3
 800757a:	2000      	movs	r0, #0
 800757c:	f7fc fbbc 	bl	8003cf8 <BSP_MotorControl_SetMaxSpeed>
	HAL_Delay(1);
 8007580:	2001      	movs	r0, #1
 8007582:	f7fc fdd1 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetMinSpeed(0, min_speed);
 8007586:	4b65      	ldr	r3, [pc, #404]	; (800771c <initialize+0x3a8>)
 8007588:	881b      	ldrh	r3, [r3, #0]
 800758a:	4619      	mov	r1, r3
 800758c:	2000      	movs	r0, #0
 800758e:	f7fc fbdb 	bl	8003d48 <BSP_MotorControl_SetMinSpeed>
	HAL_Delay(1);
 8007592:	2001      	movs	r0, #1
 8007594:	f7fc fdc8 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetAcceleration(0, max_accel);
 8007598:	4b5d      	ldr	r3, [pc, #372]	; (8007710 <initialize+0x39c>)
 800759a:	881b      	ldrh	r3, [r3, #0]
 800759c:	4619      	mov	r1, r3
 800759e:	2000      	movs	r0, #0
 80075a0:	f7fc fb38 	bl	8003c14 <BSP_MotorControl_SetAcceleration>
	HAL_Delay(1);
 80075a4:	2001      	movs	r0, #1
 80075a6:	f7fc fdbf 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_SetDeceleration(0, max_decel);
 80075aa:	4b5a      	ldr	r3, [pc, #360]	; (8007714 <initialize+0x3a0>)
 80075ac:	881b      	ldrh	r3, [r3, #0]
 80075ae:	4619      	mov	r1, r3
 80075b0:	2000      	movs	r0, #0
 80075b2:	f7fc fb57 	bl	8003c64 <BSP_MotorControl_SetDeceleration>
	HAL_Delay(1);
 80075b6:	2001      	movs	r0, #1
 80075b8:	f7fc fdb6 	bl	8004128 <HAL_Delay>

	/* Default torque current */
	torq_current_val = MAX_TORQUE_CONFIG;
 80075bc:	4b58      	ldr	r3, [pc, #352]	; (8007720 <initialize+0x3ac>)
 80075be:	4a59      	ldr	r2, [pc, #356]	; (8007724 <initialize+0x3b0>)
 80075c0:	601a      	str	r2, [r3, #0]
	L6474_SetAnalogValue(0, L6474_TVAL, torq_current_val);
 80075c2:	4b57      	ldr	r3, [pc, #348]	; (8007720 <initialize+0x3ac>)
 80075c4:	edd3 7a00 	vldr	s15, [r3]
 80075c8:	eeb0 0a67 	vmov.f32	s0, s15
 80075cc:	2109      	movs	r1, #9
 80075ce:	2000      	movs	r0, #0
 80075d0:	f7fa fbfa 	bl	8001dc8 <L6474_SetAnalogValue>

	/* Default controller gains */
	proportional = PRIMARY_PROPORTIONAL_MODE_1;
 80075d4:	4b54      	ldr	r3, [pc, #336]	; (8007728 <initialize+0x3b4>)
 80075d6:	4a40      	ldr	r2, [pc, #256]	; (80076d8 <initialize+0x364>)
 80075d8:	601a      	str	r2, [r3, #0]
	integral = PRIMARY_INTEGRAL_MODE_1;
 80075da:	4b54      	ldr	r3, [pc, #336]	; (800772c <initialize+0x3b8>)
 80075dc:	f04f 0200 	mov.w	r2, #0
 80075e0:	601a      	str	r2, [r3, #0]
	derivative = PRIMARY_DERIVATIVE_MODE_1;
 80075e2:	4b53      	ldr	r3, [pc, #332]	; (8007730 <initialize+0x3bc>)
 80075e4:	4a53      	ldr	r2, [pc, #332]	; (8007734 <initialize+0x3c0>)
 80075e6:	601a      	str	r2, [r3, #0]
	rotor_p_gain = SECONDARY_PROPORTIONAL_MODE_1;
 80075e8:	4b53      	ldr	r3, [pc, #332]	; (8007738 <initialize+0x3c4>)
 80075ea:	4a33      	ldr	r2, [pc, #204]	; (80076b8 <initialize+0x344>)
 80075ec:	601a      	str	r2, [r3, #0]
	rotor_i_gain = SECONDARY_INTEGRAL_MODE_1;
 80075ee:	4b53      	ldr	r3, [pc, #332]	; (800773c <initialize+0x3c8>)
 80075f0:	f04f 0200 	mov.w	r2, #0
 80075f4:	601a      	str	r2, [r3, #0]
	rotor_d_gain = SECONDARY_DERIVATIVE_MODE_1;
 80075f6:	4b52      	ldr	r3, [pc, #328]	; (8007740 <initialize+0x3cc>)
 80075f8:	4a52      	ldr	r2, [pc, #328]	; (8007744 <initialize+0x3d0>)
 80075fa:	601a      	str	r2, [r3, #0]

	/* Enable State Feedback mode and Integral Action Compensator by default and set
	 * precompensation factor to unity
	 */
	enable_state_feedback = 1;
 80075fc:	4b52      	ldr	r3, [pc, #328]	; (8007748 <initialize+0x3d4>)
 80075fe:	2201      	movs	r2, #1
 8007600:	601a      	str	r2, [r3, #0]
	integral_compensator_gain = 0;
 8007602:	4b52      	ldr	r3, [pc, #328]	; (800774c <initialize+0x3d8>)
 8007604:	f04f 0200 	mov.w	r2, #0
 8007608:	601a      	str	r2, [r3, #0]
	feedforward_gain = 1;
 800760a:	4b51      	ldr	r3, [pc, #324]	; (8007750 <initialize+0x3dc>)
 800760c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007610:	601a      	str	r2, [r3, #0]

	/* Disable adaptive_mode by default */
	enable_adaptive_mode = 0;
 8007612:	4b50      	ldr	r3, [pc, #320]	; (8007754 <initialize+0x3e0>)
 8007614:	2200      	movs	r2, #0
 8007616:	601a      	str	r2, [r3, #0]

	/* DMA Buffer declarations */
	/* Start DMA just once because it's configured in "circular" mode */
	HAL_UART_Receive_DMA(&huart2, RxBuffer, UART_RX_BUFFER_SIZE);
 8007618:	22c6      	movs	r2, #198	; 0xc6
 800761a:	494f      	ldr	r1, [pc, #316]	; (8007758 <initialize+0x3e4>)
 800761c:	484f      	ldr	r0, [pc, #316]	; (800775c <initialize+0x3e8>)
 800761e:	f7ff fa3d 	bl	8006a9c <HAL_UART_Receive_DMA>

	/* Motor Interface and Encoder initialization */
	/* Attach the function MyFlagInterruptHandler (defined below) to the flag interrupt */
	BSP_MotorControl_AttachFlagInterrupt(MyFlagInterruptHandler);
 8007622:	484f      	ldr	r0, [pc, #316]	; (8007760 <initialize+0x3ec>)
 8007624:	f7fc f9f2 	bl	8003a0c <BSP_MotorControl_AttachFlagInterrupt>

	/* Attach the function Error_Handler (defined below) to the error Handler*/
	BSP_MotorControl_AttachErrorHandler(Error_Handler);
 8007628:	484e      	ldr	r0, [pc, #312]	; (8007764 <initialize+0x3f0>)
 800762a:	f7fc f9d1 	bl	80039d0 <BSP_MotorControl_AttachErrorHandler>

	/* Encoder initialization */
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800762e:	2118      	movs	r1, #24
 8007630:	484d      	ldr	r0, [pc, #308]	; (8007768 <initialize+0x3f4>)
 8007632:	f7fe fc85 	bl	8005f40 <HAL_TIM_Encoder_Start>
 8007636:	e099      	b.n	800776c <initialize+0x3f8>
 8007638:	20008094 	.word	0x20008094
 800763c:	c5acce55 	.word	0xc5acce55
 8007640:	e000edf0 	.word	0xe000edf0
 8007644:	e0001000 	.word	0xe0001000
 8007648:	20000c84 	.word	0x20000c84
 800764c:	20000c88 	.word	0x20000c88
 8007650:	20000c8c 	.word	0x20000c8c
 8007654:	20000c90 	.word	0x20000c90
 8007658:	20000c94 	.word	0x20000c94
 800765c:	20000c98 	.word	0x20000c98
 8007660:	20004c28 	.word	0x20004c28
 8007664:	20004c2c 	.word	0x20004c2c
 8007668:	200080a0 	.word	0x200080a0
 800766c:	200080a4 	.word	0x200080a4
 8007670:	200080a8 	.word	0x200080a8
 8007674:	20001080 	.word	0x20001080
 8007678:	2000109c 	.word	0x2000109c
 800767c:	200010a0 	.word	0x200010a0
 8007680:	200010a4 	.word	0x200010a4
 8007684:	2000808c 	.word	0x2000808c
 8007688:	40d55556 	.word	0x40d55556
 800768c:	20000f5c 	.word	0x20000f5c
 8007690:	20000f60 	.word	0x20000f60
 8007694:	20000f64 	.word	0x20000f64
 8007698:	20001038 	.word	0x20001038
 800769c:	20001040 	.word	0x20001040
 80076a0:	2000103c 	.word	0x2000103c
 80076a4:	20000fd8 	.word	0x20000fd8
 80076a8:	20004a48 	.word	0x20004a48
 80076ac:	20004a58 	.word	0x20004a58
 80076b0:	3c23d70a 	.word	0x3c23d70a
 80076b4:	20004a5c 	.word	0x20004a5c
 80076b8:	41700000 	.word	0x41700000
 80076bc:	20004a60 	.word	0x20004a60
 80076c0:	469c4000 	.word	0x469c4000
 80076c4:	20004a74 	.word	0x20004a74
 80076c8:	20004a78 	.word	0x20004a78
 80076cc:	20004a7c 	.word	0x20004a7c
 80076d0:	20004a80 	.word	0x20004a80
 80076d4:	20004a84 	.word	0x20004a84
 80076d8:	43960000 	.word	0x43960000
 80076dc:	20004a88 	.word	0x20004a88
 80076e0:	20004be4 	.word	0x20004be4
 80076e4:	20004be8 	.word	0x20004be8
 80076e8:	20004bf0 	.word	0x20004bf0
 80076ec:	20004a9c 	.word	0x20004a9c
 80076f0:	20004c20 	.word	0x20004c20
 80076f4:	20004c24 	.word	0x20004c24
 80076f8:	20004c90 	.word	0x20004c90
 80076fc:	20004c94 	.word	0x20004c94
 8007700:	20007dd0 	.word	0x20007dd0
 8007704:	20004a24 	.word	0x20004a24
 8007708:	20000170 	.word	0x20000170
 800770c:	20001088 	.word	0x20001088
 8007710:	2000809c 	.word	0x2000809c
 8007714:	2000809e 	.word	0x2000809e
 8007718:	2000809a 	.word	0x2000809a
 800771c:	20008098 	.word	0x20008098
 8007720:	20004a44 	.word	0x20004a44
 8007724:	44480000 	.word	0x44480000
 8007728:	20000fb4 	.word	0x20000fb4
 800772c:	20000fbc 	.word	0x20000fbc
 8007730:	20000fc4 	.word	0x20000fc4
 8007734:	41f00000 	.word	0x41f00000
 8007738:	20000fb8 	.word	0x20000fb8
 800773c:	20000fc0 	.word	0x20000fc0
 8007740:	20000fc8 	.word	0x20000fc8
 8007744:	40f00000 	.word	0x40f00000
 8007748:	20000fcc 	.word	0x20000fcc
 800774c:	20000fd0 	.word	0x20000fd0
 8007750:	20000fd4 	.word	0x20000fd4
 8007754:	20004a00 	.word	0x20004a00
 8007758:	20000b80 	.word	0x20000b80
 800775c:	20000a78 	.word	0x20000a78
 8007760:	08007b89 	.word	0x08007b89
 8007764:	08007ba1 	.word	0x08007ba1
 8007768:	20000f20 	.word	0x20000f20
//	}
//
//	/* Configure controller filter and sample time parameters */
//	*deriv_lp_corner_f = DERIVATIVE_LOW_PASS_CORNER_FREQUENCY;
//	*deriv_lp_corner_f_rotor = DERIVATIVE_LOW_PASS_CORNER_FREQUENCY_ROTOR;
	t_sample_cpu_cycles = (uint32_t) round(T_SAMPLE_DEFAULT * RCC_HCLK_FREQ);
 800776c:	4b19      	ldr	r3, [pc, #100]	; (80077d4 <initialize+0x460>)
 800776e:	4a1a      	ldr	r2, [pc, #104]	; (80077d8 <initialize+0x464>)
 8007770:	601a      	str	r2, [r3, #0]
	Tsample = (float) t_sample_cpu_cycles / RCC_HCLK_FREQ;
 8007772:	4b18      	ldr	r3, [pc, #96]	; (80077d4 <initialize+0x460>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	ee07 3a90 	vmov	s15, r3
 800777a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800777e:	eddf 6a17 	vldr	s13, [pc, #92]	; 80077dc <initialize+0x468>
 8007782:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007786:	4b16      	ldr	r3, [pc, #88]	; (80077e0 <initialize+0x46c>)
 8007788:	edc3 7a00 	vstr	s15, [r3]
	*sample_period = Tsample;
 800778c:	4b15      	ldr	r3, [pc, #84]	; (80077e4 <initialize+0x470>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a13      	ldr	r2, [pc, #76]	; (80077e0 <initialize+0x46c>)
 8007792:	6812      	ldr	r2, [r2, #0]
 8007794:	601a      	str	r2, [r3, #0]
	Tsample_rotor = Tsample;
 8007796:	4b12      	ldr	r3, [pc, #72]	; (80077e0 <initialize+0x46c>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a13      	ldr	r2, [pc, #76]	; (80077e8 <initialize+0x474>)
 800779c:	6013      	str	r3, [r2, #0]
	*sample_period_rotor = Tsample_rotor;
 800779e:	4b13      	ldr	r3, [pc, #76]	; (80077ec <initialize+0x478>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a11      	ldr	r2, [pc, #68]	; (80077e8 <initialize+0x474>)
 80077a4:	6812      	ldr	r2, [r2, #0]
 80077a6:	601a      	str	r2, [r3, #0]
//	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	/*
	 * Request user input for mode configuration
	 */

	enable_adaptive_mode = ENABLE_ADAPTIVE_MODE;
 80077a8:	4b11      	ldr	r3, [pc, #68]	; (80077f0 <initialize+0x47c>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	601a      	str	r2, [r3, #0]
	adaptive_threshold_low = ADAPTIVE_THRESHOLD_LOW;
 80077ae:	4b11      	ldr	r3, [pc, #68]	; (80077f4 <initialize+0x480>)
 80077b0:	4a11      	ldr	r2, [pc, #68]	; (80077f8 <initialize+0x484>)
 80077b2:	601a      	str	r2, [r3, #0]
	adaptive_threshold_high = ADAPTIVE_THRESHOLD_HIGH;
 80077b4:	4b11      	ldr	r3, [pc, #68]	; (80077fc <initialize+0x488>)
 80077b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80077ba:	601a      	str	r2, [r3, #0]
	adaptive_state = ADAPTIVE_STATE;
 80077bc:	4b10      	ldr	r3, [pc, #64]	; (8007800 <initialize+0x48c>)
 80077be:	2200      	movs	r2, #0
 80077c0:	601a      	str	r2, [r3, #0]
	adaptive_state_change = 0;
 80077c2:	4b10      	ldr	r3, [pc, #64]	; (8007804 <initialize+0x490>)
 80077c4:	2200      	movs	r2, #0
 80077c6:	601a      	str	r2, [r3, #0]
	adaptive_dwell_period = ADAPTIVE_DWELL_PERIOD;
 80077c8:	4b0f      	ldr	r3, [pc, #60]	; (8007808 <initialize+0x494>)
 80077ca:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80077ce:	601a      	str	r2, [r3, #0]

}
 80077d0:	bf00      	nop
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	20000a24 	.word	0x20000a24
 80077d8:	00029040 	.word	0x00029040
 80077dc:	4ca037a0 	.word	0x4ca037a0
 80077e0:	20008080 	.word	0x20008080
 80077e4:	20000f98 	.word	0x20000f98
 80077e8:	20008084 	.word	0x20008084
 80077ec:	20000f9c 	.word	0x20000f9c
 80077f0:	20004a00 	.word	0x20004a00
 80077f4:	200049e0 	.word	0x200049e0
 80077f8:	41f00000 	.word	0x41f00000
 80077fc:	200049e4 	.word	0x200049e4
 8007800:	20004a04 	.word	0x20004a04
 8007804:	20004a08 	.word	0x20004a08
 8007808:	200049fc 	.word	0x200049fc

0800780c <initialize_main_loop>:
void initialize_main_loop(){
 800780c:	b580      	push	{r7, lr}
 800780e:	af00      	add	r7, sp, #0

	prev_state = STATE_INITIALIZATION;
 8007810:	4b40      	ldr	r3, [pc, #256]	; (8007914 <initialize_main_loop+0x108>)
 8007812:	2200      	movs	r2, #0
 8007814:	701a      	strb	r2, [r3, #0]
	state  = STATE_INITIALIZATION;
 8007816:	4b40      	ldr	r3, [pc, #256]	; (8007918 <initialize_main_loop+0x10c>)
 8007818:	2200      	movs	r2, #0
 800781a:	701a      	strb	r2, [r3, #0]

	LOOP_BACK_rotor_control_target_steps = 0;
 800781c:	4b3f      	ldr	r3, [pc, #252]	; (800791c <initialize_main_loop+0x110>)
 800781e:	2200      	movs	r2, #0
 8007820:	601a      	str	r2, [r3, #0]
	LOOP_BACK_L6474_Board_Pwm1Period = 0;
 8007822:	4b3f      	ldr	r3, [pc, #252]	; (8007920 <initialize_main_loop+0x114>)
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]
	LOOP_BACK_gpioState = 0;
 8007828:	4b3e      	ldr	r3, [pc, #248]	; (8007924 <initialize_main_loop+0x118>)
 800782a:	2200      	movs	r2, #0
 800782c:	701a      	strb	r2, [r3, #0]
	LOOP_BACK_break_Control_Loop = 0;
 800782e:	4b3e      	ldr	r3, [pc, #248]	; (8007928 <initialize_main_loop+0x11c>)
 8007830:	2200      	movs	r2, #0
 8007832:	701a      	strb	r2, [r3, #0]
	LOOP_BACK_state = 0;
 8007834:	4b3d      	ldr	r3, [pc, #244]	; (800792c <initialize_main_loop+0x120>)
 8007836:	2200      	movs	r2, #0
 8007838:	701a      	strb	r2, [r3, #0]

	mode_interactive = 0;
 800783a:	4b3d      	ldr	r3, [pc, #244]	; (8007930 <initialize_main_loop+0x124>)
 800783c:	2200      	movs	r2, #0
 800783e:	601a      	str	r2, [r3, #0]
	/* Flush read buffer  */
//	for (k = 0; k < SERIAL_MSG_MAXLEN; k++) {
//		Msg.Data[k] = 0;
//	}
	/* Start timer for configuration command read loop */
	tick_read_cycle_start = HAL_GetTick();
 8007840:	f7fc fc66 	bl	8004110 <HAL_GetTick>
 8007844:	4603      	mov	r3, r0
 8007846:	4a3b      	ldr	r2, [pc, #236]	; (8007934 <initialize_main_loop+0x128>)
 8007848:	6013      	str	r3, [r2, #0]
	/* Configuration command read loop */
	user_configuration();
 800784a:	f000 f9f9 	bl	8007c40 <user_configuration>

	/* Set Motor Speed Profile and torque current */
	BSP_MotorControl_SoftStop(0);
 800784e:	2000      	movs	r0, #0
 8007850:	f7fc faa2 	bl	8003d98 <BSP_MotorControl_SoftStop>
	BSP_MotorControl_WaitWhileActive(0);
 8007854:	2000      	movs	r0, #0
 8007856:	f7fc fae3 	bl	8003e20 <BSP_MotorControl_WaitWhileActive>
	L6474_SetAnalogValue(0, L6474_TVAL, torq_current_val);
 800785a:	4b37      	ldr	r3, [pc, #220]	; (8007938 <initialize_main_loop+0x12c>)
 800785c:	edd3 7a00 	vldr	s15, [r3]
 8007860:	eeb0 0a67 	vmov.f32	s0, s15
 8007864:	2109      	movs	r1, #9
 8007866:	2000      	movs	r0, #0
 8007868:	f7fa faae 	bl	8001dc8 <L6474_SetAnalogValue>
	BSP_MotorControl_SetMaxSpeed(0, max_speed);
 800786c:	4b33      	ldr	r3, [pc, #204]	; (800793c <initialize_main_loop+0x130>)
 800786e:	881b      	ldrh	r3, [r3, #0]
 8007870:	4619      	mov	r1, r3
 8007872:	2000      	movs	r0, #0
 8007874:	f7fc fa40 	bl	8003cf8 <BSP_MotorControl_SetMaxSpeed>
	BSP_MotorControl_SetMinSpeed(0, min_speed);
 8007878:	4b31      	ldr	r3, [pc, #196]	; (8007940 <initialize_main_loop+0x134>)
 800787a:	881b      	ldrh	r3, [r3, #0]
 800787c:	4619      	mov	r1, r3
 800787e:	2000      	movs	r0, #0
 8007880:	f7fc fa62 	bl	8003d48 <BSP_MotorControl_SetMinSpeed>
	BSP_MotorControl_SetAcceleration(0, MAX_ACCEL);
 8007884:	f241 7170 	movw	r1, #6000	; 0x1770
 8007888:	2000      	movs	r0, #0
 800788a:	f7fc f9c3 	bl	8003c14 <BSP_MotorControl_SetAcceleration>
	BSP_MotorControl_SetDeceleration(0, MAX_DECEL);
 800788e:	f241 7170 	movw	r1, #6000	; 0x1770
 8007892:	2000      	movs	r0, #0
 8007894:	f7fc f9e6 	bl	8003c64 <BSP_MotorControl_SetDeceleration>
	 *
	 * *************************************************************************************************
	 */

	/* Setting enable_control_action enables control loop */
	enable_control_action = ENABLE_CONTROL_ACTION;
 8007898:	4b2a      	ldr	r3, [pc, #168]	; (8007944 <initialize_main_loop+0x138>)
 800789a:	2201      	movs	r2, #1
 800789c:	601a      	str	r2, [r3, #0]
	/*
	 * Set Motor Position Zero occuring only once after reset and suppressed thereafter
	 * to maintain angle calibration
	 */

	if (reset_state == 1){
 800789e:	4b2a      	ldr	r3, [pc, #168]	; (8007948 <initialize_main_loop+0x13c>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d101      	bne.n	80078aa <initialize_main_loop+0x9e>
		rotor_position_set();
 80078a6:	f000 f987 	bl	8007bb8 <rotor_position_set>
	}

	//######## Jawad ************** Modification ########################################
	//SendGAMInput( COMMAND_INDEX_SEND_POSITION );

	ret = rotor_position_read(&rotor_position_steps);
 80078aa:	4828      	ldr	r0, [pc, #160]	; (800794c <initialize_main_loop+0x140>)
 80078ac:	f000 f995 	bl	8007bda <rotor_position_read>
 80078b0:	4603      	mov	r3, r0
 80078b2:	4a27      	ldr	r2, [pc, #156]	; (8007950 <initialize_main_loop+0x144>)
 80078b4:	6013      	str	r3, [r2, #0]
	 * A small stimulus is applied to ensure Pendulum will fall to Suspended orientation
	 * in the event that it may be finely balanced in the vertical position
	 *
	 */

	BSP_MotorControl_GoTo(0, 3);
 80078b6:	2103      	movs	r1, #3
 80078b8:	2000      	movs	r0, #0
 80078ba:	f7fc f965 	bl	8003b88 <BSP_MotorControl_GoTo>
	BSP_MotorControl_WaitWhileActive(0);
 80078be:	2000      	movs	r0, #0
 80078c0:	f7fc faae 	bl	8003e20 <BSP_MotorControl_WaitWhileActive>
	HAL_Delay(150);
 80078c4:	2096      	movs	r0, #150	; 0x96
 80078c6:	f7fc fc2f 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_GoTo(0, -3);
 80078ca:	f06f 0102 	mvn.w	r1, #2
 80078ce:	2000      	movs	r0, #0
 80078d0:	f7fc f95a 	bl	8003b88 <BSP_MotorControl_GoTo>
	BSP_MotorControl_WaitWhileActive(0);
 80078d4:	2000      	movs	r0, #0
 80078d6:	f7fc faa3 	bl	8003e20 <BSP_MotorControl_WaitWhileActive>
	HAL_Delay(150);
 80078da:	2096      	movs	r0, #150	; 0x96
 80078dc:	f7fc fc24 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_GoTo(0, 3);
 80078e0:	2103      	movs	r1, #3
 80078e2:	2000      	movs	r0, #0
 80078e4:	f7fc f950 	bl	8003b88 <BSP_MotorControl_GoTo>
	BSP_MotorControl_WaitWhileActive(0);
 80078e8:	2000      	movs	r0, #0
 80078ea:	f7fc fa99 	bl	8003e20 <BSP_MotorControl_WaitWhileActive>
	HAL_Delay(150);
 80078ee:	2096      	movs	r0, #150	; 0x96
 80078f0:	f7fc fc1a 	bl	8004128 <HAL_Delay>
	BSP_MotorControl_GoTo(0, 0);
 80078f4:	2100      	movs	r1, #0
 80078f6:	2000      	movs	r0, #0
 80078f8:	f7fc f946 	bl	8003b88 <BSP_MotorControl_GoTo>
	BSP_MotorControl_WaitWhileActive(0);
 80078fc:	2000      	movs	r0, #0
 80078fe:	f7fc fa8f 	bl	8003e20 <BSP_MotorControl_WaitWhileActive>

	sprintf(msg, "Test for Pendulum at Rest - Waiting for Pendulum to Stabilize\r\n");
 8007902:	4914      	ldr	r1, [pc, #80]	; (8007954 <initialize_main_loop+0x148>)
 8007904:	4814      	ldr	r0, [pc, #80]	; (8007958 <initialize_main_loop+0x14c>)
 8007906:	f001 f825 	bl	8008954 <sprintf>
	SendGAMInput( COMMAND_INDEX_SEND_STATUS_INFO );
 800790a:	200a      	movs	r0, #10
 800790c:	f000 fa42 	bl	8007d94 <SendGAMInput>
	/*
	 * Initialize Pendulum Angle Read offset by setting encoder_position_init
	 */

//	HAL_Delay(100);
}
 8007910:	bf00      	nop
 8007912:	bd80      	pop	{r7, pc}
 8007914:	20000c80 	.word	0x20000c80
 8007918:	20000c81 	.word	0x20000c81
 800791c:	20000c48 	.word	0x20000c48
 8007920:	20000c4c 	.word	0x20000c4c
 8007924:	20000c50 	.word	0x20000c50
 8007928:	20000c51 	.word	0x20000c51
 800792c:	20000c52 	.word	0x20000c52
 8007930:	20004c80 	.word	0x20004c80
 8007934:	2000805c 	.word	0x2000805c
 8007938:	20004a44 	.word	0x20004a44
 800793c:	2000809a 	.word	0x2000809a
 8007940:	20008098 	.word	0x20008098
 8007944:	20000a28 	.word	0x20000a28
 8007948:	20008094 	.word	0x20008094
 800794c:	20000fe0 	.word	0x20000fe0
 8007950:	20000f84 	.word	0x20000f84
 8007954:	0800d38c 	.word	0x0800d38c
 8007958:	20000da0 	.word	0x20000da0
 800795c:	00000000 	.word	0x00000000

08007960 <main>:

	i++;

}

int main(void) {
 8007960:	b580      	push	{r7, lr}
 8007962:	af00      	add	r7, sp, #0

	initialize();
 8007964:	f7ff fd06 	bl	8007374 <initialize>

	while (1) {

		initialize_main_loop();
 8007968:	f7ff ff50 	bl	800780c <initialize_main_loop>
		 *
		 * Control Loop Start
		 *
		 * *************************************************************************************************
		 */
		SendGAMInputMain();
 800796c:	f000 fa1a 	bl	8007da4 <SendGAMInputMain>
		while (enable_control_action == 1) {
 8007970:	e006      	b.n	8007980 <main+0x20>
//				sprintf(msg, "Exiting control because of cycle count limit \r\n");
//				//SendGAMInput( COMMAND_INDEX_SEND_STATUS_ERROR );
//				break;
//			}

			if( ProcessGAMOutput() == 0)
 8007972:	f000 fce1 	bl	8008338 <ProcessGAMOutput>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d006      	beq.n	800798a <main+0x2a>
				break;
			//if( state != STATE_INITIALIZATION)
			else
				SendGAMInputMain( );
 800797c:	f000 fa12 	bl	8007da4 <SendGAMInputMain>
		while (enable_control_action == 1) {
 8007980:	4b1f      	ldr	r3, [pc, #124]	; (8007a00 <main+0xa0>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d0f4      	beq.n	8007972 <main+0x12>
 8007988:	e000      	b.n	800798c <main+0x2c>
				break;
 800798a:	bf00      	nop

		/*
		 * Restore rotor position at low speed profile
		 */

		ret = rotor_position_read(&rotor_position_steps);
 800798c:	481d      	ldr	r0, [pc, #116]	; (8007a04 <main+0xa4>)
 800798e:	f000 f924 	bl	8007bda <rotor_position_read>
 8007992:	4603      	mov	r3, r0
 8007994:	4a1c      	ldr	r2, [pc, #112]	; (8007a08 <main+0xa8>)
 8007996:	6013      	str	r3, [r2, #0]
		BSP_MotorControl_GoTo(0, 0);
 8007998:	2100      	movs	r1, #0
 800799a:	2000      	movs	r0, #0
 800799c:	f7fc f8f4 	bl	8003b88 <BSP_MotorControl_GoTo>
		BSP_MotorControl_SoftStop(0);
 80079a0:	2000      	movs	r0, #0
 80079a2:	f7fc f9f9 	bl	8003d98 <BSP_MotorControl_SoftStop>

		/*
		 * Terminate motor control
		 */

		ret = rotor_position_read(&rotor_position_steps);
 80079a6:	4817      	ldr	r0, [pc, #92]	; (8007a04 <main+0xa4>)
 80079a8:	f000 f917 	bl	8007bda <rotor_position_read>
 80079ac:	4603      	mov	r3, r0
 80079ae:	4a16      	ldr	r2, [pc, #88]	; (8007a08 <main+0xa8>)
 80079b0:	6013      	str	r3, [r2, #0]
		sprintf(msg,"Exit Control at Rotor Angle, %.2f\r\n",
				(float) ((rotor_position_steps) / STEPPER_READ_POSITION_STEPS_PER_DEGREE));
 80079b2:	4b14      	ldr	r3, [pc, #80]	; (8007a04 <main+0xa4>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4618      	mov	r0, r3
 80079b8:	f7f8 fdbc 	bl	8000534 <__aeabi_i2d>
 80079bc:	a30e      	add	r3, pc, #56	; (adr r3, 80079f8 <main+0x98>)
 80079be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c2:	f7f8 ff4b 	bl	800085c <__aeabi_ddiv>
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	4610      	mov	r0, r2
 80079cc:	4619      	mov	r1, r3
 80079ce:	f7f9 f8f3 	bl	8000bb8 <__aeabi_d2f>
 80079d2:	4603      	mov	r3, r0
		sprintf(msg,"Exit Control at Rotor Angle, %.2f\r\n",
 80079d4:	4618      	mov	r0, r3
 80079d6:	f7f8 fdbf 	bl	8000558 <__aeabi_f2d>
 80079da:	4602      	mov	r2, r0
 80079dc:	460b      	mov	r3, r1
 80079de:	490b      	ldr	r1, [pc, #44]	; (8007a0c <main+0xac>)
 80079e0:	480b      	ldr	r0, [pc, #44]	; (8007a10 <main+0xb0>)
 80079e2:	f000 ffb7 	bl	8008954 <sprintf>
		SendGAMInput( COMMAND_INDEX_SEND_STATUS_INFO );
 80079e6:	200a      	movs	r0, #10
 80079e8:	f000 f9d4 	bl	8007d94 <SendGAMInput>

		/*
		 * System software reset
		 */

		NVIC_SystemReset();
 80079ec:	f7ff fc78 	bl	80072e0 <NVIC_SystemReset>
	while (1) {
 80079f0:	e7ba      	b.n	8007968 <main+0x8>
 80079f2:	bf00      	nop
 80079f4:	f3af 8000 	nop.w
 80079f8:	75818c5d 	.word	0x75818c5d
 80079fc:	4021c71c 	.word	0x4021c71c
 8007a00:	20000a28 	.word	0x20000a28
 8007a04:	20000fe0 	.word	0x20000fe0
 8007a08:	20000f84 	.word	0x20000f84
 8007a0c:	0800d3e8 	.word	0x0800d3e8
 8007a10:	20000da0 	.word	0x20000da0

08007a14 <MX_TIM3_Init>:
	}
	return 0;
}

/* TIM3 init function */
	void MX_TIM3_Init(void) {
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b08c      	sub	sp, #48	; 0x30
 8007a18:	af00      	add	r7, sp, #0

	TIM_Encoder_InitTypeDef sConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim3.Instance = TIM3;
 8007a1a:	4b20      	ldr	r3, [pc, #128]	; (8007a9c <MX_TIM3_Init+0x88>)
 8007a1c:	4a20      	ldr	r2, [pc, #128]	; (8007aa0 <MX_TIM3_Init+0x8c>)
 8007a1e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8007a20:	4b1e      	ldr	r3, [pc, #120]	; (8007a9c <MX_TIM3_Init+0x88>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a26:	4b1d      	ldr	r3, [pc, #116]	; (8007a9c <MX_TIM3_Init+0x88>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8007a2c:	4b1b      	ldr	r3, [pc, #108]	; (8007a9c <MX_TIM3_Init+0x88>)
 8007a2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007a32:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a34:	4b19      	ldr	r3, [pc, #100]	; (8007a9c <MX_TIM3_Init+0x88>)
 8007a36:	2200      	movs	r2, #0
 8007a38:	611a      	str	r2, [r3, #16]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007a42:	2301      	movs	r3, #1
 8007a44:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007a46:	2300      	movs	r3, #0
 8007a48:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007a52:	2301      	movs	r3, #1
 8007a54:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007a56:	2300      	movs	r3, #0
 8007a58:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 8007a5e:	f107 030c 	add.w	r3, r7, #12
 8007a62:	4619      	mov	r1, r3
 8007a64:	480d      	ldr	r0, [pc, #52]	; (8007a9c <MX_TIM3_Init+0x88>)
 8007a66:	f7fe f9d5 	bl	8005e14 <HAL_TIM_Encoder_Init>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d002      	beq.n	8007a76 <MX_TIM3_Init+0x62>
		Error_Handler(0);
 8007a70:	2000      	movs	r0, #0
 8007a72:	f000 f895 	bl	8007ba0 <Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a76:	2300      	movs	r3, #0
 8007a78:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8007a7e:	1d3b      	adds	r3, r7, #4
 8007a80:	4619      	mov	r1, r3
 8007a82:	4806      	ldr	r0, [pc, #24]	; (8007a9c <MX_TIM3_Init+0x88>)
 8007a84:	f7fe feca 	bl	800681c <HAL_TIMEx_MasterConfigSynchronization>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d002      	beq.n	8007a94 <MX_TIM3_Init+0x80>
			!= HAL_OK) {
		Error_Handler(0);
 8007a8e:	2000      	movs	r0, #0
 8007a90:	f000 f886 	bl	8007ba0 <Error_Handler>
	}

}
 8007a94:	bf00      	nop
 8007a96:	3730      	adds	r7, #48	; 0x30
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	20000f20 	.word	0x20000f20
 8007aa0:	40000400 	.word	0x40000400

08007aa4 <MX_USART2_UART_Init>:

/* USART2 init function */

	void MX_USART2_UART_Init(void) {
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b082      	sub	sp, #8
 8007aa8:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE()
 8007aaa:	2300      	movs	r3, #0
 8007aac:	607b      	str	r3, [r7, #4]
 8007aae:	4b31      	ldr	r3, [pc, #196]	; (8007b74 <MX_USART2_UART_Init+0xd0>)
 8007ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab2:	4a30      	ldr	r2, [pc, #192]	; (8007b74 <MX_USART2_UART_Init+0xd0>)
 8007ab4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8007aba:	4b2e      	ldr	r3, [pc, #184]	; (8007b74 <MX_USART2_UART_Init+0xd0>)
 8007abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007abe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007ac2:	607b      	str	r3, [r7, #4]
 8007ac4:	687b      	ldr	r3, [r7, #4]
							;

	huart2.Instance = USART2;
 8007ac6:	4b2c      	ldr	r3, [pc, #176]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007ac8:	4a2c      	ldr	r2, [pc, #176]	; (8007b7c <MX_USART2_UART_Init+0xd8>)
 8007aca:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = SAMPLE_BAUD_RATE;
 8007acc:	4b2a      	ldr	r3, [pc, #168]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007ace:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8007ad2:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007ad4:	4b28      	ldr	r3, [pc, #160]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8007ada:	4b27      	ldr	r3, [pc, #156]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8007ae0:	4b25      	ldr	r3, [pc, #148]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8007ae6:	4b24      	ldr	r3, [pc, #144]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007ae8:	220c      	movs	r2, #12
 8007aea:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007aec:	4b22      	ldr	r3, [pc, #136]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007aee:	2200      	movs	r2, #0
 8007af0:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007af2:	4b21      	ldr	r3, [pc, #132]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8007af8:	481f      	ldr	r0, [pc, #124]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007afa:	f7fe fee8 	bl	80068ce <HAL_UART_Init>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <MX_USART2_UART_Init+0x66>
		Error_Handler(0);
 8007b04:	2000      	movs	r0, #0
 8007b06:	f000 f84b 	bl	8007ba0 <Error_Handler>
	}

	/* USART2 RX DMA Init */
	hdma_usart2_rx.Instance = DMA1_Stream5;
 8007b0a:	4b1d      	ldr	r3, [pc, #116]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b0c:	4a1d      	ldr	r2, [pc, #116]	; (8007b84 <MX_USART2_UART_Init+0xe0>)
 8007b0e:	601a      	str	r2, [r3, #0]
	hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8007b10:	4b1b      	ldr	r3, [pc, #108]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b12:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007b16:	605a      	str	r2, [r3, #4]
	hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007b18:	4b19      	ldr	r3, [pc, #100]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	609a      	str	r2, [r3, #8]
	hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b1e:	4b18      	ldr	r3, [pc, #96]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	60da      	str	r2, [r3, #12]
	hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007b24:	4b16      	ldr	r3, [pc, #88]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007b2a:	611a      	str	r2, [r3, #16]
	hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007b2c:	4b14      	ldr	r3, [pc, #80]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b2e:	2200      	movs	r2, #0
 8007b30:	615a      	str	r2, [r3, #20]
	hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007b32:	4b13      	ldr	r3, [pc, #76]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b34:	2200      	movs	r2, #0
 8007b36:	619a      	str	r2, [r3, #24]
	hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8007b38:	4b11      	ldr	r3, [pc, #68]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b3e:	61da      	str	r2, [r3, #28]
	hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007b40:	4b0f      	ldr	r3, [pc, #60]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	621a      	str	r2, [r3, #32]
	hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007b46:	4b0e      	ldr	r3, [pc, #56]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b48:	2200      	movs	r2, #0
 8007b4a:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK) {
 8007b4c:	480c      	ldr	r0, [pc, #48]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b4e:	f7fc fc1d 	bl	800438c <HAL_DMA_Init>
 8007b52:	4603      	mov	r3, r0
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d002      	beq.n	8007b5e <MX_USART2_UART_Init+0xba>
		Error_Handler(0);
 8007b58:	2000      	movs	r0, #0
 8007b5a:	f000 f821 	bl	8007ba0 <Error_Handler>
	}
	__HAL_LINKDMA(&huart2, hdmarx, hdma_usart2_rx);
 8007b5e:	4b06      	ldr	r3, [pc, #24]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007b60:	4a07      	ldr	r2, [pc, #28]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b62:	635a      	str	r2, [r3, #52]	; 0x34
 8007b64:	4b06      	ldr	r3, [pc, #24]	; (8007b80 <MX_USART2_UART_Init+0xdc>)
 8007b66:	4a04      	ldr	r2, [pc, #16]	; (8007b78 <MX_USART2_UART_Init+0xd4>)
 8007b68:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007b6a:	bf00      	nop
 8007b6c:	3708      	adds	r7, #8
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	40023800 	.word	0x40023800
 8007b78:	20000a78 	.word	0x20000a78
 8007b7c:	40004400 	.word	0x40004400
 8007b80:	20000ab8 	.word	0x20000ab8
 8007b84:	40026088 	.word	0x40026088

08007b88 <MyFlagInterruptHandler>:
/**
 * @brief  This function is the User handler for the flag interrupt
 * @param  None
 * @retval None
 */
void MyFlagInterruptHandler(void) {
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
	/* Get the value of the status register via the L6474 command GET_STATUS */
	uint16_t statusRegister = BSP_MotorControl_CmdGetStatus(0);
 8007b8e:	2000      	movs	r0, #0
 8007b90:	f7fc f966 	bl	8003e60 <BSP_MotorControl_CmdGetStatus>
 8007b94:	4603      	mov	r3, r0
 8007b96:	80fb      	strh	r3, [r7, #6]
	if ((statusRegister & L6474_STATUS_OCD) == 0) {
		//overcurrent detection
		// Action to be customized
	}

}
 8007b98:	bf00      	nop
 8007b9a:	3708      	adds	r7, #8
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <Error_Handler>:
/**
 * @brief  This function is executed in event of error occurrence.
 * @param  error number of the error event
 * @retval None
 */
void Error_Handler(uint16_t error) {
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	80fb      	strh	r3, [r7, #6]
	/* Backup error number */
	gLastError = error;
 8007baa:	4a02      	ldr	r2, [pc, #8]	; (8007bb4 <Error_Handler+0x14>)
 8007bac:	88fb      	ldrh	r3, [r7, #6]
 8007bae:	8013      	strh	r3, [r2, #0]

	/* Infinite loop */
	while (1) {
 8007bb0:	e7fe      	b.n	8007bb0 <Error_Handler+0x10>
 8007bb2:	bf00      	nop
 8007bb4:	20000a74 	.word	0x20000a74

08007bb8 <rotor_position_set>:

/*
 * Rotor position set
 */

void rotor_position_set(void) {
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b082      	sub	sp, #8
 8007bbc:	af00      	add	r7, sp, #0
	uint32_t rotor_position_u;
	rotor_position_u = BSP_MotorControl_GetPosition(0);
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	f7fb ffbe 	bl	8003b40 <BSP_MotorControl_GetPosition>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	607b      	str	r3, [r7, #4]
	BSP_MotorControl_SetHome(0, rotor_position_u);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4619      	mov	r1, r3
 8007bcc:	2000      	movs	r0, #0
 8007bce:	f7fc f871 	bl	8003cb4 <BSP_MotorControl_SetHome>
}
 8007bd2:	bf00      	nop
 8007bd4:	3708      	adds	r7, #8
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <rotor_position_read>:
 *
 * Returns error if overflow detected
 *
 */

__INLINE int rotor_position_read(int *rotor_position) {
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b084      	sub	sp, #16
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
	uint32_t rotor_position_u;
	int range_error;
	rotor_position_u = BSP_MotorControl_GetPosition(0);
 8007be2:	2000      	movs	r0, #0
 8007be4:	f7fb ffac 	bl	8003b40 <BSP_MotorControl_GetPosition>
 8007be8:	4603      	mov	r3, r0
 8007bea:	60bb      	str	r3, [r7, #8]

	if (rotor_position_u > 2147483648) {
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007bf2:	d903      	bls.n	8007bfc <rotor_position_read+0x22>
		*rotor_position = (int) (rotor_position_u) - 4294967296;
 8007bf4:	68ba      	ldr	r2, [r7, #8]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	601a      	str	r2, [r3, #0]
 8007bfa:	e002      	b.n	8007c02 <rotor_position_read+0x28>
	} else {
		*rotor_position = (int) (rotor_position_u);
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	601a      	str	r2, [r3, #0]
	}
	range_error = 0;
 8007c02:	2300      	movs	r3, #0
 8007c04:	60fb      	str	r3, [r7, #12]
	if (*rotor_position <= -2147483648) {
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c0e:	d106      	bne.n	8007c1e <rotor_position_read+0x44>
		range_error = -1;
 8007c10:	f04f 33ff 	mov.w	r3, #4294967295
 8007c14:	60fb      	str	r3, [r7, #12]
		*rotor_position = -2147483648;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007c1c:	601a      	str	r2, [r3, #0]
	}
	if (*rotor_position >= 2147483647) {
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d105      	bne.n	8007c36 <rotor_position_read+0x5c>
		range_error = 1;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	60fb      	str	r3, [r7, #12]
		*rotor_position = 2147483647;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8007c34:	601a      	str	r2, [r3, #0]
	}
	return range_error;
 8007c36:	68fb      	ldr	r3, [r7, #12]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3710      	adds	r7, #16
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <user_configuration>:

/*
 * Configure system based on user selection
 */

void user_configuration(void){
 8007c40:	b580      	push	{r7, lr}
 8007c42:	af00      	add	r7, sp, #0



	enable_rotor_actuator_test = 0;
 8007c44:	4b31      	ldr	r3, [pc, #196]	; (8007d0c <user_configuration+0xcc>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	601a      	str	r2, [r3, #0]
	enable_rotor_actuator_control = 0;
 8007c4a:	4b31      	ldr	r3, [pc, #196]	; (8007d10 <user_configuration+0xd0>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	601a      	str	r2, [r3, #0]
	enable_encoder_test = 0;
 8007c50:	4b30      	ldr	r3, [pc, #192]	; (8007d14 <user_configuration+0xd4>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	601a      	str	r2, [r3, #0]
	enable_rotor_actuator_high_speed_test = 0;
 8007c56:	4b30      	ldr	r3, [pc, #192]	; (8007d18 <user_configuration+0xd8>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	601a      	str	r2, [r3, #0]
	enable_motor_actuator_characterization_mode = 0;
 8007c5c:	4b2f      	ldr	r3, [pc, #188]	; (8007d1c <user_configuration+0xdc>)
 8007c5e:	2200      	movs	r2, #0
 8007c60:	601a      	str	r2, [r3, #0]
	enable_full_sysid = 0;
 8007c62:	4b2f      	ldr	r3, [pc, #188]	; (8007d20 <user_configuration+0xe0>)
 8007c64:	2200      	movs	r2, #0
 8007c66:	601a      	str	r2, [r3, #0]

	enable_rotor_tracking_comb_signal = 0;
 8007c68:	4b2e      	ldr	r3, [pc, #184]	; (8007d24 <user_configuration+0xe4>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	601a      	str	r2, [r3, #0]
	rotor_track_comb_amplitude = 0;
 8007c6e:	4b2e      	ldr	r3, [pc, #184]	; (8007d28 <user_configuration+0xe8>)
 8007c70:	f04f 0200 	mov.w	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]
	enable_disturbance_rejection_step = 0;
 8007c76:	4b2d      	ldr	r3, [pc, #180]	; (8007d2c <user_configuration+0xec>)
 8007c78:	2200      	movs	r2, #0
 8007c7a:	601a      	str	r2, [r3, #0]
	enable_noise_rejection_step = 0;
 8007c7c:	4b2c      	ldr	r3, [pc, #176]	; (8007d30 <user_configuration+0xf0>)
 8007c7e:	2200      	movs	r2, #0
 8007c80:	601a      	str	r2, [r3, #0]
	enable_sensitivity_fnc_step = 0;
 8007c82:	4b2c      	ldr	r3, [pc, #176]	; (8007d34 <user_configuration+0xf4>)
 8007c84:	2200      	movs	r2, #0
 8007c86:	601a      	str	r2, [r3, #0]

//############## Jawad Modification  -->> ###############################
	enable_state_feedback = 0;
 8007c88:	4b2b      	ldr	r3, [pc, #172]	; (8007d38 <user_configuration+0xf8>)
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	601a      	str	r2, [r3, #0]
	select_suspended_mode = 0;
 8007c8e:	4b2b      	ldr	r3, [pc, #172]	; (8007d3c <user_configuration+0xfc>)
 8007c90:	2200      	movs	r2, #0
 8007c92:	601a      	str	r2, [r3, #0]
	proportional = 		PRIMARY_PROPORTIONAL_MODE_1;
 8007c94:	4b2a      	ldr	r3, [pc, #168]	; (8007d40 <user_configuration+0x100>)
 8007c96:	4a2b      	ldr	r2, [pc, #172]	; (8007d44 <user_configuration+0x104>)
 8007c98:	601a      	str	r2, [r3, #0]
	integral = 			PRIMARY_INTEGRAL_MODE_1;
 8007c9a:	4b2b      	ldr	r3, [pc, #172]	; (8007d48 <user_configuration+0x108>)
 8007c9c:	f04f 0200 	mov.w	r2, #0
 8007ca0:	601a      	str	r2, [r3, #0]
	derivative = 		PRIMARY_DERIVATIVE_MODE_1;
 8007ca2:	4b2a      	ldr	r3, [pc, #168]	; (8007d4c <user_configuration+0x10c>)
 8007ca4:	4a2a      	ldr	r2, [pc, #168]	; (8007d50 <user_configuration+0x110>)
 8007ca6:	601a      	str	r2, [r3, #0]
	rotor_p_gain = 		SECONDARY_PROPORTIONAL_MODE_1;
 8007ca8:	4b2a      	ldr	r3, [pc, #168]	; (8007d54 <user_configuration+0x114>)
 8007caa:	4a2b      	ldr	r2, [pc, #172]	; (8007d58 <user_configuration+0x118>)
 8007cac:	601a      	str	r2, [r3, #0]
	rotor_i_gain = 		SECONDARY_INTEGRAL_MODE_1;
 8007cae:	4b2b      	ldr	r3, [pc, #172]	; (8007d5c <user_configuration+0x11c>)
 8007cb0:	f04f 0200 	mov.w	r2, #0
 8007cb4:	601a      	str	r2, [r3, #0]
	rotor_d_gain = 		SECONDARY_DERIVATIVE_MODE_1;
 8007cb6:	4b2a      	ldr	r3, [pc, #168]	; (8007d60 <user_configuration+0x120>)
 8007cb8:	4a2a      	ldr	r2, [pc, #168]	; (8007d64 <user_configuration+0x124>)
 8007cba:	601a      	str	r2, [r3, #0]
	max_speed = 		MAX_SPEED_MODE_1;
 8007cbc:	4b2a      	ldr	r3, [pc, #168]	; (8007d68 <user_configuration+0x128>)
 8007cbe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007cc2:	801a      	strh	r2, [r3, #0]
	min_speed = 		MIN_SPEED_MODE_1;
 8007cc4:	4b29      	ldr	r3, [pc, #164]	; (8007d6c <user_configuration+0x12c>)
 8007cc6:	f44f 7248 	mov.w	r2, #800	; 0x320
 8007cca:	801a      	strh	r2, [r3, #0]
	enable_rotor_plant_design = 0;
 8007ccc:	4b28      	ldr	r3, [pc, #160]	; (8007d70 <user_configuration+0x130>)
 8007cce:	2200      	movs	r2, #0
 8007cd0:	601a      	str	r2, [r3, #0]
	enable_rotor_plant_gain_design = 0;
 8007cd2:	4b28      	ldr	r3, [pc, #160]	; (8007d74 <user_configuration+0x134>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	601a      	str	r2, [r3, #0]
	enable_rotor_position_step_response_cycle = 0;
 8007cd8:	4b27      	ldr	r3, [pc, #156]	; (8007d78 <user_configuration+0x138>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	601a      	str	r2, [r3, #0]
	enable_pendulum_position_impulse_response_cycle = 0;
 8007cde:	4b27      	ldr	r3, [pc, #156]	; (8007d7c <user_configuration+0x13c>)
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	601a      	str	r2, [r3, #0]
	enable_rotor_chirp = 0;
 8007ce4:	4b26      	ldr	r3, [pc, #152]	; (8007d80 <user_configuration+0x140>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	601a      	str	r2, [r3, #0]
	enable_mod_sin_rotor_tracking = 1;
 8007cea:	4b26      	ldr	r3, [pc, #152]	; (8007d84 <user_configuration+0x144>)
 8007cec:	2201      	movs	r2, #1
 8007cee:	601a      	str	r2, [r3, #0]
	enable_angle_cal = 1;
 8007cf0:	4b25      	ldr	r3, [pc, #148]	; (8007d88 <user_configuration+0x148>)
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	601a      	str	r2, [r3, #0]
	enable_swing_up = 1;
 8007cf6:	4b25      	ldr	r3, [pc, #148]	; (8007d8c <user_configuration+0x14c>)
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	601a      	str	r2, [r3, #0]
	L6474_SetAnalogValue(0, L6474_TVAL, TORQ_CURRENT_DEFAULT);
 8007cfc:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8007d90 <user_configuration+0x150>
 8007d00:	2109      	movs	r1, #9
 8007d02:	2000      	movs	r0, #0
 8007d04:	f7fa f860 	bl	8001dc8 <L6474_SetAnalogValue>
	return;
 8007d08:	bf00      	nop
//#######################################################################

}
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	20004a2c 	.word	0x20004a2c
 8007d10:	20004a30 	.word	0x20004a30
 8007d14:	20004a34 	.word	0x20004a34
 8007d18:	20004a38 	.word	0x20004a38
 8007d1c:	20004a3c 	.word	0x20004a3c
 8007d20:	20004bb8 	.word	0x20004bb8
 8007d24:	20004bd4 	.word	0x20004bd4
 8007d28:	20004be0 	.word	0x20004be0
 8007d2c:	20004be4 	.word	0x20004be4
 8007d30:	20004be8 	.word	0x20004be8
 8007d34:	20004bf0 	.word	0x20004bf0
 8007d38:	20000fcc 	.word	0x20000fcc
 8007d3c:	20004a24 	.word	0x20004a24
 8007d40:	20000fb4 	.word	0x20000fb4
 8007d44:	43960000 	.word	0x43960000
 8007d48:	20000fbc 	.word	0x20000fbc
 8007d4c:	20000fc4 	.word	0x20000fc4
 8007d50:	41f00000 	.word	0x41f00000
 8007d54:	20000fb8 	.word	0x20000fb8
 8007d58:	41700000 	.word	0x41700000
 8007d5c:	20000fc0 	.word	0x20000fc0
 8007d60:	20000fc8 	.word	0x20000fc8
 8007d64:	40f00000 	.word	0x40f00000
 8007d68:	2000809a 	.word	0x2000809a
 8007d6c:	20008098 	.word	0x20008098
 8007d70:	20001018 	.word	0x20001018
 8007d74:	2000101c 	.word	0x2000101c
 8007d78:	20004a78 	.word	0x20004a78
 8007d7c:	20004a9c 	.word	0x20004a9c
 8007d80:	20004a48 	.word	0x20004a48
 8007d84:	20004a74 	.word	0x20004a74
 8007d88:	200010b0 	.word	0x200010b0
 8007d8c:	2000492c 	.word	0x2000492c
 8007d90:	44480000 	.word	0x44480000

08007d94 <SendGAMInput>:
 * Positions  ==> 1
 */



void SendGAMInput(  ){
 8007d94:	b480      	push	{r7}
 8007d96:	af00      	add	r7, sp, #0
//			break;
//	}

	//ret = HAL_UART_Transmit(&huart2, (uint8_t*) msg_cmd, sizeof(frame), HAL_MAX_DELAY);

}
 8007d98:	bf00      	nop
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
	...

08007da4 <SendGAMInputMain>:


void SendGAMInputMain(  ){
 8007da4:	b598      	push	{r3, r4, r7, lr}
 8007da6:	af00      	add	r7, sp, #0
	ret = rotor_position_read(&rotor_position_steps);
 8007da8:	4815      	ldr	r0, [pc, #84]	; (8007e00 <SendGAMInputMain+0x5c>)
 8007daa:	f7ff ff16 	bl	8007bda <rotor_position_read>
 8007dae:	4603      	mov	r3, r0
 8007db0:	4a14      	ldr	r2, [pc, #80]	; (8007e04 <SendGAMInputMain+0x60>)
 8007db2:	6013      	str	r3, [r2, #0]
//	tx_frame.LOOP_BACK_break_Control_Loop = 0;
//	tx_frame.LOOP_BACK_state = 4;

//#################VALIDATION ###########################

	tx_frame.positionRotor = rotor_position_steps;
 8007db4:	4b12      	ldr	r3, [pc, #72]	; (8007e00 <SendGAMInputMain+0x5c>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a13      	ldr	r2, [pc, #76]	; (8007e08 <SendGAMInputMain+0x64>)
 8007dba:	6013      	str	r3, [r2, #0]
	tx_frame.encoder_counter =  __HAL_TIM_GET_COUNTER( (TIM_HandleTypeDef*) &htim3);
 8007dbc:	4b13      	ldr	r3, [pc, #76]	; (8007e0c <SendGAMInputMain+0x68>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc2:	4a11      	ldr	r2, [pc, #68]	; (8007e08 <SendGAMInputMain+0x64>)
 8007dc4:	6053      	str	r3, [r2, #4]
	tx_frame.Pwm1Counter = L6474_Board_Pwm1GetCounter();
 8007dc6:	f7fb fbe5 	bl	8003594 <L6474_Board_Pwm1GetCounter>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	4a0e      	ldr	r2, [pc, #56]	; (8007e08 <SendGAMInputMain+0x64>)
 8007dce:	6093      	str	r3, [r2, #8]
//	tx_frame.LOOP_BACK_gpioState = LOOP_BACK_gpioState;
//	tx_frame.LOOP_BACK_L6474_Board_Pwm1Period = LOOP_BACK_L6474_Board_Pwm1Period;
//	tx_frame.LOOP_BACK_break_Control_Loop = LOOP_BACK_break_Control_Loop;
//	tx_frame.LOOP_BACK_state = LOOP_BACK_state;

	memcpy(msg_cmd, &SYNC_BYTES, sizeof(SYNC_BYTES) );
 8007dd0:	4a0f      	ldr	r2, [pc, #60]	; (8007e10 <SendGAMInputMain+0x6c>)
 8007dd2:	4b10      	ldr	r3, [pc, #64]	; (8007e14 <SendGAMInputMain+0x70>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6013      	str	r3, [r2, #0]
	memcpy(msg_cmd+sizeof(SYNC_BYTES), &tx_frame, DataFrameSend_SIZE );
 8007dd8:	4a0f      	ldr	r2, [pc, #60]	; (8007e18 <SendGAMInputMain+0x74>)
 8007dda:	4b0b      	ldr	r3, [pc, #44]	; (8007e08 <SendGAMInputMain+0x64>)
 8007ddc:	4614      	mov	r4, r2
 8007dde:	cb07      	ldmia	r3!, {r0, r1, r2}
 8007de0:	6020      	str	r0, [r4, #0]
 8007de2:	6061      	str	r1, [r4, #4]
 8007de4:	60a2      	str	r2, [r4, #8]

	ret = HAL_UART_Transmit(&huart2, (uint8_t*) msg_cmd, DataFrameSend_SIZE+sizeof(SYNC_BYTES), HAL_MAX_DELAY);
 8007de6:	f04f 33ff 	mov.w	r3, #4294967295
 8007dea:	2210      	movs	r2, #16
 8007dec:	4908      	ldr	r1, [pc, #32]	; (8007e10 <SendGAMInputMain+0x6c>)
 8007dee:	480b      	ldr	r0, [pc, #44]	; (8007e1c <SendGAMInputMain+0x78>)
 8007df0:	f7fe fdba 	bl	8006968 <HAL_UART_Transmit>
 8007df4:	4603      	mov	r3, r0
 8007df6:	461a      	mov	r2, r3
 8007df8:	4b02      	ldr	r3, [pc, #8]	; (8007e04 <SendGAMInputMain+0x60>)
 8007dfa:	601a      	str	r2, [r3, #0]

}
 8007dfc:	bf00      	nop
 8007dfe:	bd98      	pop	{r3, r4, r7, pc}
 8007e00:	20000fe0 	.word	0x20000fe0
 8007e04:	20000f84 	.word	0x20000f84
 8007e08:	20000c58 	.word	0x20000c58
 8007e0c:	20000f20 	.word	0x20000f20
 8007e10:	20000c70 	.word	0x20000c70
 8007e14:	0800d388 	.word	0x0800d388
 8007e18:	20000c74 	.word	0x20000c74
 8007e1c:	20000a78 	.word	0x20000a78

08007e20 <STATE_Pendulum_Stablisation_Postprocessing>:


void STATE_Pendulum_Stablisation_Postprocessing(){
 8007e20:	b580      	push	{r7, lr}
 8007e22:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8007e24:	2064      	movs	r0, #100	; 0x64
 8007e26:	f7fc f97f 	bl	8004128 <HAL_Delay>
	//		pid_filter_control_execute(&PID_Rotor, current_error_rotor_steps,
	//				sample_period_rotor, Deriv_Filt_Rotor);

		/* Initialize control system variables */

		cycle_count = CYCLE_LIMIT;
 8007e2a:	4b51      	ldr	r3, [pc, #324]	; (8007f70 <STATE_Pendulum_Stablisation_Postprocessing+0x150>)
 8007e2c:	4a51      	ldr	r2, [pc, #324]	; (8007f74 <STATE_Pendulum_Stablisation_Postprocessing+0x154>)
 8007e2e:	601a      	str	r2, [r3, #0]
		i = 0;
 8007e30:	4b51      	ldr	r3, [pc, #324]	; (8007f78 <STATE_Pendulum_Stablisation_Postprocessing+0x158>)
 8007e32:	2200      	movs	r2, #0
 8007e34:	601a      	str	r2, [r3, #0]
		rotor_position_steps = 0;
 8007e36:	4b51      	ldr	r3, [pc, #324]	; (8007f7c <STATE_Pendulum_Stablisation_Postprocessing+0x15c>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	601a      	str	r2, [r3, #0]
		rotor_position_steps_prev = 0;
 8007e3c:	4b50      	ldr	r3, [pc, #320]	; (8007f80 <STATE_Pendulum_Stablisation_Postprocessing+0x160>)
 8007e3e:	f04f 0200 	mov.w	r2, #0
 8007e42:	601a      	str	r2, [r3, #0]
		rotor_position_filter_steps = 0;
 8007e44:	4b4f      	ldr	r3, [pc, #316]	; (8007f84 <STATE_Pendulum_Stablisation_Postprocessing+0x164>)
 8007e46:	f04f 0200 	mov.w	r2, #0
 8007e4a:	601a      	str	r2, [r3, #0]
		rotor_position_filter_steps_prev = 0;
 8007e4c:	4b4e      	ldr	r3, [pc, #312]	; (8007f88 <STATE_Pendulum_Stablisation_Postprocessing+0x168>)
 8007e4e:	f04f 0200 	mov.w	r2, #0
 8007e52:	601a      	str	r2, [r3, #0]
		rotor_position_command_steps = 0;
 8007e54:	4b4d      	ldr	r3, [pc, #308]	; (8007f8c <STATE_Pendulum_Stablisation_Postprocessing+0x16c>)
 8007e56:	f04f 0200 	mov.w	r2, #0
 8007e5a:	601a      	str	r2, [r3, #0]
		rotor_position_diff = 0;
 8007e5c:	4b4c      	ldr	r3, [pc, #304]	; (8007f90 <STATE_Pendulum_Stablisation_Postprocessing+0x170>)
 8007e5e:	f04f 0200 	mov.w	r2, #0
 8007e62:	601a      	str	r2, [r3, #0]
		rotor_position_diff_prev = 0;
 8007e64:	4b4b      	ldr	r3, [pc, #300]	; (8007f94 <STATE_Pendulum_Stablisation_Postprocessing+0x174>)
 8007e66:	f04f 0200 	mov.w	r2, #0
 8007e6a:	601a      	str	r2, [r3, #0]
		rotor_position_diff_filter = 0;
 8007e6c:	4b4a      	ldr	r3, [pc, #296]	; (8007f98 <STATE_Pendulum_Stablisation_Postprocessing+0x178>)
 8007e6e:	f04f 0200 	mov.w	r2, #0
 8007e72:	601a      	str	r2, [r3, #0]
		rotor_position_diff_filter_prev = 0;
 8007e74:	4b49      	ldr	r3, [pc, #292]	; (8007f9c <STATE_Pendulum_Stablisation_Postprocessing+0x17c>)
 8007e76:	f04f 0200 	mov.w	r2, #0
 8007e7a:	601a      	str	r2, [r3, #0]
		rotor_position_step_polarity = 1;
 8007e7c:	4b48      	ldr	r3, [pc, #288]	; (8007fa0 <STATE_Pendulum_Stablisation_Postprocessing+0x180>)
 8007e7e:	2201      	movs	r2, #1
 8007e80:	601a      	str	r2, [r3, #0]
		encoder_angle_slope_corr_steps = 0;
 8007e82:	4b48      	ldr	r3, [pc, #288]	; (8007fa4 <STATE_Pendulum_Stablisation_Postprocessing+0x184>)
 8007e84:	f04f 0200 	mov.w	r2, #0
 8007e88:	601a      	str	r2, [r3, #0]
		rotor_sine_drive = 0;
 8007e8a:	4b47      	ldr	r3, [pc, #284]	; (8007fa8 <STATE_Pendulum_Stablisation_Postprocessing+0x188>)
 8007e8c:	f04f 0200 	mov.w	r2, #0
 8007e90:	601a      	str	r2, [r3, #0]
		sine_drive_transition = 0;
 8007e92:	4b46      	ldr	r3, [pc, #280]	; (8007fac <STATE_Pendulum_Stablisation_Postprocessing+0x18c>)
 8007e94:	2200      	movs	r2, #0
 8007e96:	601a      	str	r2, [r3, #0]
		rotor_mod_control = 1.0;
 8007e98:	4b45      	ldr	r3, [pc, #276]	; (8007fb0 <STATE_Pendulum_Stablisation_Postprocessing+0x190>)
 8007e9a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007e9e:	601a      	str	r2, [r3, #0]
		enable_adaptive_mode = 0;
 8007ea0:	4b44      	ldr	r3, [pc, #272]	; (8007fb4 <STATE_Pendulum_Stablisation_Postprocessing+0x194>)
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	601a      	str	r2, [r3, #0]
		tick_cycle_start = HAL_GetTick();
 8007ea6:	f7fc f933 	bl	8004110 <HAL_GetTick>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	4a42      	ldr	r2, [pc, #264]	; (8007fb8 <STATE_Pendulum_Stablisation_Postprocessing+0x198>)
 8007eae:	6013      	str	r3, [r2, #0]
		tick_cycle_previous = tick_cycle_start;
 8007eb0:	4b41      	ldr	r3, [pc, #260]	; (8007fb8 <STATE_Pendulum_Stablisation_Postprocessing+0x198>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a41      	ldr	r2, [pc, #260]	; (8007fbc <STATE_Pendulum_Stablisation_Postprocessing+0x19c>)
 8007eb6:	6013      	str	r3, [r2, #0]
		tick_cycle_current =  tick_cycle_start;
 8007eb8:	4b3f      	ldr	r3, [pc, #252]	; (8007fb8 <STATE_Pendulum_Stablisation_Postprocessing+0x198>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a40      	ldr	r2, [pc, #256]	; (8007fc0 <STATE_Pendulum_Stablisation_Postprocessing+0x1a0>)
 8007ebe:	6013      	str	r3, [r2, #0]
		enable_cycle_delay_warning = ENABLE_CYCLE_DELAY_WARNING;
 8007ec0:	4b40      	ldr	r3, [pc, #256]	; (8007fc4 <STATE_Pendulum_Stablisation_Postprocessing+0x1a4>)
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	601a      	str	r2, [r3, #0]
		chirp_cycle = 0;
 8007ec6:	4b40      	ldr	r3, [pc, #256]	; (8007fc8 <STATE_Pendulum_Stablisation_Postprocessing+0x1a8>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	601a      	str	r2, [r3, #0]
		chirp_dwell_cycle = 0;
 8007ecc:	4b3f      	ldr	r3, [pc, #252]	; (8007fcc <STATE_Pendulum_Stablisation_Postprocessing+0x1ac>)
 8007ece:	2200      	movs	r2, #0
 8007ed0:	601a      	str	r2, [r3, #0]
		pendulum_position_command_steps = 0;
 8007ed2:	4b3f      	ldr	r3, [pc, #252]	; (8007fd0 <STATE_Pendulum_Stablisation_Postprocessing+0x1b0>)
 8007ed4:	f04f 0200 	mov.w	r2, #0
 8007ed8:	601a      	str	r2, [r3, #0]
		impulse_start_index = 0;
 8007eda:	4b3e      	ldr	r3, [pc, #248]	; (8007fd4 <STATE_Pendulum_Stablisation_Postprocessing+0x1b4>)
 8007edc:	2200      	movs	r2, #0
 8007ede:	601a      	str	r2, [r3, #0]
		mode_transition_state = 0;
 8007ee0:	4b3d      	ldr	r3, [pc, #244]	; (8007fd8 <STATE_Pendulum_Stablisation_Postprocessing+0x1b8>)
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	601a      	str	r2, [r3, #0]
		transition_to_adaptive_mode = 0;
 8007ee6:	4b3d      	ldr	r3, [pc, #244]	; (8007fdc <STATE_Pendulum_Stablisation_Postprocessing+0x1bc>)
 8007ee8:	2200      	movs	r2, #0
 8007eea:	601a      	str	r2, [r3, #0]
		error_sum_prev = 0;
 8007eec:	4b3c      	ldr	r3, [pc, #240]	; (8007fe0 <STATE_Pendulum_Stablisation_Postprocessing+0x1c0>)
 8007eee:	f04f 0200 	mov.w	r2, #0
 8007ef2:	601a      	str	r2, [r3, #0]
		error_sum_filter_prev = 0;
 8007ef4:	4b3b      	ldr	r3, [pc, #236]	; (8007fe4 <STATE_Pendulum_Stablisation_Postprocessing+0x1c4>)
 8007ef6:	f04f 0200 	mov.w	r2, #0
 8007efa:	601a      	str	r2, [r3, #0]
		adaptive_state = 4;
 8007efc:	4b3a      	ldr	r3, [pc, #232]	; (8007fe8 <STATE_Pendulum_Stablisation_Postprocessing+0x1c8>)
 8007efe:	2204      	movs	r2, #4
 8007f00:	601a      	str	r2, [r3, #0]
		rotor_control_target_steps_prev = 0;
 8007f02:	4b3a      	ldr	r3, [pc, #232]	; (8007fec <STATE_Pendulum_Stablisation_Postprocessing+0x1cc>)
 8007f04:	f04f 0200 	mov.w	r2, #0
 8007f08:	601a      	str	r2, [r3, #0]
		rotor_position_command_steps_prev = 0;
 8007f0a:	4b39      	ldr	r3, [pc, #228]	; (8007ff0 <STATE_Pendulum_Stablisation_Postprocessing+0x1d0>)
 8007f0c:	f04f 0200 	mov.w	r2, #0
 8007f10:	601a      	str	r2, [r3, #0]
		rotor_position_command_steps_pf_prev = 0;
 8007f12:	4b38      	ldr	r3, [pc, #224]	; (8007ff4 <STATE_Pendulum_Stablisation_Postprocessing+0x1d4>)
 8007f14:	f04f 0200 	mov.w	r2, #0
 8007f18:	601a      	str	r2, [r3, #0]
		enable_high_speed_sampling = ENABLE_HIGH_SPEED_SAMPLING_MODE;
 8007f1a:	4b37      	ldr	r3, [pc, #220]	; (8007ff8 <STATE_Pendulum_Stablisation_Postprocessing+0x1d8>)
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	601a      	str	r2, [r3, #0]
		slope_prev = 0;
 8007f20:	4b36      	ldr	r3, [pc, #216]	; (8007ffc <STATE_Pendulum_Stablisation_Postprocessing+0x1dc>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	601a      	str	r2, [r3, #0]
		rotor_track_comb_command = 0;
 8007f26:	4b36      	ldr	r3, [pc, #216]	; (8008000 <STATE_Pendulum_Stablisation_Postprocessing+0x1e0>)
 8007f28:	f04f 0200 	mov.w	r2, #0
 8007f2c:	601a      	str	r2, [r3, #0]
		noise_rej_signal_prev = 0;
 8007f2e:	4b35      	ldr	r3, [pc, #212]	; (8008004 <STATE_Pendulum_Stablisation_Postprocessing+0x1e4>)
 8007f30:	f04f 0200 	mov.w	r2, #0
 8007f34:	601a      	str	r2, [r3, #0]
		noise_rej_signal_filter_prev = 0;
 8007f36:	4b34      	ldr	r3, [pc, #208]	; (8008008 <STATE_Pendulum_Stablisation_Postprocessing+0x1e8>)
 8007f38:	f04f 0200 	mov.w	r2, #0
 8007f3c:	601a      	str	r2, [r3, #0]
		full_sysid_start_index = -1;
 8007f3e:	4b33      	ldr	r3, [pc, #204]	; (800800c <STATE_Pendulum_Stablisation_Postprocessing+0x1ec>)
 8007f40:	f04f 32ff 	mov.w	r2, #4294967295
 8007f44:	601a      	str	r2, [r3, #0]
		current_cpu_cycle = 0;
 8007f46:	4b32      	ldr	r3, [pc, #200]	; (8008010 <STATE_Pendulum_Stablisation_Postprocessing+0x1f0>)
 8007f48:	2200      	movs	r2, #0
 8007f4a:	601a      	str	r2, [r3, #0]
		speed_scale = DATA_REPORT_SPEED_SCALE;
 8007f4c:	4b31      	ldr	r3, [pc, #196]	; (8008014 <STATE_Pendulum_Stablisation_Postprocessing+0x1f4>)
 8007f4e:	2214      	movs	r2, #20
 8007f50:	601a      	str	r2, [r3, #0]
		speed_governor = 0;
 8007f52:	4b31      	ldr	r3, [pc, #196]	; (8008018 <STATE_Pendulum_Stablisation_Postprocessing+0x1f8>)
 8007f54:	2200      	movs	r2, #0
 8007f56:	601a      	str	r2, [r3, #0]
		encoder_position_offset = 0;
 8007f58:	4b30      	ldr	r3, [pc, #192]	; (800801c <STATE_Pendulum_Stablisation_Postprocessing+0x1fc>)
 8007f5a:	f04f 0200 	mov.w	r2, #0
 8007f5e:	601a      	str	r2, [r3, #0]
		encoder_position_offset_zero = 0;
 8007f60:	4b2f      	ldr	r3, [pc, #188]	; (8008020 <STATE_Pendulum_Stablisation_Postprocessing+0x200>)
 8007f62:	f04f 0200 	mov.w	r2, #0
 8007f66:	601a      	str	r2, [r3, #0]

		for (m = 0; m < ANGLE_CAL_OFFSET_STEP_COUNT + 1; m++){
 8007f68:	4b2e      	ldr	r3, [pc, #184]	; (8008024 <STATE_Pendulum_Stablisation_Postprocessing+0x204>)
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	601a      	str	r2, [r3, #0]
 8007f6e:	e066      	b.n	800803e <STATE_Pendulum_Stablisation_Postprocessing+0x21e>
 8007f70:	20000f70 	.word	0x20000f70
 8007f74:	000186a0 	.word	0x000186a0
 8007f78:	20000f74 	.word	0x20000f74
 8007f7c:	20000fe0 	.word	0x20000fe0
 8007f80:	20000ff4 	.word	0x20000ff4
 8007f84:	20000ff8 	.word	0x20000ff8
 8007f88:	20000ffc 	.word	0x20000ffc
 8007f8c:	20000fe4 	.word	0x20000fe4
 8007f90:	20001000 	.word	0x20001000
 8007f94:	20001004 	.word	0x20001004
 8007f98:	20001008 	.word	0x20001008
 8007f9c:	2000100c 	.word	0x2000100c
 8007fa0:	20004a10 	.word	0x20004a10
 8007fa4:	200049d8 	.word	0x200049d8
 8007fa8:	20004a8c 	.word	0x20004a8c
 8007fac:	20004a80 	.word	0x20004a80
 8007fb0:	20004a94 	.word	0x20004a94
 8007fb4:	20004a00 	.word	0x20004a00
 8007fb8:	20008054 	.word	0x20008054
 8007fbc:	20008050 	.word	0x20008050
 8007fc0:	2000804c 	.word	0x2000804c
 8007fc4:	20000fa8 	.word	0x20000fa8
 8007fc8:	20004a4c 	.word	0x20004a4c
 8007fcc:	20004a50 	.word	0x20004a50
 8007fd0:	20004a70 	.word	0x20004a70
 8007fd4:	20004a14 	.word	0x20004a14
 8007fd8:	20004c90 	.word	0x20004c90
 8007fdc:	20004c94 	.word	0x20004c94
 8007fe0:	200049e8 	.word	0x200049e8
 8007fe4:	200049f0 	.word	0x200049f0
 8007fe8:	20004a04 	.word	0x20004a04
 8007fec:	20000f64 	.word	0x20000f64
 8007ff0:	20004a0c 	.word	0x20004a0c
 8007ff4:	20000fec 	.word	0x20000fec
 8007ff8:	20008090 	.word	0x20008090
 8007ffc:	200049d4 	.word	0x200049d4
 8008000:	20004bdc 	.word	0x20004bdc
 8008004:	20004c00 	.word	0x20004c00
 8008008:	20004c04 	.word	0x20004c04
 800800c:	20004bd0 	.word	0x20004bd0
 8008010:	20008068 	.word	0x20008068
 8008014:	20004c30 	.word	0x20004c30
 8008018:	20004c34 	.word	0x20004c34
 800801c:	200010a8 	.word	0x200010a8
 8008020:	200010ac 	.word	0x200010ac
 8008024:	20000f80 	.word	0x20000f80
			offset_angle[m] = 0;
 8008028:	4b55      	ldr	r3, [pc, #340]	; (8008180 <STATE_Pendulum_Stablisation_Postprocessing+0x360>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a55      	ldr	r2, [pc, #340]	; (8008184 <STATE_Pendulum_Stablisation_Postprocessing+0x364>)
 800802e:	2100      	movs	r1, #0
 8008030:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (m = 0; m < ANGLE_CAL_OFFSET_STEP_COUNT + 1; m++){
 8008034:	4b52      	ldr	r3, [pc, #328]	; (8008180 <STATE_Pendulum_Stablisation_Postprocessing+0x360>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3301      	adds	r3, #1
 800803a:	4a51      	ldr	r2, [pc, #324]	; (8008180 <STATE_Pendulum_Stablisation_Postprocessing+0x360>)
 800803c:	6013      	str	r3, [r2, #0]
 800803e:	4b50      	ldr	r3, [pc, #320]	; (8008180 <STATE_Pendulum_Stablisation_Postprocessing+0x360>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f240 7209 	movw	r2, #1801	; 0x709
 8008046:	4293      	cmp	r3, r2
 8008048:	ddee      	ble.n	8008028 <STATE_Pendulum_Stablisation_Postprocessing+0x208>
		/* Clear read buffer */
	//	for (k = 0; k < SERIAL_MSG_MAXLEN; k++) {
	//		Msg.Data[k] = 0;
	//	}
		/* Initialize UART receive system */
		__HAL_DMA_RESET_HANDLE_STATE(&hdma_usart2_rx);
 800804a:	4b4f      	ldr	r3, [pc, #316]	; (8008188 <STATE_Pendulum_Stablisation_Postprocessing+0x368>)
 800804c:	2200      	movs	r2, #0
 800804e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	//	init_r_i_gain = PID_Rotor.Ki;
	//	init_r_d_gain = PID_Rotor.Kd;
	//	init_p_p_gain = PID_Pend.Kp;
	//	init_p_i_gain = PID_Pend.Ki;
	//	init_p_d_gain = PID_Pend.Kd;
		init_enable_state_feedback = enable_state_feedback;
 8008052:	4b4e      	ldr	r3, [pc, #312]	; (800818c <STATE_Pendulum_Stablisation_Postprocessing+0x36c>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a4e      	ldr	r2, [pc, #312]	; (8008190 <STATE_Pendulum_Stablisation_Postprocessing+0x370>)
 8008058:	6013      	str	r3, [r2, #0]
		init_integral_compensator_gain = integral_compensator_gain;
 800805a:	4b4e      	ldr	r3, [pc, #312]	; (8008194 <STATE_Pendulum_Stablisation_Postprocessing+0x374>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a4e      	ldr	r2, [pc, #312]	; (8008198 <STATE_Pendulum_Stablisation_Postprocessing+0x378>)
 8008060:	6013      	str	r3, [r2, #0]
		init_feedforward_gain = feedforward_gain;
 8008062:	4b4e      	ldr	r3, [pc, #312]	; (800819c <STATE_Pendulum_Stablisation_Postprocessing+0x37c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a4e      	ldr	r2, [pc, #312]	; (80081a0 <STATE_Pendulum_Stablisation_Postprocessing+0x380>)
 8008068:	6013      	str	r3, [r2, #0]
		init_enable_state_feedback = enable_state_feedback;
 800806a:	4b48      	ldr	r3, [pc, #288]	; (800818c <STATE_Pendulum_Stablisation_Postprocessing+0x36c>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a48      	ldr	r2, [pc, #288]	; (8008190 <STATE_Pendulum_Stablisation_Postprocessing+0x370>)
 8008070:	6013      	str	r3, [r2, #0]
		init_enable_disturbance_rejection_step = enable_disturbance_rejection_step;
 8008072:	4b4c      	ldr	r3, [pc, #304]	; (80081a4 <STATE_Pendulum_Stablisation_Postprocessing+0x384>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a4c      	ldr	r2, [pc, #304]	; (80081a8 <STATE_Pendulum_Stablisation_Postprocessing+0x388>)
 8008078:	6013      	str	r3, [r2, #0]
		init_enable_sensitivity_fnc_step = enable_sensitivity_fnc_step;
 800807a:	4b4c      	ldr	r3, [pc, #304]	; (80081ac <STATE_Pendulum_Stablisation_Postprocessing+0x38c>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a4c      	ldr	r2, [pc, #304]	; (80081b0 <STATE_Pendulum_Stablisation_Postprocessing+0x390>)
 8008080:	6013      	str	r3, [r2, #0]
		init_enable_noise_rejection_step = enable_noise_rejection_step;
 8008082:	4b4c      	ldr	r3, [pc, #304]	; (80081b4 <STATE_Pendulum_Stablisation_Postprocessing+0x394>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a4c      	ldr	r2, [pc, #304]	; (80081b8 <STATE_Pendulum_Stablisation_Postprocessing+0x398>)
 8008088:	6013      	str	r3, [r2, #0]
		init_enable_rotor_plant_design = enable_rotor_plant_design;
 800808a:	4b4c      	ldr	r3, [pc, #304]	; (80081bc <STATE_Pendulum_Stablisation_Postprocessing+0x39c>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a4c      	ldr	r2, [pc, #304]	; (80081c0 <STATE_Pendulum_Stablisation_Postprocessing+0x3a0>)
 8008090:	6013      	str	r3, [r2, #0]
		init_enable_rotor_plant_gain_design = enable_rotor_plant_gain_design;
 8008092:	4b4c      	ldr	r3, [pc, #304]	; (80081c4 <STATE_Pendulum_Stablisation_Postprocessing+0x3a4>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a4c      	ldr	r2, [pc, #304]	; (80081c8 <STATE_Pendulum_Stablisation_Postprocessing+0x3a8>)
 8008098:	6013      	str	r3, [r2, #0]

		if(select_suspended_mode == 1){
 800809a:	4b4c      	ldr	r3, [pc, #304]	; (80081cc <STATE_Pendulum_Stablisation_Postprocessing+0x3ac>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d103      	bne.n	80080aa <STATE_Pendulum_Stablisation_Postprocessing+0x28a>
			load_disturbance_sensitivity_scale = 1.0;
 80080a2:	4b4b      	ldr	r3, [pc, #300]	; (80081d0 <STATE_Pendulum_Stablisation_Postprocessing+0x3b0>)
 80080a4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80080a8:	601a      	str	r2, [r3, #0]
		}
		if(select_suspended_mode == 0){
 80080aa:	4b48      	ldr	r3, [pc, #288]	; (80081cc <STATE_Pendulum_Stablisation_Postprocessing+0x3ac>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d102      	bne.n	80080b8 <STATE_Pendulum_Stablisation_Postprocessing+0x298>
			load_disturbance_sensitivity_scale = LOAD_DISTURBANCE_SENSITIVITY_SCALE;
 80080b2:	4b47      	ldr	r3, [pc, #284]	; (80081d0 <STATE_Pendulum_Stablisation_Postprocessing+0x3b0>)
 80080b4:	4a47      	ldr	r2, [pc, #284]	; (80081d4 <STATE_Pendulum_Stablisation_Postprocessing+0x3b4>)
 80080b6:	601a      	str	r2, [r3, #0]
		 * https://github.com/OevreFlataeker/steval_edukit_swingup
		 *
		 */


		if (enable_swing_up == 1 && select_suspended_mode == 0){
 80080b8:	4b47      	ldr	r3, [pc, #284]	; (80081d8 <STATE_Pendulum_Stablisation_Postprocessing+0x3b8>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2b01      	cmp	r3, #1
 80080be:	d15c      	bne.n	800817a <STATE_Pendulum_Stablisation_Postprocessing+0x35a>
 80080c0:	4b42      	ldr	r3, [pc, #264]	; (80081cc <STATE_Pendulum_Stablisation_Postprocessing+0x3ac>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d158      	bne.n	800817a <STATE_Pendulum_Stablisation_Postprocessing+0x35a>
	//		PID_Rotor.Ki = 10;
	//		PID_Rotor.Kd = 10;
	//		PID_Pend.Kp = 300;
	//		PID_Pend.Ki = 0.0;
	//		PID_Pend.Kd = 30.0;
			enable_state_feedback = 0;
 80080c8:	4b30      	ldr	r3, [pc, #192]	; (800818c <STATE_Pendulum_Stablisation_Postprocessing+0x36c>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	601a      	str	r2, [r3, #0]
			integral_compensator_gain = 0;
 80080ce:	4b31      	ldr	r3, [pc, #196]	; (8008194 <STATE_Pendulum_Stablisation_Postprocessing+0x374>)
 80080d0:	f04f 0200 	mov.w	r2, #0
 80080d4:	601a      	str	r2, [r3, #0]
			feedforward_gain = 1;
 80080d6:	4b31      	ldr	r3, [pc, #196]	; (800819c <STATE_Pendulum_Stablisation_Postprocessing+0x37c>)
 80080d8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80080dc:	601a      	str	r2, [r3, #0]
			rotor_position_command_steps = 0;
 80080de:	4b3f      	ldr	r3, [pc, #252]	; (80081dc <STATE_Pendulum_Stablisation_Postprocessing+0x3bc>)
 80080e0:	f04f 0200 	mov.w	r2, #0
 80080e4:	601a      	str	r2, [r3, #0]
			enable_state_feedback = 0;
 80080e6:	4b29      	ldr	r3, [pc, #164]	; (800818c <STATE_Pendulum_Stablisation_Postprocessing+0x36c>)
 80080e8:	2200      	movs	r2, #0
 80080ea:	601a      	str	r2, [r3, #0]
			enable_disturbance_rejection_step = 0;
 80080ec:	4b2d      	ldr	r3, [pc, #180]	; (80081a4 <STATE_Pendulum_Stablisation_Postprocessing+0x384>)
 80080ee:	2200      	movs	r2, #0
 80080f0:	601a      	str	r2, [r3, #0]
			enable_sensitivity_fnc_step = 0;
 80080f2:	4b2e      	ldr	r3, [pc, #184]	; (80081ac <STATE_Pendulum_Stablisation_Postprocessing+0x38c>)
 80080f4:	2200      	movs	r2, #0
 80080f6:	601a      	str	r2, [r3, #0]
			enable_noise_rejection_step = 0;
 80080f8:	4b2e      	ldr	r3, [pc, #184]	; (80081b4 <STATE_Pendulum_Stablisation_Postprocessing+0x394>)
 80080fa:	2200      	movs	r2, #0
 80080fc:	601a      	str	r2, [r3, #0]
			enable_rotor_plant_design = 0;
 80080fe:	4b2f      	ldr	r3, [pc, #188]	; (80081bc <STATE_Pendulum_Stablisation_Postprocessing+0x39c>)
 8008100:	2200      	movs	r2, #0
 8008102:	601a      	str	r2, [r3, #0]
			enable_rotor_plant_gain_design = 0;
 8008104:	4b2f      	ldr	r3, [pc, #188]	; (80081c4 <STATE_Pendulum_Stablisation_Postprocessing+0x3a4>)
 8008106:	2200      	movs	r2, #0
 8008108:	601a      	str	r2, [r3, #0]

			/* Set Torque Current value to 800 mA (normal operation will revert to 400 mA */
			torq_current_val = MAX_TORQUE_SWING_UP;
 800810a:	4b35      	ldr	r3, [pc, #212]	; (80081e0 <STATE_Pendulum_Stablisation_Postprocessing+0x3c0>)
 800810c:	4a35      	ldr	r2, [pc, #212]	; (80081e4 <STATE_Pendulum_Stablisation_Postprocessing+0x3c4>)
 800810e:	601a      	str	r2, [r3, #0]
			L6474_SetAnalogValue(0, L6474_TVAL, torq_current_val);
 8008110:	4b33      	ldr	r3, [pc, #204]	; (80081e0 <STATE_Pendulum_Stablisation_Postprocessing+0x3c0>)
 8008112:	edd3 7a00 	vldr	s15, [r3]
 8008116:	eeb0 0a67 	vmov.f32	s0, s15
 800811a:	2109      	movs	r1, #9
 800811c:	2000      	movs	r0, #0
 800811e:	f7f9 fe53 	bl	8001dc8 <L6474_SetAnalogValue>

			sprintf(msg, "Pendulum Swing Up Starting\r\n");
 8008122:	4931      	ldr	r1, [pc, #196]	; (80081e8 <STATE_Pendulum_Stablisation_Postprocessing+0x3c8>)
 8008124:	4831      	ldr	r0, [pc, #196]	; (80081ec <STATE_Pendulum_Stablisation_Postprocessing+0x3cc>)
 8008126:	f000 fc15 	bl	8008954 <sprintf>
			//SendGAMInput( COMMAND_INDEX_SEND_STATUS_INFO );
			//HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);

			/* Initialize position and motion variables */
			max_encoder_position = 0;
 800812a:	4b31      	ldr	r3, [pc, #196]	; (80081f0 <STATE_Pendulum_Stablisation_Postprocessing+0x3d0>)
 800812c:	2200      	movs	r2, #0
 800812e:	601a      	str	r2, [r3, #0]
			global_max_encoder_position = 0;
 8008130:	4b30      	ldr	r3, [pc, #192]	; (80081f4 <STATE_Pendulum_Stablisation_Postprocessing+0x3d4>)
 8008132:	2200      	movs	r2, #0
 8008134:	601a      	str	r2, [r3, #0]
			peaked = 0;
 8008136:	4b30      	ldr	r3, [pc, #192]	; (80081f8 <STATE_Pendulum_Stablisation_Postprocessing+0x3d8>)
 8008138:	2200      	movs	r2, #0
 800813a:	701a      	strb	r2, [r3, #0]
			handled_peak = 0;
 800813c:	4b2f      	ldr	r3, [pc, #188]	; (80081fc <STATE_Pendulum_Stablisation_Postprocessing+0x3dc>)
 800813e:	2200      	movs	r2, #0
 8008140:	701a      	strb	r2, [r3, #0]
			swing_up_state = 0;
 8008142:	4b2f      	ldr	r3, [pc, #188]	; (8008200 <STATE_Pendulum_Stablisation_Postprocessing+0x3e0>)
 8008144:	2200      	movs	r2, #0
 8008146:	601a      	str	r2, [r3, #0]
			swing_up_state_prev = 0;
 8008148:	4b2e      	ldr	r3, [pc, #184]	; (8008204 <STATE_Pendulum_Stablisation_Postprocessing+0x3e4>)
 800814a:	2200      	movs	r2, #0
 800814c:	601a      	str	r2, [r3, #0]
			zero_crossed = 0;
 800814e:	4b2e      	ldr	r3, [pc, #184]	; (8008208 <STATE_Pendulum_Stablisation_Postprocessing+0x3e8>)
 8008150:	2200      	movs	r2, #0
 8008152:	601a      	str	r2, [r3, #0]
			stage_count = 0;
 8008154:	4b2d      	ldr	r3, [pc, #180]	; (800820c <STATE_Pendulum_Stablisation_Postprocessing+0x3ec>)
 8008156:	2200      	movs	r2, #0
 8008158:	601a      	str	r2, [r3, #0]
			/* Select initial amplitude for rotor impulse */
			stage_amp = STAGE_0_AMP;
 800815a:	4b2d      	ldr	r3, [pc, #180]	; (8008210 <STATE_Pendulum_Stablisation_Postprocessing+0x3f0>)
 800815c:	22c8      	movs	r2, #200	; 0xc8
 800815e:	601a      	str	r2, [r3, #0]

			//sprintf(tmp_string,"Current Position Down %0.2f\r\n", encoder_position_down/angle_scale);
			//HAL_UART_Transmit(&huart2, (uint8_t*) tmp_string, strlen(tmp_string), HAL_MAX_DELAY);

			/* Initiate first swing */
			swing_up_direction = FORWARD;
 8008160:	4b2c      	ldr	r3, [pc, #176]	; (8008214 <STATE_Pendulum_Stablisation_Postprocessing+0x3f4>)
 8008162:	2201      	movs	r2, #1
 8008164:	701a      	strb	r2, [r3, #0]
			BSP_MotorControl_Move(0, swing_up_direction, 150);
 8008166:	4b2b      	ldr	r3, [pc, #172]	; (8008214 <STATE_Pendulum_Stablisation_Postprocessing+0x3f4>)
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	2296      	movs	r2, #150	; 0x96
 800816c:	4619      	mov	r1, r3
 800816e:	2000      	movs	r0, #0
 8008170:	f7fb fd2c 	bl	8003bcc <BSP_MotorControl_Move>
			BSP_MotorControl_WaitWhileActive(0);
 8008174:	2000      	movs	r0, #0
 8008176:	f7fb fe53 	bl	8003e20 <BSP_MotorControl_WaitWhileActive>





}
 800817a:	bf00      	nop
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	20000f80 	.word	0x20000f80
 8008184:	200010cc 	.word	0x200010cc
 8008188:	20000ab8 	.word	0x20000ab8
 800818c:	20000fcc 	.word	0x20000fcc
 8008190:	20004968 	.word	0x20004968
 8008194:	20000fd0 	.word	0x20000fd0
 8008198:	2000496c 	.word	0x2000496c
 800819c:	20000fd4 	.word	0x20000fd4
 80081a0:	20004970 	.word	0x20004970
 80081a4:	20004be4 	.word	0x20004be4
 80081a8:	20004974 	.word	0x20004974
 80081ac:	20004bf0 	.word	0x20004bf0
 80081b0:	20004978 	.word	0x20004978
 80081b4:	20004be8 	.word	0x20004be8
 80081b8:	2000497c 	.word	0x2000497c
 80081bc:	20001018 	.word	0x20001018
 80081c0:	20004980 	.word	0x20004980
 80081c4:	2000101c 	.word	0x2000101c
 80081c8:	20004984 	.word	0x20004984
 80081cc:	20004a24 	.word	0x20004a24
 80081d0:	20004bf4 	.word	0x20004bf4
 80081d4:	41a00000 	.word	0x41a00000
 80081d8:	2000492c 	.word	0x2000492c
 80081dc:	20000fe4 	.word	0x20000fe4
 80081e0:	20004a44 	.word	0x20004a44
 80081e4:	44480000 	.word	0x44480000
 80081e8:	0800d988 	.word	0x0800d988
 80081ec:	20000da0 	.word	0x20000da0
 80081f0:	20001090 	.word	0x20001090
 80081f4:	20001094 	.word	0x20001094
 80081f8:	20004934 	.word	0x20004934
 80081fc:	20004935 	.word	0x20004935
 8008200:	20004940 	.word	0x20004940
 8008204:	20004944 	.word	0x20004944
 8008208:	20004938 	.word	0x20004938
 800820c:	20004948 	.word	0x20004948
 8008210:	2000494c 	.word	0x2000494c
 8008214:	2000493c 	.word	0x2000493c

08008218 <STATE_Swinp_Up_Postprocessing>:
void STATE_Swinp_Up_Postprocessing(){
 8008218:	b580      	push	{r7, lr}
 800821a:	af00      	add	r7, sp, #0

	enable_control_action = 1;
 800821c:	4b0c      	ldr	r3, [pc, #48]	; (8008250 <STATE_Swinp_Up_Postprocessing+0x38>)
 800821e:	2201      	movs	r2, #1
 8008220:	601a      	str	r2, [r3, #0]
	}

	/*
	 * Set Torque Current to value for normal operation
	 */
	torq_current_val = MAX_TORQUE_CONFIG;
 8008222:	4b0c      	ldr	r3, [pc, #48]	; (8008254 <STATE_Swinp_Up_Postprocessing+0x3c>)
 8008224:	4a0c      	ldr	r2, [pc, #48]	; (8008258 <STATE_Swinp_Up_Postprocessing+0x40>)
 8008226:	601a      	str	r2, [r3, #0]
	L6474_SetAnalogValue(0, L6474_TVAL, torq_current_val);
 8008228:	4b0a      	ldr	r3, [pc, #40]	; (8008254 <STATE_Swinp_Up_Postprocessing+0x3c>)
 800822a:	edd3 7a00 	vldr	s15, [r3]
 800822e:	eeb0 0a67 	vmov.f32	s0, s15
 8008232:	2109      	movs	r1, #9
 8008234:	2000      	movs	r0, #0
 8008236:	f7f9 fdc7 	bl	8001dc8 <L6474_SetAnalogValue>

	target_cpu_cycle = DWT->CYCCNT;
 800823a:	4b08      	ldr	r3, [pc, #32]	; (800825c <STATE_Swinp_Up_Postprocessing+0x44>)
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	4a08      	ldr	r2, [pc, #32]	; (8008260 <STATE_Swinp_Up_Postprocessing+0x48>)
 8008240:	6013      	str	r3, [r2, #0]
	prev_cpu_cycle = DWT->CYCCNT;
 8008242:	4b06      	ldr	r3, [pc, #24]	; (800825c <STATE_Swinp_Up_Postprocessing+0x44>)
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	4a07      	ldr	r2, [pc, #28]	; (8008264 <STATE_Swinp_Up_Postprocessing+0x4c>)
 8008248:	6013      	str	r3, [r2, #0]

	//HAL_Delay(INITIAL_PENDULUM_MOTION_TEST_DELAY);
}
 800824a:	bf00      	nop
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	20000a28 	.word	0x20000a28
 8008254:	20004a44 	.word	0x20004a44
 8008258:	44480000 	.word	0x44480000
 800825c:	e0001000 	.word	0xe0001000
 8008260:	20008074 	.word	0x20008074
 8008264:	2000806c 	.word	0x2000806c

08008268 <read_Frame>:
/*
 * Single integer value read
 */

int read_Frame() {
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0

	int k;

	/* Number of bytes to be analyzed */
	uint16_t NumNewByte = 0;
 800826e:	2300      	movs	r3, #0
 8008270:	81fb      	strh	r3, [r7, #14]

	RxBuffer_WriteIdx = UART_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8008272:	4b2a      	ldr	r3, [pc, #168]	; (800831c <read_Frame+0xb4>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	f1c3 03c6 	rsb	r3, r3, #198	; 0xc6
 800827c:	4a28      	ldr	r2, [pc, #160]	; (8008320 <read_Frame+0xb8>)
 800827e:	6013      	str	r3, [r2, #0]
	uint16_t LastPos  = RxBuffer_WriteIdx;
 8008280:	4b27      	ldr	r3, [pc, #156]	; (8008320 <read_Frame+0xb8>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	813b      	strh	r3, [r7, #8]
	uint16_t StartPos = RxBuffer_ReadIdx;
 8008286:	4b27      	ldr	r3, [pc, #156]	; (8008324 <read_Frame+0xbc>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	80fb      	strh	r3, [r7, #6]

	/* Two index for ByteStuffing process  */
	uint16_t BuffIdx;
	/* Circular buffer index */
	uint16_t MsgIdx;
	if (LastPos >= StartPos) {
 800828c:	893a      	ldrh	r2, [r7, #8]
 800828e:	88fb      	ldrh	r3, [r7, #6]
 8008290:	429a      	cmp	r2, r3
 8008292:	d304      	bcc.n	800829e <read_Frame+0x36>
		NumNewByte = LastPos - StartPos;
 8008294:	893a      	ldrh	r2, [r7, #8]
 8008296:	88fb      	ldrh	r3, [r7, #6]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	81fb      	strh	r3, [r7, #14]
 800829c:	e005      	b.n	80082aa <read_Frame+0x42>
	} else {
		NumNewByte = UART_RX_BUFFER_SIZE + LastPos - StartPos;
 800829e:	893a      	ldrh	r2, [r7, #8]
 80082a0:	88fb      	ldrh	r3, [r7, #6]
 80082a2:	1ad3      	subs	r3, r2, r3
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	33c6      	adds	r3, #198	; 0xc6
 80082a8:	81fb      	strh	r3, [r7, #14]
	}

	if( NumNewByte < DataFrameReceive_SIZE ) return 0;
 80082aa:	89fb      	ldrh	r3, [r7, #14]
 80082ac:	2b0a      	cmp	r3, #10
 80082ae:	d801      	bhi.n	80082b4 <read_Frame+0x4c>
 80082b0:	2300      	movs	r3, #0
 80082b2:	e02d      	b.n	8008310 <read_Frame+0xa8>

	NumNewByte = DataFrameReceive_SIZE;
 80082b4:	230b      	movs	r3, #11
 80082b6:	81fb      	strh	r3, [r7, #14]

	BuffIdx = StartPos;
 80082b8:	88fb      	ldrh	r3, [r7, #6]
 80082ba:	81bb      	strh	r3, [r7, #12]
//							   0x01, 0x00, 0x00, 0x00,  0x03, 0x00, 0x00, 0x00, 0x02, 0x04, 0x05,  //1, 3, 2, 4, 5
//							   0x01, 0x00, 0x00, 0x00,  0x03, 0x00, 0x00, 0x00, 0x02, 0x04, 0x05   //1, 3, 2, 4, 5
//	};
	//############Validation End #########################################################################

	for (MsgIdx = 0; MsgIdx < NumNewByte; MsgIdx++) {
 80082bc:	2300      	movs	r3, #0
 80082be:	817b      	strh	r3, [r7, #10]
 80082c0:	e010      	b.n	80082e4 <read_Frame+0x7c>
		rx_frameBuffer[MsgIdx] = RxBuffer[BuffIdx];
 80082c2:	89ba      	ldrh	r2, [r7, #12]
 80082c4:	897b      	ldrh	r3, [r7, #10]
 80082c6:	4918      	ldr	r1, [pc, #96]	; (8008328 <read_Frame+0xc0>)
 80082c8:	5c89      	ldrb	r1, [r1, r2]
 80082ca:	4a18      	ldr	r2, [pc, #96]	; (800832c <read_Frame+0xc4>)
 80082cc:	54d1      	strb	r1, [r2, r3]
		BuffIdx++;
 80082ce:	89bb      	ldrh	r3, [r7, #12]
 80082d0:	3301      	adds	r3, #1
 80082d2:	81bb      	strh	r3, [r7, #12]
		if (BuffIdx >= UART_RX_BUFFER_SIZE) {
 80082d4:	89bb      	ldrh	r3, [r7, #12]
 80082d6:	2bc5      	cmp	r3, #197	; 0xc5
 80082d8:	d901      	bls.n	80082de <read_Frame+0x76>
			BuffIdx = 0;
 80082da:	2300      	movs	r3, #0
 80082dc:	81bb      	strh	r3, [r7, #12]
	for (MsgIdx = 0; MsgIdx < NumNewByte; MsgIdx++) {
 80082de:	897b      	ldrh	r3, [r7, #10]
 80082e0:	3301      	adds	r3, #1
 80082e2:	817b      	strh	r3, [r7, #10]
 80082e4:	897a      	ldrh	r2, [r7, #10]
 80082e6:	89fb      	ldrh	r3, [r7, #14]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d3ea      	bcc.n	80082c2 <read_Frame+0x5a>
		}
	}
	//memcpy(rx_frameBuffer, RxBuffer+StartPos, NumNewByte );
	rx_frame = (DataFrameReceive)rx_frameBuffer;
 80082ec:	4b10      	ldr	r3, [pc, #64]	; (8008330 <read_Frame+0xc8>)
 80082ee:	4a0f      	ldr	r2, [pc, #60]	; (800832c <read_Frame+0xc4>)
 80082f0:	601a      	str	r2, [r3, #0]

	RxBuffer_ReadIdx = (RxBuffer_ReadIdx + NumNewByte) % UART_RX_BUFFER_SIZE;
 80082f2:	89fa      	ldrh	r2, [r7, #14]
 80082f4:	4b0b      	ldr	r3, [pc, #44]	; (8008324 <read_Frame+0xbc>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	441a      	add	r2, r3
 80082fa:	4b0e      	ldr	r3, [pc, #56]	; (8008334 <read_Frame+0xcc>)
 80082fc:	fba3 1302 	umull	r1, r3, r3, r2
 8008300:	09db      	lsrs	r3, r3, #7
 8008302:	21c6      	movs	r1, #198	; 0xc6
 8008304:	fb01 f303 	mul.w	r3, r1, r3
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	4a06      	ldr	r2, [pc, #24]	; (8008324 <read_Frame+0xbc>)
 800830c:	6013      	str	r3, [r2, #0]

	return 1;
 800830e:	2301      	movs	r3, #1



}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	20000ab8 	.word	0x20000ab8
 8008320:	200080a4 	.word	0x200080a4
 8008324:	200080a0 	.word	0x200080a0
 8008328:	20000b80 	.word	0x20000b80
 800832c:	20000c64 	.word	0x20000c64
 8008330:	20000c54 	.word	0x20000c54
 8008334:	a57eb503 	.word	0xa57eb503

08008338 <ProcessGAMOutput>:

/*
 *Jawad Modification ======== ########################
 *Command processor
 */
int ProcessGAMOutput( void ){
 8008338:	b580      	push	{r7, lr}
 800833a:	af00      	add	r7, sp, #0


	if ( read_Frame() ) // Message found
 800833c:	f7ff ff94 	bl	8008268 <read_Frame>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d061      	beq.n	800840a <ProcessGAMOutput+0xd2>
//		LOOP_BACK_gpioState = rx_frame->gpioState;
//		LOOP_BACK_break_Control_Loop = rx_frame->break_Control_Loop;
//		LOOP_BACK_state = rx_frame->state;


		prev_state = state;
 8008346:	4b32      	ldr	r3, [pc, #200]	; (8008410 <ProcessGAMOutput+0xd8>)
 8008348:	781a      	ldrb	r2, [r3, #0]
 800834a:	4b32      	ldr	r3, [pc, #200]	; (8008414 <ProcessGAMOutput+0xdc>)
 800834c:	701a      	strb	r2, [r3, #0]
		state = rx_frame->state;
 800834e:	4b32      	ldr	r3, [pc, #200]	; (8008418 <ProcessGAMOutput+0xe0>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	7a9a      	ldrb	r2, [r3, #10]
 8008354:	4b2e      	ldr	r3, [pc, #184]	; (8008410 <ProcessGAMOutput+0xd8>)
 8008356:	701a      	strb	r2, [r3, #0]

		if( prev_state==STATE_PENDULUM_STABLIZATION &&  state == STATE_SWING_UP ){
 8008358:	4b2e      	ldr	r3, [pc, #184]	; (8008414 <ProcessGAMOutput+0xdc>)
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	2b01      	cmp	r3, #1
 800835e:	d105      	bne.n	800836c <ProcessGAMOutput+0x34>
 8008360:	4b2b      	ldr	r3, [pc, #172]	; (8008410 <ProcessGAMOutput+0xd8>)
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	2b02      	cmp	r3, #2
 8008366:	d101      	bne.n	800836c <ProcessGAMOutput+0x34>
			STATE_Pendulum_Stablisation_Postprocessing();
 8008368:	f7ff fd5a 	bl	8007e20 <STATE_Pendulum_Stablisation_Postprocessing>
		}
		if( prev_state==STATE_SWING_UP &&  state == STATE_MAIN){ //transitioning to Main from switng-up
 800836c:	4b29      	ldr	r3, [pc, #164]	; (8008414 <ProcessGAMOutput+0xdc>)
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b02      	cmp	r3, #2
 8008372:	d105      	bne.n	8008380 <ProcessGAMOutput+0x48>
 8008374:	4b26      	ldr	r3, [pc, #152]	; (8008410 <ProcessGAMOutput+0xd8>)
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	2b03      	cmp	r3, #3
 800837a:	d101      	bne.n	8008380 <ProcessGAMOutput+0x48>
			STATE_Swinp_Up_Postprocessing();
 800837c:	f7ff ff4c 	bl	8008218 <STATE_Swinp_Up_Postprocessing>
		}

		if( state == STATE_PENDULUM_STABLIZATION){//do nothing just delay and wait
 8008380:	4b23      	ldr	r3, [pc, #140]	; (8008410 <ProcessGAMOutput+0xd8>)
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	2b01      	cmp	r3, #1
 8008386:	d104      	bne.n	8008392 <ProcessGAMOutput+0x5a>
			HAL_Delay(INITIAL_PENDULUM_MOTION_TEST_DELAY);
 8008388:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800838c:	f7fb fecc 	bl	8004128 <HAL_Delay>
 8008390:	e034      	b.n	80083fc <ProcessGAMOutput+0xc4>
		}else if( state == STATE_SWING_UP){//swing up state
 8008392:	4b1f      	ldr	r3, [pc, #124]	; (8008410 <ProcessGAMOutput+0xd8>)
 8008394:	781b      	ldrb	r3, [r3, #0]
 8008396:	2b02      	cmp	r3, #2
 8008398:	d119      	bne.n	80083ce <ProcessGAMOutput+0x96>

			swing_up_direction = rx_frame->gpioState;
 800839a:	4b1f      	ldr	r3, [pc, #124]	; (8008418 <ProcessGAMOutput+0xe0>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	7a1a      	ldrb	r2, [r3, #8]
 80083a0:	4b1e      	ldr	r3, [pc, #120]	; (800841c <ProcessGAMOutput+0xe4>)
 80083a2:	701a      	strb	r2, [r3, #0]
			stage_amp = rx_frame->control_target_steps;
 80083a4:	4b1c      	ldr	r3, [pc, #112]	; (8008418 <ProcessGAMOutput+0xe0>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a1d      	ldr	r2, [pc, #116]	; (8008420 <ProcessGAMOutput+0xe8>)
 80083ac:	6013      	str	r3, [r2, #0]
			if( stage_amp > 0){
 80083ae:	4b1c      	ldr	r3, [pc, #112]	; (8008420 <ProcessGAMOutput+0xe8>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	dd22      	ble.n	80083fc <ProcessGAMOutput+0xc4>
				BSP_MotorControl_Move(0, swing_up_direction, stage_amp);
 80083b6:	4b19      	ldr	r3, [pc, #100]	; (800841c <ProcessGAMOutput+0xe4>)
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	4a19      	ldr	r2, [pc, #100]	; (8008420 <ProcessGAMOutput+0xe8>)
 80083bc:	6812      	ldr	r2, [r2, #0]
 80083be:	4619      	mov	r1, r3
 80083c0:	2000      	movs	r0, #0
 80083c2:	f7fb fc03 	bl	8003bcc <BSP_MotorControl_Move>
				BSP_MotorControl_WaitWhileActive(0);
 80083c6:	2000      	movs	r0, #0
 80083c8:	f7fb fd2a 	bl	8003e20 <BSP_MotorControl_WaitWhileActive>
 80083cc:	e016      	b.n	80083fc <ProcessGAMOutput+0xc4>
			}
		}else{
			if( rx_frame->gpioState != UNKNOW_DIR )
 80083ce:	4b12      	ldr	r3, [pc, #72]	; (8008418 <ProcessGAMOutput+0xe0>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	7a1b      	ldrb	r3, [r3, #8]
 80083d4:	2bff      	cmp	r3, #255	; 0xff
 80083d6:	d006      	beq.n	80083e6 <ProcessGAMOutput+0xae>
				L6474_Board_SetDirectionGpio(0, rx_frame->gpioState);
 80083d8:	4b0f      	ldr	r3, [pc, #60]	; (8008418 <ProcessGAMOutput+0xe0>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	7a1b      	ldrb	r3, [r3, #8]
 80083de:	4619      	mov	r1, r3
 80083e0:	2000      	movs	r0, #0
 80083e2:	f7fb fa1b 	bl	800381c <L6474_Board_SetDirectionGpio>

			if( rx_frame->Pwm1Period != 0 )
 80083e6:	4b0c      	ldr	r3, [pc, #48]	; (8008418 <ProcessGAMOutput+0xe0>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d005      	beq.n	80083fc <ProcessGAMOutput+0xc4>
				L6474_Board_Pwm1SetPeriod(rx_frame->Pwm1Period);
 80083f0:	4b09      	ldr	r3, [pc, #36]	; (8008418 <ProcessGAMOutput+0xe0>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7fb f8d8 	bl	80035ac <L6474_Board_Pwm1SetPeriod>
			//else
			//	BSP_MotorControl_GoTo(0,rx_frame->control_target_steps );
		}

		if( rx_frame->break_Control_Loop == 1){
 80083fc:	4b06      	ldr	r3, [pc, #24]	; (8008418 <ProcessGAMOutput+0xe0>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	7a5b      	ldrb	r3, [r3, #9]
 8008402:	2b01      	cmp	r3, #1
 8008404:	d101      	bne.n	800840a <ProcessGAMOutput+0xd2>
			return 0;
 8008406:	2300      	movs	r3, #0
 8008408:	e000      	b.n	800840c <ProcessGAMOutput+0xd4>
		}



	}
	return 1;
 800840a:	2301      	movs	r3, #1
}
 800840c:	4618      	mov	r0, r3
 800840e:	bd80      	pop	{r7, pc}
 8008410:	20000c81 	.word	0x20000c81
 8008414:	20000c80 	.word	0x20000c80
 8008418:	20000c54 	.word	0x20000c54
 800841c:	2000493c 	.word	0x2000493c
 8008420:	2000494c 	.word	0x2000494c

08008424 <HAL_SPI_MspInit>:
  *           - Peripheral's GPIO Configuration  
  * @param[in] hspi SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b08c      	sub	sp, #48	; 0x30
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  if(hspi->Instance == SPIx)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a31      	ldr	r2, [pc, #196]	; (80084f8 <HAL_SPI_MspInit+0xd4>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d15b      	bne.n	80084ee <HAL_SPI_MspInit+0xca>
  {  
    /*##-1- Enable peripherals and GPIO Clocks #################################*/
    /* Enable GPIO TX/RX clock */
    SPIx_SCK_GPIO_CLK_ENABLE();
 8008436:	2300      	movs	r3, #0
 8008438:	61bb      	str	r3, [r7, #24]
 800843a:	4b30      	ldr	r3, [pc, #192]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 800843c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843e:	4a2f      	ldr	r2, [pc, #188]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008440:	f043 0301 	orr.w	r3, r3, #1
 8008444:	6313      	str	r3, [r2, #48]	; 0x30
 8008446:	4b2d      	ldr	r3, [pc, #180]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	61bb      	str	r3, [r7, #24]
 8008450:	69bb      	ldr	r3, [r7, #24]
    SPIx_MISO_GPIO_CLK_ENABLE();
 8008452:	2300      	movs	r3, #0
 8008454:	617b      	str	r3, [r7, #20]
 8008456:	4b29      	ldr	r3, [pc, #164]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800845a:	4a28      	ldr	r2, [pc, #160]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 800845c:	f043 0301 	orr.w	r3, r3, #1
 8008460:	6313      	str	r3, [r2, #48]	; 0x30
 8008462:	4b26      	ldr	r3, [pc, #152]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008466:	f003 0301 	and.w	r3, r3, #1
 800846a:	617b      	str	r3, [r7, #20]
 800846c:	697b      	ldr	r3, [r7, #20]
    SPIx_MOSI_GPIO_CLK_ENABLE();
 800846e:	2300      	movs	r3, #0
 8008470:	613b      	str	r3, [r7, #16]
 8008472:	4b22      	ldr	r3, [pc, #136]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008476:	4a21      	ldr	r2, [pc, #132]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008478:	f043 0301 	orr.w	r3, r3, #1
 800847c:	6313      	str	r3, [r2, #48]	; 0x30
 800847e:	4b1f      	ldr	r3, [pc, #124]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008482:	f003 0301 	and.w	r3, r3, #1
 8008486:	613b      	str	r3, [r7, #16]
 8008488:	693b      	ldr	r3, [r7, #16]
    /* Enable SPI clock */
    SPIx_CLK_ENABLE(); 
 800848a:	2300      	movs	r3, #0
 800848c:	60fb      	str	r3, [r7, #12]
 800848e:	4b1b      	ldr	r3, [pc, #108]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008492:	4a1a      	ldr	r2, [pc, #104]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 8008494:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008498:	6453      	str	r3, [r2, #68]	; 0x44
 800849a:	4b18      	ldr	r3, [pc, #96]	; (80084fc <HAL_SPI_MspInit+0xd8>)
 800849c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800849e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084a2:	60fb      	str	r3, [r7, #12]
 80084a4:	68fb      	ldr	r3, [r7, #12]
    
    /*##-2- Configure peripheral GPIO ##########################################*/  
    /* SPI SCK GPIO pin configuration  */
    GPIO_InitStruct.Pin       = SPIx_SCK_PIN;
 80084a6:	2320      	movs	r3, #32
 80084a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80084aa:	2302      	movs	r3, #2
 80084ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80084ae:	2300      	movs	r3, #0
 80084b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_MEDIUM;
 80084b2:	2301      	movs	r3, #1
 80084b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = SPIx_SCK_AF;
 80084b6:	2305      	movs	r3, #5
 80084b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 80084ba:	f107 031c 	add.w	r3, r7, #28
 80084be:	4619      	mov	r1, r3
 80084c0:	480f      	ldr	r0, [pc, #60]	; (8008500 <HAL_SPI_MspInit+0xdc>)
 80084c2:	f7fc fadb 	bl	8004a7c <HAL_GPIO_Init>
      
    /* SPI MISO GPIO pin configuration  */
    GPIO_InitStruct.Pin = SPIx_MISO_PIN;
 80084c6:	2340      	movs	r3, #64	; 0x40
 80084c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = SPIx_MISO_AF;
 80084ca:	2305      	movs	r3, #5
 80084cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 80084ce:	f107 031c 	add.w	r3, r7, #28
 80084d2:	4619      	mov	r1, r3
 80084d4:	480a      	ldr	r0, [pc, #40]	; (8008500 <HAL_SPI_MspInit+0xdc>)
 80084d6:	f7fc fad1 	bl	8004a7c <HAL_GPIO_Init>
    
    /* SPI MOSI GPIO pin configuration  */
    GPIO_InitStruct.Pin = SPIx_MOSI_PIN;
 80084da:	2380      	movs	r3, #128	; 0x80
 80084dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = SPIx_MOSI_AF;
 80084de:	2305      	movs	r3, #5
 80084e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      
    HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);   
 80084e2:	f107 031c 	add.w	r3, r7, #28
 80084e6:	4619      	mov	r1, r3
 80084e8:	4805      	ldr	r0, [pc, #20]	; (8008500 <HAL_SPI_MspInit+0xdc>)
 80084ea:	f7fc fac7 	bl	8004a7c <HAL_GPIO_Init>
  }
}
 80084ee:	bf00      	nop
 80084f0:	3730      	adds	r7, #48	; 0x30
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	40013000 	.word	0x40013000
 80084fc:	40023800 	.word	0x40023800
 8008500:	40020000 	.word	0x40020000

08008504 <HAL_TIM_PWM_MspInit>:
  * @brief PWM MSP Initialization 
  * @param[in] htim_pwm PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b088      	sub	sp, #32
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
	if(htim_pwm->Instance==BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008514:	d123      	bne.n	800855e <HAL_TIM_PWM_MspInit+0x5a>
	  {
			GPIO_InitTypeDef GPIO_InitStruct;
			/* Peripheral clock enable */
			__BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1_CLCK_ENABLE();
 8008516:	2300      	movs	r3, #0
 8008518:	60bb      	str	r3, [r7, #8]
 800851a:	4b13      	ldr	r3, [pc, #76]	; (8008568 <HAL_TIM_PWM_MspInit+0x64>)
 800851c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800851e:	4a12      	ldr	r2, [pc, #72]	; (8008568 <HAL_TIM_PWM_MspInit+0x64>)
 8008520:	f043 0301 	orr.w	r3, r3, #1
 8008524:	6413      	str	r3, [r2, #64]	; 0x40
 8008526:	4b10      	ldr	r3, [pc, #64]	; (8008568 <HAL_TIM_PWM_MspInit+0x64>)
 8008528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852a:	f003 0301 	and.w	r3, r3, #1
 800852e:	60bb      	str	r3, [r7, #8]
 8008530:	68bb      	ldr	r3, [r7, #8]

			/* GPIO configuration */
			GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_PWM_1_PIN;
 8008532:	2380      	movs	r3, #128	; 0x80
 8008534:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;//GPIO_MODE_AF_PP;
 8008536:	2301      	movs	r3, #1
 8008538:	613b      	str	r3, [r7, #16]
			GPIO_InitStruct.Pull = GPIO_NOPULL;
 800853a:	2300      	movs	r3, #0
 800853c:	617b      	str	r3, [r7, #20]
			GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800853e:	2300      	movs	r3, #0
 8008540:	61bb      	str	r3, [r7, #24]
			//GPIO_InitStruct.Alternate = BSP_MOTOR_CONTROL_BOARD_AFx_TIMx_PWM1;
			HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_PWM_1_PORT, &GPIO_InitStruct);
 8008542:	f107 030c 	add.w	r3, r7, #12
 8008546:	4619      	mov	r1, r3
 8008548:	4808      	ldr	r0, [pc, #32]	; (800856c <HAL_TIM_PWM_MspInit+0x68>)
 800854a:	f7fc fa97 	bl	8004a7c <HAL_GPIO_Init>

			/* Set Interrupt Group Priority of Timer Interrupt*/
			HAL_NVIC_SetPriority(BSP_MOTOR_CONTROL_BOARD_PWM1_IRQn, 4, 0);
 800854e:	2200      	movs	r2, #0
 8008550:	2104      	movs	r1, #4
 8008552:	201c      	movs	r0, #28
 8008554:	f7fb fee3 	bl	800431e <HAL_NVIC_SetPriority>

			/* Enable the timer global Interrupt */
			HAL_NVIC_EnableIRQ(BSP_MOTOR_CONTROL_BOARD_PWM1_IRQn);
 8008558:	201c      	movs	r0, #28
 800855a:	f7fb fefc 	bl	8004356 <HAL_NVIC_EnableIRQ>
	  }
}
 800855e:	bf00      	nop
 8008560:	3720      	adds	r7, #32
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	40023800 	.word	0x40023800
 800856c:	40020800 	.word	0x40020800

08008570 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief PWM Callback
  * @param[in] htim PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  if ((htim->Instance == BSP_MOTOR_CONTROL_BOARD_TIMER_PWM1)&& (htim->Channel == BSP_MOTOR_CONTROL_BOARD_HAL_ACT_CHAN_TIMER_PWM1))
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008580:	d11c      	bne.n	80085bc <HAL_TIM_PWM_PulseFinishedCallback+0x4c>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	7e1b      	ldrb	r3, [r3, #24]
 8008586:	2b02      	cmp	r3, #2
 8008588:	d118      	bne.n	80085bc <HAL_TIM_PWM_PulseFinishedCallback+0x4c>
  {
	int delay_pulse = Delay_Pulse();
 800858a:	f7fe fec1 	bl	8007310 <Delay_Pulse>
 800858e:	60f8      	str	r0, [r7, #12]
	if (delay_pulse == 0){
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d107      	bne.n	80085a6 <HAL_TIM_PWM_PulseFinishedCallback+0x36>
		HAL_GPIO_TogglePin(BSP_MOTOR_CONTROL_BOARD_PWM_1_PORT, BSP_MOTOR_CONTROL_BOARD_PWM_1_PIN);
 8008596:	2180      	movs	r1, #128	; 0x80
 8008598:	480a      	ldr	r0, [pc, #40]	; (80085c4 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 800859a:	f7fc fc0c 	bl	8004db6 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(BSP_MOTOR_CONTROL_BOARD_PWM_1_PORT, BSP_MOTOR_CONTROL_BOARD_PWM_1_PIN);
 800859e:	2180      	movs	r1, #128	; 0x80
 80085a0:	4808      	ldr	r0, [pc, #32]	; (80085c4 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 80085a2:	f7fc fc08 	bl	8004db6 <HAL_GPIO_TogglePin>
	}
    if (BSP_MotorControl_GetDeviceState(0) != INACTIVE)
 80085a6:	2000      	movs	r0, #0
 80085a8:	f7fb faa6 	bl	8003af8 <BSP_MotorControl_GetDeviceState>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b08      	cmp	r3, #8
 80085b0:	d002      	beq.n	80085b8 <HAL_TIM_PWM_PulseFinishedCallback+0x48>
    {
    	BSP_MotorControl_StepClockHandler(0);
 80085b2:	2000      	movs	r0, #0
 80085b4:	f7fb fc14 	bl	8003de0 <BSP_MotorControl_StepClockHandler>
    }
    Main_StepClockHandler();
 80085b8:	f7fe febc 	bl	8007334 <Main_StepClockHandler>
  }
}
 80085bc:	bf00      	nop
 80085be:	3710      	adds	r7, #16
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	40020800 	.word	0x40020800

080085c8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b088      	sub	sp, #32
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_encoder->Instance==TIM3)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a12      	ldr	r2, [pc, #72]	; (8008620 <HAL_TIM_Encoder_MspInit+0x58>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d11d      	bne.n	8008616 <HAL_TIM_Encoder_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80085da:	2300      	movs	r3, #0
 80085dc:	60bb      	str	r3, [r7, #8]
 80085de:	4b11      	ldr	r3, [pc, #68]	; (8008624 <HAL_TIM_Encoder_MspInit+0x5c>)
 80085e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e2:	4a10      	ldr	r2, [pc, #64]	; (8008624 <HAL_TIM_Encoder_MspInit+0x5c>)
 80085e4:	f043 0302 	orr.w	r3, r3, #2
 80085e8:	6413      	str	r3, [r2, #64]	; 0x40
 80085ea:	4b0e      	ldr	r3, [pc, #56]	; (8008624 <HAL_TIM_Encoder_MspInit+0x5c>)
 80085ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	60bb      	str	r3, [r7, #8]
 80085f4:	68bb      	ldr	r3, [r7, #8]

    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80085f6:	2330      	movs	r3, #48	; 0x30
 80085f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085fa:	2302      	movs	r3, #2
 80085fc:	613b      	str	r3, [r7, #16]
    // GPIO_InitStruct.Pull = GPIO_NOPULL;
       /*
        * Pull Up Set for Encoder with Open Collector Output
        */
       GPIO_InitStruct.Pull = GPIO_PULLUP;
 80085fe:	2301      	movs	r3, #1
 8008600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008602:	2303      	movs	r3, #3
 8008604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008606:	2302      	movs	r3, #2
 8008608:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800860a:	f107 030c 	add.w	r3, r7, #12
 800860e:	4619      	mov	r1, r3
 8008610:	4805      	ldr	r0, [pc, #20]	; (8008628 <HAL_TIM_Encoder_MspInit+0x60>)
 8008612:	f7fc fa33 	bl	8004a7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8008616:	bf00      	nop
 8008618:	3720      	adds	r7, #32
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	40000400 	.word	0x40000400
 8008624:	40023800 	.word	0x40023800
 8008628:	40020400 	.word	0x40020400

0800862c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b088      	sub	sp, #32
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a16      	ldr	r2, [pc, #88]	; (8008694 <HAL_UART_MspInit+0x68>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d125      	bne.n	800868a <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800863e:	2300      	movs	r3, #0
 8008640:	60bb      	str	r3, [r7, #8]
 8008642:	4b15      	ldr	r3, [pc, #84]	; (8008698 <HAL_UART_MspInit+0x6c>)
 8008644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008646:	4a14      	ldr	r2, [pc, #80]	; (8008698 <HAL_UART_MspInit+0x6c>)
 8008648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800864c:	6413      	str	r3, [r2, #64]	; 0x40
 800864e:	4b12      	ldr	r3, [pc, #72]	; (8008698 <HAL_UART_MspInit+0x6c>)
 8008650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008656:	60bb      	str	r3, [r7, #8]
 8008658:	68bb      	ldr	r3, [r7, #8]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800865a:	230c      	movs	r3, #12
 800865c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800865e:	2302      	movs	r3, #2
 8008660:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008662:	2300      	movs	r3, #0
 8008664:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008666:	2302      	movs	r3, #2
 8008668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800866a:	2307      	movs	r3, #7
 800866c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800866e:	f107 030c 	add.w	r3, r7, #12
 8008672:	4619      	mov	r1, r3
 8008674:	4809      	ldr	r0, [pc, #36]	; (800869c <HAL_UART_MspInit+0x70>)
 8008676:	f7fc fa01 	bl	8004a7c <HAL_GPIO_Init>

    /* Configure the NVIC for UART */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 800867a:	2201      	movs	r2, #1
 800867c:	2100      	movs	r1, #0
 800867e:	2026      	movs	r0, #38	; 0x26
 8008680:	f7fb fe4d 	bl	800431e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008684:	2026      	movs	r0, #38	; 0x26
 8008686:	f7fb fe66 	bl	8004356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800868a:	bf00      	nop
 800868c:	3720      	adds	r7, #32
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
 8008692:	bf00      	nop
 8008694:	40004400 	.word	0x40004400
 8008698:	40023800 	.word	0x40023800
 800869c:	40020000 	.word	0x40020000

080086a0 <HAL_GPIO_EXTI_Callback>:
  * @brief External Line Callback 
  * @param[in] GPIO_Pin pin number
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b082      	sub	sp, #8
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	4603      	mov	r3, r0
 80086a8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == BSP_MOTOR_CONTROL_BOARD_FLAG_PIN)
 80086aa:	88fb      	ldrh	r3, [r7, #6]
 80086ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086b0:	d101      	bne.n	80086b6 <HAL_GPIO_EXTI_Callback+0x16>
  {
    BSP_MotorControl_FlagInterruptHandler();
 80086b2:	f7fb fa07 	bl	8003ac4 <BSP_MotorControl_FlagInterruptHandler>
  }
 }
 80086b6:	bf00      	nop
 80086b8:	3708      	adds	r7, #8
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80086be:	b480      	push	{r7}
 80086c0:	af00      	add	r7, sp, #0
}
 80086c2:	bf00      	nop
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80086cc:	b480      	push	{r7}
 80086ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80086d0:	e7fe      	b.n	80086d0 <HardFault_Handler+0x4>

080086d2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80086d2:	b480      	push	{r7}
 80086d4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80086d6:	e7fe      	b.n	80086d6 <MemManage_Handler+0x4>

080086d8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80086dc:	e7fe      	b.n	80086dc <BusFault_Handler+0x4>

080086de <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80086de:	b480      	push	{r7}
 80086e0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80086e2:	e7fe      	b.n	80086e2 <UsageFault_Handler+0x4>

080086e4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80086e4:	b480      	push	{r7}
 80086e6:	af00      	add	r7, sp, #0
}
 80086e8:	bf00      	nop
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr

080086f2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80086f2:	b480      	push	{r7}
 80086f4:	af00      	add	r7, sp, #0
}
 80086f6:	bf00      	nop
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8008700:	b480      	push	{r7}
 8008702:	af00      	add	r7, sp, #0
}
 8008704:	bf00      	nop
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr

0800870e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8008712:	f7fb fce9 	bl	80040e8 <HAL_IncTick>
}
 8008716:	bf00      	nop
 8008718:	bd80      	pop	{r7, pc}

0800871a <EXTI15_10_IRQHandler>:
  * @brief  This function handles interrupt for External lines 10 to 15
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 800871a:	b580      	push	{r7, lr}
 800871c:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800871e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8008722:	f7fc fb5b 	bl	8004ddc <HAL_GPIO_EXTI_IRQHandler>
}
 8008726:	bf00      	nop
 8008728:	bd80      	pop	{r7, pc}
	...

0800872c <TIM2_IRQHandler>:
  * @brief  This function handles TIM2 interrupt request.
  * @param  None
  * @retval None
  */
void TIM2_IRQHandler(void)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&hTimPwm1);
 8008730:	4802      	ldr	r0, [pc, #8]	; (800873c <TIM2_IRQHandler+0x10>)
 8008732:	f7fd fc3d 	bl	8005fb0 <HAL_TIM_IRQHandler>
}
 8008736:	bf00      	nop
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	20000964 	.word	0x20000964

08008740 <TIM3_IRQHandler>:
  * @brief  This function handles TIM3 interrupt request.
  * @param  None
  * @retval None
  */
void TIM3_IRQHandler(void)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&hTimPwm2);
 8008744:	4802      	ldr	r0, [pc, #8]	; (8008750 <TIM3_IRQHandler+0x10>)
 8008746:	f7fd fc33 	bl	8005fb0 <HAL_TIM_IRQHandler>
}
 800874a:	bf00      	nop
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	200009a0 	.word	0x200009a0

08008754 <TIM4_IRQHandler>:
  * @brief  This function handles TIM4 interrupt request.
  * @param  None
  * @retval None
  */
void TIM4_IRQHandler(void)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&hTimPwm3);
 8008758:	4802      	ldr	r0, [pc, #8]	; (8008764 <TIM4_IRQHandler+0x10>)
 800875a:	f7fd fc29 	bl	8005fb0 <HAL_TIM_IRQHandler>
}
 800875e:	bf00      	nop
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	200009dc 	.word	0x200009dc

08008768 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800876c:	4802      	ldr	r0, [pc, #8]	; (8008778 <DMA1_Stream5_IRQHandler+0x10>)
 800876e:	f7fb ff1b 	bl	80045a8 <HAL_DMA_IRQHandler>
}
 8008772:	bf00      	nop
 8008774:	bd80      	pop	{r7, pc}
 8008776:	bf00      	nop
 8008778:	20000ab8 	.word	0x20000ab8

0800877c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800877c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80087b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008780:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008782:	e003      	b.n	800878c <LoopCopyDataInit>

08008784 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008784:	4b0c      	ldr	r3, [pc, #48]	; (80087b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008786:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008788:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800878a:	3104      	adds	r1, #4

0800878c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800878c:	480b      	ldr	r0, [pc, #44]	; (80087bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800878e:	4b0c      	ldr	r3, [pc, #48]	; (80087c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008790:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008792:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008794:	d3f6      	bcc.n	8008784 <CopyDataInit>
  ldr  r2, =_sbss
 8008796:	4a0b      	ldr	r2, [pc, #44]	; (80087c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008798:	e002      	b.n	80087a0 <LoopFillZerobss>

0800879a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800879a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800879c:	f842 3b04 	str.w	r3, [r2], #4

080087a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80087a0:	4b09      	ldr	r3, [pc, #36]	; (80087c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80087a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80087a4:	d3f9      	bcc.n	800879a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80087a6:	f7fb fc0f 	bl	8003fc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80087aa:	f000 f991 	bl	8008ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80087ae:	f7ff f8d7 	bl	8007960 <main>
  bx  lr    
 80087b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80087b4:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80087b8:	0800dd48 	.word	0x0800dd48
  ldr  r0, =_sdata
 80087bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80087c0:	20000850 	.word	0x20000850
  ldr  r2, =_sbss
 80087c4:	20000850 	.word	0x20000850
  ldr  r3, = _ebss
 80087c8:	200083bc 	.word	0x200083bc

080087cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80087cc:	e7fe      	b.n	80087cc <ADC_IRQHandler>
	...

080087d0 <std>:
 80087d0:	2300      	movs	r3, #0
 80087d2:	b510      	push	{r4, lr}
 80087d4:	4604      	mov	r4, r0
 80087d6:	e9c0 3300 	strd	r3, r3, [r0]
 80087da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087de:	6083      	str	r3, [r0, #8]
 80087e0:	8181      	strh	r1, [r0, #12]
 80087e2:	6643      	str	r3, [r0, #100]	; 0x64
 80087e4:	81c2      	strh	r2, [r0, #14]
 80087e6:	6183      	str	r3, [r0, #24]
 80087e8:	4619      	mov	r1, r3
 80087ea:	2208      	movs	r2, #8
 80087ec:	305c      	adds	r0, #92	; 0x5c
 80087ee:	f000 f914 	bl	8008a1a <memset>
 80087f2:	4b0d      	ldr	r3, [pc, #52]	; (8008828 <std+0x58>)
 80087f4:	6223      	str	r3, [r4, #32]
 80087f6:	4b0d      	ldr	r3, [pc, #52]	; (800882c <std+0x5c>)
 80087f8:	6263      	str	r3, [r4, #36]	; 0x24
 80087fa:	4b0d      	ldr	r3, [pc, #52]	; (8008830 <std+0x60>)
 80087fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80087fe:	4b0d      	ldr	r3, [pc, #52]	; (8008834 <std+0x64>)
 8008800:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008802:	4b0d      	ldr	r3, [pc, #52]	; (8008838 <std+0x68>)
 8008804:	61e4      	str	r4, [r4, #28]
 8008806:	429c      	cmp	r4, r3
 8008808:	d006      	beq.n	8008818 <std+0x48>
 800880a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800880e:	4294      	cmp	r4, r2
 8008810:	d002      	beq.n	8008818 <std+0x48>
 8008812:	33d0      	adds	r3, #208	; 0xd0
 8008814:	429c      	cmp	r4, r3
 8008816:	d105      	bne.n	8008824 <std+0x54>
 8008818:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800881c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008820:	f000 b97a 	b.w	8008b18 <__retarget_lock_init_recursive>
 8008824:	bd10      	pop	{r4, pc}
 8008826:	bf00      	nop
 8008828:	08008995 	.word	0x08008995
 800882c:	080089b7 	.word	0x080089b7
 8008830:	080089ef 	.word	0x080089ef
 8008834:	08008a13 	.word	0x08008a13
 8008838:	200080ac 	.word	0x200080ac

0800883c <stdio_exit_handler>:
 800883c:	4a02      	ldr	r2, [pc, #8]	; (8008848 <stdio_exit_handler+0xc>)
 800883e:	4903      	ldr	r1, [pc, #12]	; (800884c <stdio_exit_handler+0x10>)
 8008840:	4803      	ldr	r0, [pc, #12]	; (8008850 <stdio_exit_handler+0x14>)
 8008842:	f000 b869 	b.w	8008918 <_fwalk_sglue>
 8008846:	bf00      	nop
 8008848:	2000019c 	.word	0x2000019c
 800884c:	0800ac8d 	.word	0x0800ac8d
 8008850:	20000318 	.word	0x20000318

08008854 <cleanup_stdio>:
 8008854:	6841      	ldr	r1, [r0, #4]
 8008856:	4b0c      	ldr	r3, [pc, #48]	; (8008888 <cleanup_stdio+0x34>)
 8008858:	4299      	cmp	r1, r3
 800885a:	b510      	push	{r4, lr}
 800885c:	4604      	mov	r4, r0
 800885e:	d001      	beq.n	8008864 <cleanup_stdio+0x10>
 8008860:	f002 fa14 	bl	800ac8c <_fclose_r>
 8008864:	68a1      	ldr	r1, [r4, #8]
 8008866:	4b09      	ldr	r3, [pc, #36]	; (800888c <cleanup_stdio+0x38>)
 8008868:	4299      	cmp	r1, r3
 800886a:	d002      	beq.n	8008872 <cleanup_stdio+0x1e>
 800886c:	4620      	mov	r0, r4
 800886e:	f002 fa0d 	bl	800ac8c <_fclose_r>
 8008872:	68e1      	ldr	r1, [r4, #12]
 8008874:	4b06      	ldr	r3, [pc, #24]	; (8008890 <cleanup_stdio+0x3c>)
 8008876:	4299      	cmp	r1, r3
 8008878:	d004      	beq.n	8008884 <cleanup_stdio+0x30>
 800887a:	4620      	mov	r0, r4
 800887c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008880:	f002 ba04 	b.w	800ac8c <_fclose_r>
 8008884:	bd10      	pop	{r4, pc}
 8008886:	bf00      	nop
 8008888:	200080ac 	.word	0x200080ac
 800888c:	20008114 	.word	0x20008114
 8008890:	2000817c 	.word	0x2000817c

08008894 <global_stdio_init.part.0>:
 8008894:	b510      	push	{r4, lr}
 8008896:	4b0b      	ldr	r3, [pc, #44]	; (80088c4 <global_stdio_init.part.0+0x30>)
 8008898:	4c0b      	ldr	r4, [pc, #44]	; (80088c8 <global_stdio_init.part.0+0x34>)
 800889a:	4a0c      	ldr	r2, [pc, #48]	; (80088cc <global_stdio_init.part.0+0x38>)
 800889c:	601a      	str	r2, [r3, #0]
 800889e:	4620      	mov	r0, r4
 80088a0:	2200      	movs	r2, #0
 80088a2:	2104      	movs	r1, #4
 80088a4:	f7ff ff94 	bl	80087d0 <std>
 80088a8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80088ac:	2201      	movs	r2, #1
 80088ae:	2109      	movs	r1, #9
 80088b0:	f7ff ff8e 	bl	80087d0 <std>
 80088b4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80088b8:	2202      	movs	r2, #2
 80088ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088be:	2112      	movs	r1, #18
 80088c0:	f7ff bf86 	b.w	80087d0 <std>
 80088c4:	200081e4 	.word	0x200081e4
 80088c8:	200080ac 	.word	0x200080ac
 80088cc:	0800883d 	.word	0x0800883d

080088d0 <__sfp_lock_acquire>:
 80088d0:	4801      	ldr	r0, [pc, #4]	; (80088d8 <__sfp_lock_acquire+0x8>)
 80088d2:	f000 b923 	b.w	8008b1c <__retarget_lock_acquire_recursive>
 80088d6:	bf00      	nop
 80088d8:	200081ee 	.word	0x200081ee

080088dc <__sfp_lock_release>:
 80088dc:	4801      	ldr	r0, [pc, #4]	; (80088e4 <__sfp_lock_release+0x8>)
 80088de:	f000 b91e 	b.w	8008b1e <__retarget_lock_release_recursive>
 80088e2:	bf00      	nop
 80088e4:	200081ee 	.word	0x200081ee

080088e8 <__sinit>:
 80088e8:	b510      	push	{r4, lr}
 80088ea:	4604      	mov	r4, r0
 80088ec:	f7ff fff0 	bl	80088d0 <__sfp_lock_acquire>
 80088f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088f2:	b11b      	cbz	r3, 80088fc <__sinit+0x14>
 80088f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088f8:	f7ff bff0 	b.w	80088dc <__sfp_lock_release>
 80088fc:	4b04      	ldr	r3, [pc, #16]	; (8008910 <__sinit+0x28>)
 80088fe:	6363      	str	r3, [r4, #52]	; 0x34
 8008900:	4b04      	ldr	r3, [pc, #16]	; (8008914 <__sinit+0x2c>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1f5      	bne.n	80088f4 <__sinit+0xc>
 8008908:	f7ff ffc4 	bl	8008894 <global_stdio_init.part.0>
 800890c:	e7f2      	b.n	80088f4 <__sinit+0xc>
 800890e:	bf00      	nop
 8008910:	08008855 	.word	0x08008855
 8008914:	200081e4 	.word	0x200081e4

08008918 <_fwalk_sglue>:
 8008918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800891c:	4607      	mov	r7, r0
 800891e:	4688      	mov	r8, r1
 8008920:	4614      	mov	r4, r2
 8008922:	2600      	movs	r6, #0
 8008924:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008928:	f1b9 0901 	subs.w	r9, r9, #1
 800892c:	d505      	bpl.n	800893a <_fwalk_sglue+0x22>
 800892e:	6824      	ldr	r4, [r4, #0]
 8008930:	2c00      	cmp	r4, #0
 8008932:	d1f7      	bne.n	8008924 <_fwalk_sglue+0xc>
 8008934:	4630      	mov	r0, r6
 8008936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800893a:	89ab      	ldrh	r3, [r5, #12]
 800893c:	2b01      	cmp	r3, #1
 800893e:	d907      	bls.n	8008950 <_fwalk_sglue+0x38>
 8008940:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008944:	3301      	adds	r3, #1
 8008946:	d003      	beq.n	8008950 <_fwalk_sglue+0x38>
 8008948:	4629      	mov	r1, r5
 800894a:	4638      	mov	r0, r7
 800894c:	47c0      	blx	r8
 800894e:	4306      	orrs	r6, r0
 8008950:	3568      	adds	r5, #104	; 0x68
 8008952:	e7e9      	b.n	8008928 <_fwalk_sglue+0x10>

08008954 <sprintf>:
 8008954:	b40e      	push	{r1, r2, r3}
 8008956:	b500      	push	{lr}
 8008958:	b09c      	sub	sp, #112	; 0x70
 800895a:	ab1d      	add	r3, sp, #116	; 0x74
 800895c:	9002      	str	r0, [sp, #8]
 800895e:	9006      	str	r0, [sp, #24]
 8008960:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008964:	4809      	ldr	r0, [pc, #36]	; (800898c <sprintf+0x38>)
 8008966:	9107      	str	r1, [sp, #28]
 8008968:	9104      	str	r1, [sp, #16]
 800896a:	4909      	ldr	r1, [pc, #36]	; (8008990 <sprintf+0x3c>)
 800896c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008970:	9105      	str	r1, [sp, #20]
 8008972:	6800      	ldr	r0, [r0, #0]
 8008974:	9301      	str	r3, [sp, #4]
 8008976:	a902      	add	r1, sp, #8
 8008978:	f000 ff9a 	bl	80098b0 <_svfprintf_r>
 800897c:	9b02      	ldr	r3, [sp, #8]
 800897e:	2200      	movs	r2, #0
 8008980:	701a      	strb	r2, [r3, #0]
 8008982:	b01c      	add	sp, #112	; 0x70
 8008984:	f85d eb04 	ldr.w	lr, [sp], #4
 8008988:	b003      	add	sp, #12
 800898a:	4770      	bx	lr
 800898c:	20000438 	.word	0x20000438
 8008990:	ffff0208 	.word	0xffff0208

08008994 <__sread>:
 8008994:	b510      	push	{r4, lr}
 8008996:	460c      	mov	r4, r1
 8008998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800899c:	f000 f86e 	bl	8008a7c <_read_r>
 80089a0:	2800      	cmp	r0, #0
 80089a2:	bfab      	itete	ge
 80089a4:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 80089a6:	89a3      	ldrhlt	r3, [r4, #12]
 80089a8:	181b      	addge	r3, r3, r0
 80089aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089ae:	bfac      	ite	ge
 80089b0:	6523      	strge	r3, [r4, #80]	; 0x50
 80089b2:	81a3      	strhlt	r3, [r4, #12]
 80089b4:	bd10      	pop	{r4, pc}

080089b6 <__swrite>:
 80089b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089ba:	461f      	mov	r7, r3
 80089bc:	898b      	ldrh	r3, [r1, #12]
 80089be:	05db      	lsls	r3, r3, #23
 80089c0:	4605      	mov	r5, r0
 80089c2:	460c      	mov	r4, r1
 80089c4:	4616      	mov	r6, r2
 80089c6:	d505      	bpl.n	80089d4 <__swrite+0x1e>
 80089c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089cc:	2302      	movs	r3, #2
 80089ce:	2200      	movs	r2, #0
 80089d0:	f000 f842 	bl	8008a58 <_lseek_r>
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089de:	81a3      	strh	r3, [r4, #12]
 80089e0:	4632      	mov	r2, r6
 80089e2:	463b      	mov	r3, r7
 80089e4:	4628      	mov	r0, r5
 80089e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089ea:	f000 b859 	b.w	8008aa0 <_write_r>

080089ee <__sseek>:
 80089ee:	b510      	push	{r4, lr}
 80089f0:	460c      	mov	r4, r1
 80089f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089f6:	f000 f82f 	bl	8008a58 <_lseek_r>
 80089fa:	1c43      	adds	r3, r0, #1
 80089fc:	89a3      	ldrh	r3, [r4, #12]
 80089fe:	bf15      	itete	ne
 8008a00:	6520      	strne	r0, [r4, #80]	; 0x50
 8008a02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a0a:	81a3      	strheq	r3, [r4, #12]
 8008a0c:	bf18      	it	ne
 8008a0e:	81a3      	strhne	r3, [r4, #12]
 8008a10:	bd10      	pop	{r4, pc}

08008a12 <__sclose>:
 8008a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a16:	f000 b80f 	b.w	8008a38 <_close_r>

08008a1a <memset>:
 8008a1a:	4402      	add	r2, r0
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d100      	bne.n	8008a24 <memset+0xa>
 8008a22:	4770      	bx	lr
 8008a24:	f803 1b01 	strb.w	r1, [r3], #1
 8008a28:	e7f9      	b.n	8008a1e <memset+0x4>
	...

08008a2c <__locale_mb_cur_max>:
 8008a2c:	4b01      	ldr	r3, [pc, #4]	; (8008a34 <__locale_mb_cur_max+0x8>)
 8008a2e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8008a32:	4770      	bx	lr
 8008a34:	200001a8 	.word	0x200001a8

08008a38 <_close_r>:
 8008a38:	b538      	push	{r3, r4, r5, lr}
 8008a3a:	4d06      	ldr	r5, [pc, #24]	; (8008a54 <_close_r+0x1c>)
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	4604      	mov	r4, r0
 8008a40:	4608      	mov	r0, r1
 8008a42:	602b      	str	r3, [r5, #0]
 8008a44:	f004 fc32 	bl	800d2ac <_close>
 8008a48:	1c43      	adds	r3, r0, #1
 8008a4a:	d102      	bne.n	8008a52 <_close_r+0x1a>
 8008a4c:	682b      	ldr	r3, [r5, #0]
 8008a4e:	b103      	cbz	r3, 8008a52 <_close_r+0x1a>
 8008a50:	6023      	str	r3, [r4, #0]
 8008a52:	bd38      	pop	{r3, r4, r5, pc}
 8008a54:	200081e8 	.word	0x200081e8

08008a58 <_lseek_r>:
 8008a58:	b538      	push	{r3, r4, r5, lr}
 8008a5a:	4d07      	ldr	r5, [pc, #28]	; (8008a78 <_lseek_r+0x20>)
 8008a5c:	4604      	mov	r4, r0
 8008a5e:	4608      	mov	r0, r1
 8008a60:	4611      	mov	r1, r2
 8008a62:	2200      	movs	r2, #0
 8008a64:	602a      	str	r2, [r5, #0]
 8008a66:	461a      	mov	r2, r3
 8008a68:	f004 fc48 	bl	800d2fc <_lseek>
 8008a6c:	1c43      	adds	r3, r0, #1
 8008a6e:	d102      	bne.n	8008a76 <_lseek_r+0x1e>
 8008a70:	682b      	ldr	r3, [r5, #0]
 8008a72:	b103      	cbz	r3, 8008a76 <_lseek_r+0x1e>
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	bd38      	pop	{r3, r4, r5, pc}
 8008a78:	200081e8 	.word	0x200081e8

08008a7c <_read_r>:
 8008a7c:	b538      	push	{r3, r4, r5, lr}
 8008a7e:	4d07      	ldr	r5, [pc, #28]	; (8008a9c <_read_r+0x20>)
 8008a80:	4604      	mov	r4, r0
 8008a82:	4608      	mov	r0, r1
 8008a84:	4611      	mov	r1, r2
 8008a86:	2200      	movs	r2, #0
 8008a88:	602a      	str	r2, [r5, #0]
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	f004 fc3e 	bl	800d30c <_read>
 8008a90:	1c43      	adds	r3, r0, #1
 8008a92:	d102      	bne.n	8008a9a <_read_r+0x1e>
 8008a94:	682b      	ldr	r3, [r5, #0]
 8008a96:	b103      	cbz	r3, 8008a9a <_read_r+0x1e>
 8008a98:	6023      	str	r3, [r4, #0]
 8008a9a:	bd38      	pop	{r3, r4, r5, pc}
 8008a9c:	200081e8 	.word	0x200081e8

08008aa0 <_write_r>:
 8008aa0:	b538      	push	{r3, r4, r5, lr}
 8008aa2:	4d07      	ldr	r5, [pc, #28]	; (8008ac0 <_write_r+0x20>)
 8008aa4:	4604      	mov	r4, r0
 8008aa6:	4608      	mov	r0, r1
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	2200      	movs	r2, #0
 8008aac:	602a      	str	r2, [r5, #0]
 8008aae:	461a      	mov	r2, r3
 8008ab0:	f004 fc42 	bl	800d338 <_write>
 8008ab4:	1c43      	adds	r3, r0, #1
 8008ab6:	d102      	bne.n	8008abe <_write_r+0x1e>
 8008ab8:	682b      	ldr	r3, [r5, #0]
 8008aba:	b103      	cbz	r3, 8008abe <_write_r+0x1e>
 8008abc:	6023      	str	r3, [r4, #0]
 8008abe:	bd38      	pop	{r3, r4, r5, pc}
 8008ac0:	200081e8 	.word	0x200081e8

08008ac4 <__errno>:
 8008ac4:	4b01      	ldr	r3, [pc, #4]	; (8008acc <__errno+0x8>)
 8008ac6:	6818      	ldr	r0, [r3, #0]
 8008ac8:	4770      	bx	lr
 8008aca:	bf00      	nop
 8008acc:	20000438 	.word	0x20000438

08008ad0 <__libc_init_array>:
 8008ad0:	b570      	push	{r4, r5, r6, lr}
 8008ad2:	4d0d      	ldr	r5, [pc, #52]	; (8008b08 <__libc_init_array+0x38>)
 8008ad4:	4c0d      	ldr	r4, [pc, #52]	; (8008b0c <__libc_init_array+0x3c>)
 8008ad6:	1b64      	subs	r4, r4, r5
 8008ad8:	10a4      	asrs	r4, r4, #2
 8008ada:	2600      	movs	r6, #0
 8008adc:	42a6      	cmp	r6, r4
 8008ade:	d109      	bne.n	8008af4 <__libc_init_array+0x24>
 8008ae0:	4d0b      	ldr	r5, [pc, #44]	; (8008b10 <__libc_init_array+0x40>)
 8008ae2:	4c0c      	ldr	r4, [pc, #48]	; (8008b14 <__libc_init_array+0x44>)
 8008ae4:	f004 fc32 	bl	800d34c <_init>
 8008ae8:	1b64      	subs	r4, r4, r5
 8008aea:	10a4      	asrs	r4, r4, #2
 8008aec:	2600      	movs	r6, #0
 8008aee:	42a6      	cmp	r6, r4
 8008af0:	d105      	bne.n	8008afe <__libc_init_array+0x2e>
 8008af2:	bd70      	pop	{r4, r5, r6, pc}
 8008af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008af8:	4798      	blx	r3
 8008afa:	3601      	adds	r6, #1
 8008afc:	e7ee      	b.n	8008adc <__libc_init_array+0xc>
 8008afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b02:	4798      	blx	r3
 8008b04:	3601      	adds	r6, #1
 8008b06:	e7f2      	b.n	8008aee <__libc_init_array+0x1e>
 8008b08:	0800dd3c 	.word	0x0800dd3c
 8008b0c:	0800dd3c 	.word	0x0800dd3c
 8008b10:	0800dd3c 	.word	0x0800dd3c
 8008b14:	0800dd44 	.word	0x0800dd44

08008b18 <__retarget_lock_init_recursive>:
 8008b18:	4770      	bx	lr

08008b1a <__retarget_lock_close_recursive>:
 8008b1a:	4770      	bx	lr

08008b1c <__retarget_lock_acquire_recursive>:
 8008b1c:	4770      	bx	lr

08008b1e <__retarget_lock_release_recursive>:
 8008b1e:	4770      	bx	lr

08008b20 <memcpy>:
 8008b20:	440a      	add	r2, r1
 8008b22:	4291      	cmp	r1, r2
 8008b24:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b28:	d100      	bne.n	8008b2c <memcpy+0xc>
 8008b2a:	4770      	bx	lr
 8008b2c:	b510      	push	{r4, lr}
 8008b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b36:	4291      	cmp	r1, r2
 8008b38:	d1f9      	bne.n	8008b2e <memcpy+0xe>
 8008b3a:	bd10      	pop	{r4, pc}

08008b3c <register_fini>:
 8008b3c:	4b02      	ldr	r3, [pc, #8]	; (8008b48 <register_fini+0xc>)
 8008b3e:	b113      	cbz	r3, 8008b46 <register_fini+0xa>
 8008b40:	4802      	ldr	r0, [pc, #8]	; (8008b4c <register_fini+0x10>)
 8008b42:	f000 b805 	b.w	8008b50 <atexit>
 8008b46:	4770      	bx	lr
 8008b48:	00000000 	.word	0x00000000
 8008b4c:	0800aef1 	.word	0x0800aef1

08008b50 <atexit>:
 8008b50:	2300      	movs	r3, #0
 8008b52:	4601      	mov	r1, r0
 8008b54:	461a      	mov	r2, r3
 8008b56:	4618      	mov	r0, r3
 8008b58:	f002 ba22 	b.w	800afa0 <__register_exitproc>

08008b5c <_malloc_trim_r>:
 8008b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b60:	4606      	mov	r6, r0
 8008b62:	2008      	movs	r0, #8
 8008b64:	460c      	mov	r4, r1
 8008b66:	f002 f9d7 	bl	800af18 <sysconf>
 8008b6a:	4f23      	ldr	r7, [pc, #140]	; (8008bf8 <_malloc_trim_r+0x9c>)
 8008b6c:	4680      	mov	r8, r0
 8008b6e:	4630      	mov	r0, r6
 8008b70:	f000 fb54 	bl	800921c <__malloc_lock>
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	685d      	ldr	r5, [r3, #4]
 8008b78:	f025 0503 	bic.w	r5, r5, #3
 8008b7c:	1b2c      	subs	r4, r5, r4
 8008b7e:	3c11      	subs	r4, #17
 8008b80:	4444      	add	r4, r8
 8008b82:	fbb4 f4f8 	udiv	r4, r4, r8
 8008b86:	3c01      	subs	r4, #1
 8008b88:	fb08 f404 	mul.w	r4, r8, r4
 8008b8c:	45a0      	cmp	r8, r4
 8008b8e:	dd05      	ble.n	8008b9c <_malloc_trim_r+0x40>
 8008b90:	4630      	mov	r0, r6
 8008b92:	f000 fb49 	bl	8009228 <__malloc_unlock>
 8008b96:	2000      	movs	r0, #0
 8008b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	f002 f996 	bl	800aed0 <_sbrk_r>
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	442b      	add	r3, r5
 8008ba8:	4298      	cmp	r0, r3
 8008baa:	d1f1      	bne.n	8008b90 <_malloc_trim_r+0x34>
 8008bac:	4261      	negs	r1, r4
 8008bae:	4630      	mov	r0, r6
 8008bb0:	f002 f98e 	bl	800aed0 <_sbrk_r>
 8008bb4:	3001      	adds	r0, #1
 8008bb6:	d110      	bne.n	8008bda <_malloc_trim_r+0x7e>
 8008bb8:	2100      	movs	r1, #0
 8008bba:	4630      	mov	r0, r6
 8008bbc:	f002 f988 	bl	800aed0 <_sbrk_r>
 8008bc0:	68ba      	ldr	r2, [r7, #8]
 8008bc2:	1a83      	subs	r3, r0, r2
 8008bc4:	2b0f      	cmp	r3, #15
 8008bc6:	dde3      	ble.n	8008b90 <_malloc_trim_r+0x34>
 8008bc8:	490c      	ldr	r1, [pc, #48]	; (8008bfc <_malloc_trim_r+0xa0>)
 8008bca:	6809      	ldr	r1, [r1, #0]
 8008bcc:	1a40      	subs	r0, r0, r1
 8008bce:	490c      	ldr	r1, [pc, #48]	; (8008c00 <_malloc_trim_r+0xa4>)
 8008bd0:	f043 0301 	orr.w	r3, r3, #1
 8008bd4:	6008      	str	r0, [r1, #0]
 8008bd6:	6053      	str	r3, [r2, #4]
 8008bd8:	e7da      	b.n	8008b90 <_malloc_trim_r+0x34>
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	4a08      	ldr	r2, [pc, #32]	; (8008c00 <_malloc_trim_r+0xa4>)
 8008bde:	1b2d      	subs	r5, r5, r4
 8008be0:	f045 0501 	orr.w	r5, r5, #1
 8008be4:	605d      	str	r5, [r3, #4]
 8008be6:	6813      	ldr	r3, [r2, #0]
 8008be8:	4630      	mov	r0, r6
 8008bea:	1b1b      	subs	r3, r3, r4
 8008bec:	6013      	str	r3, [r2, #0]
 8008bee:	f000 fb1b 	bl	8009228 <__malloc_unlock>
 8008bf2:	2001      	movs	r0, #1
 8008bf4:	e7d0      	b.n	8008b98 <_malloc_trim_r+0x3c>
 8008bf6:	bf00      	nop
 8008bf8:	20000440 	.word	0x20000440
 8008bfc:	20000848 	.word	0x20000848
 8008c00:	200081f4 	.word	0x200081f4

08008c04 <_free_r>:
 8008c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c06:	4605      	mov	r5, r0
 8008c08:	460f      	mov	r7, r1
 8008c0a:	2900      	cmp	r1, #0
 8008c0c:	f000 80b1 	beq.w	8008d72 <_free_r+0x16e>
 8008c10:	f000 fb04 	bl	800921c <__malloc_lock>
 8008c14:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008c18:	4856      	ldr	r0, [pc, #344]	; (8008d74 <_free_r+0x170>)
 8008c1a:	f022 0401 	bic.w	r4, r2, #1
 8008c1e:	f1a7 0308 	sub.w	r3, r7, #8
 8008c22:	eb03 0c04 	add.w	ip, r3, r4
 8008c26:	6881      	ldr	r1, [r0, #8]
 8008c28:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008c2c:	4561      	cmp	r1, ip
 8008c2e:	f026 0603 	bic.w	r6, r6, #3
 8008c32:	f002 0201 	and.w	r2, r2, #1
 8008c36:	d11b      	bne.n	8008c70 <_free_r+0x6c>
 8008c38:	4426      	add	r6, r4
 8008c3a:	b93a      	cbnz	r2, 8008c4c <_free_r+0x48>
 8008c3c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8008c40:	1a9b      	subs	r3, r3, r2
 8008c42:	4416      	add	r6, r2
 8008c44:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8008c48:	60ca      	str	r2, [r1, #12]
 8008c4a:	6091      	str	r1, [r2, #8]
 8008c4c:	f046 0201 	orr.w	r2, r6, #1
 8008c50:	605a      	str	r2, [r3, #4]
 8008c52:	6083      	str	r3, [r0, #8]
 8008c54:	4b48      	ldr	r3, [pc, #288]	; (8008d78 <_free_r+0x174>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	42b3      	cmp	r3, r6
 8008c5a:	d804      	bhi.n	8008c66 <_free_r+0x62>
 8008c5c:	4b47      	ldr	r3, [pc, #284]	; (8008d7c <_free_r+0x178>)
 8008c5e:	4628      	mov	r0, r5
 8008c60:	6819      	ldr	r1, [r3, #0]
 8008c62:	f7ff ff7b 	bl	8008b5c <_malloc_trim_r>
 8008c66:	4628      	mov	r0, r5
 8008c68:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c6c:	f000 badc 	b.w	8009228 <__malloc_unlock>
 8008c70:	f8cc 6004 	str.w	r6, [ip, #4]
 8008c74:	2a00      	cmp	r2, #0
 8008c76:	d138      	bne.n	8008cea <_free_r+0xe6>
 8008c78:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8008c7c:	1a5b      	subs	r3, r3, r1
 8008c7e:	440c      	add	r4, r1
 8008c80:	6899      	ldr	r1, [r3, #8]
 8008c82:	f100 0708 	add.w	r7, r0, #8
 8008c86:	42b9      	cmp	r1, r7
 8008c88:	d031      	beq.n	8008cee <_free_r+0xea>
 8008c8a:	68df      	ldr	r7, [r3, #12]
 8008c8c:	60cf      	str	r7, [r1, #12]
 8008c8e:	60b9      	str	r1, [r7, #8]
 8008c90:	eb0c 0106 	add.w	r1, ip, r6
 8008c94:	6849      	ldr	r1, [r1, #4]
 8008c96:	07c9      	lsls	r1, r1, #31
 8008c98:	d40b      	bmi.n	8008cb2 <_free_r+0xae>
 8008c9a:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8008c9e:	4434      	add	r4, r6
 8008ca0:	bb3a      	cbnz	r2, 8008cf2 <_free_r+0xee>
 8008ca2:	4e37      	ldr	r6, [pc, #220]	; (8008d80 <_free_r+0x17c>)
 8008ca4:	42b1      	cmp	r1, r6
 8008ca6:	d124      	bne.n	8008cf2 <_free_r+0xee>
 8008ca8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cac:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	f044 0101 	orr.w	r1, r4, #1
 8008cb6:	6059      	str	r1, [r3, #4]
 8008cb8:	511c      	str	r4, [r3, r4]
 8008cba:	2a00      	cmp	r2, #0
 8008cbc:	d1d3      	bne.n	8008c66 <_free_r+0x62>
 8008cbe:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8008cc2:	d21b      	bcs.n	8008cfc <_free_r+0xf8>
 8008cc4:	08e2      	lsrs	r2, r4, #3
 8008cc6:	2101      	movs	r1, #1
 8008cc8:	0964      	lsrs	r4, r4, #5
 8008cca:	40a1      	lsls	r1, r4
 8008ccc:	6844      	ldr	r4, [r0, #4]
 8008cce:	3201      	adds	r2, #1
 8008cd0:	4321      	orrs	r1, r4
 8008cd2:	6041      	str	r1, [r0, #4]
 8008cd4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8008cd8:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8008cdc:	3908      	subs	r1, #8
 8008cde:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8008ce2:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8008ce6:	60e3      	str	r3, [r4, #12]
 8008ce8:	e7bd      	b.n	8008c66 <_free_r+0x62>
 8008cea:	2200      	movs	r2, #0
 8008cec:	e7d0      	b.n	8008c90 <_free_r+0x8c>
 8008cee:	2201      	movs	r2, #1
 8008cf0:	e7ce      	b.n	8008c90 <_free_r+0x8c>
 8008cf2:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8008cf6:	60ce      	str	r6, [r1, #12]
 8008cf8:	60b1      	str	r1, [r6, #8]
 8008cfa:	e7da      	b.n	8008cb2 <_free_r+0xae>
 8008cfc:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8008d00:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8008d04:	d214      	bcs.n	8008d30 <_free_r+0x12c>
 8008d06:	09a2      	lsrs	r2, r4, #6
 8008d08:	3238      	adds	r2, #56	; 0x38
 8008d0a:	1c51      	adds	r1, r2, #1
 8008d0c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8008d10:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8008d14:	428e      	cmp	r6, r1
 8008d16:	d125      	bne.n	8008d64 <_free_r+0x160>
 8008d18:	2401      	movs	r4, #1
 8008d1a:	1092      	asrs	r2, r2, #2
 8008d1c:	fa04 f202 	lsl.w	r2, r4, r2
 8008d20:	6844      	ldr	r4, [r0, #4]
 8008d22:	4322      	orrs	r2, r4
 8008d24:	6042      	str	r2, [r0, #4]
 8008d26:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8008d2a:	60b3      	str	r3, [r6, #8]
 8008d2c:	60cb      	str	r3, [r1, #12]
 8008d2e:	e79a      	b.n	8008c66 <_free_r+0x62>
 8008d30:	2a14      	cmp	r2, #20
 8008d32:	d801      	bhi.n	8008d38 <_free_r+0x134>
 8008d34:	325b      	adds	r2, #91	; 0x5b
 8008d36:	e7e8      	b.n	8008d0a <_free_r+0x106>
 8008d38:	2a54      	cmp	r2, #84	; 0x54
 8008d3a:	d802      	bhi.n	8008d42 <_free_r+0x13e>
 8008d3c:	0b22      	lsrs	r2, r4, #12
 8008d3e:	326e      	adds	r2, #110	; 0x6e
 8008d40:	e7e3      	b.n	8008d0a <_free_r+0x106>
 8008d42:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008d46:	d802      	bhi.n	8008d4e <_free_r+0x14a>
 8008d48:	0be2      	lsrs	r2, r4, #15
 8008d4a:	3277      	adds	r2, #119	; 0x77
 8008d4c:	e7dd      	b.n	8008d0a <_free_r+0x106>
 8008d4e:	f240 5154 	movw	r1, #1364	; 0x554
 8008d52:	428a      	cmp	r2, r1
 8008d54:	bf9a      	itte	ls
 8008d56:	0ca2      	lsrls	r2, r4, #18
 8008d58:	327c      	addls	r2, #124	; 0x7c
 8008d5a:	227e      	movhi	r2, #126	; 0x7e
 8008d5c:	e7d5      	b.n	8008d0a <_free_r+0x106>
 8008d5e:	6889      	ldr	r1, [r1, #8]
 8008d60:	428e      	cmp	r6, r1
 8008d62:	d004      	beq.n	8008d6e <_free_r+0x16a>
 8008d64:	684a      	ldr	r2, [r1, #4]
 8008d66:	f022 0203 	bic.w	r2, r2, #3
 8008d6a:	42a2      	cmp	r2, r4
 8008d6c:	d8f7      	bhi.n	8008d5e <_free_r+0x15a>
 8008d6e:	68ce      	ldr	r6, [r1, #12]
 8008d70:	e7d9      	b.n	8008d26 <_free_r+0x122>
 8008d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d74:	20000440 	.word	0x20000440
 8008d78:	2000084c 	.word	0x2000084c
 8008d7c:	20008224 	.word	0x20008224
 8008d80:	20000448 	.word	0x20000448

08008d84 <_malloc_r>:
 8008d84:	f101 030b 	add.w	r3, r1, #11
 8008d88:	2b16      	cmp	r3, #22
 8008d8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8e:	4605      	mov	r5, r0
 8008d90:	d906      	bls.n	8008da0 <_malloc_r+0x1c>
 8008d92:	f033 0707 	bics.w	r7, r3, #7
 8008d96:	d504      	bpl.n	8008da2 <_malloc_r+0x1e>
 8008d98:	230c      	movs	r3, #12
 8008d9a:	602b      	str	r3, [r5, #0]
 8008d9c:	2400      	movs	r4, #0
 8008d9e:	e1a3      	b.n	80090e8 <_malloc_r+0x364>
 8008da0:	2710      	movs	r7, #16
 8008da2:	42b9      	cmp	r1, r7
 8008da4:	d8f8      	bhi.n	8008d98 <_malloc_r+0x14>
 8008da6:	4628      	mov	r0, r5
 8008da8:	f000 fa38 	bl	800921c <__malloc_lock>
 8008dac:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8008db0:	4eaf      	ldr	r6, [pc, #700]	; (8009070 <_malloc_r+0x2ec>)
 8008db2:	d237      	bcs.n	8008e24 <_malloc_r+0xa0>
 8008db4:	f107 0208 	add.w	r2, r7, #8
 8008db8:	4432      	add	r2, r6
 8008dba:	f1a2 0108 	sub.w	r1, r2, #8
 8008dbe:	6854      	ldr	r4, [r2, #4]
 8008dc0:	428c      	cmp	r4, r1
 8008dc2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8008dc6:	d102      	bne.n	8008dce <_malloc_r+0x4a>
 8008dc8:	68d4      	ldr	r4, [r2, #12]
 8008dca:	42a2      	cmp	r2, r4
 8008dcc:	d010      	beq.n	8008df0 <_malloc_r+0x6c>
 8008dce:	6863      	ldr	r3, [r4, #4]
 8008dd0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008dd4:	f023 0303 	bic.w	r3, r3, #3
 8008dd8:	60ca      	str	r2, [r1, #12]
 8008dda:	4423      	add	r3, r4
 8008ddc:	6091      	str	r1, [r2, #8]
 8008dde:	685a      	ldr	r2, [r3, #4]
 8008de0:	f042 0201 	orr.w	r2, r2, #1
 8008de4:	605a      	str	r2, [r3, #4]
 8008de6:	4628      	mov	r0, r5
 8008de8:	f000 fa1e 	bl	8009228 <__malloc_unlock>
 8008dec:	3408      	adds	r4, #8
 8008dee:	e17b      	b.n	80090e8 <_malloc_r+0x364>
 8008df0:	3302      	adds	r3, #2
 8008df2:	6934      	ldr	r4, [r6, #16]
 8008df4:	499f      	ldr	r1, [pc, #636]	; (8009074 <_malloc_r+0x2f0>)
 8008df6:	428c      	cmp	r4, r1
 8008df8:	d077      	beq.n	8008eea <_malloc_r+0x166>
 8008dfa:	6862      	ldr	r2, [r4, #4]
 8008dfc:	f022 0c03 	bic.w	ip, r2, #3
 8008e00:	ebac 0007 	sub.w	r0, ip, r7
 8008e04:	280f      	cmp	r0, #15
 8008e06:	dd48      	ble.n	8008e9a <_malloc_r+0x116>
 8008e08:	19e2      	adds	r2, r4, r7
 8008e0a:	f040 0301 	orr.w	r3, r0, #1
 8008e0e:	f047 0701 	orr.w	r7, r7, #1
 8008e12:	6067      	str	r7, [r4, #4]
 8008e14:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008e18:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8008e1c:	6053      	str	r3, [r2, #4]
 8008e1e:	f844 000c 	str.w	r0, [r4, ip]
 8008e22:	e7e0      	b.n	8008de6 <_malloc_r+0x62>
 8008e24:	0a7b      	lsrs	r3, r7, #9
 8008e26:	d02a      	beq.n	8008e7e <_malloc_r+0xfa>
 8008e28:	2b04      	cmp	r3, #4
 8008e2a:	d812      	bhi.n	8008e52 <_malloc_r+0xce>
 8008e2c:	09bb      	lsrs	r3, r7, #6
 8008e2e:	3338      	adds	r3, #56	; 0x38
 8008e30:	1c5a      	adds	r2, r3, #1
 8008e32:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008e36:	f1a2 0c08 	sub.w	ip, r2, #8
 8008e3a:	6854      	ldr	r4, [r2, #4]
 8008e3c:	4564      	cmp	r4, ip
 8008e3e:	d006      	beq.n	8008e4e <_malloc_r+0xca>
 8008e40:	6862      	ldr	r2, [r4, #4]
 8008e42:	f022 0203 	bic.w	r2, r2, #3
 8008e46:	1bd0      	subs	r0, r2, r7
 8008e48:	280f      	cmp	r0, #15
 8008e4a:	dd1c      	ble.n	8008e86 <_malloc_r+0x102>
 8008e4c:	3b01      	subs	r3, #1
 8008e4e:	3301      	adds	r3, #1
 8008e50:	e7cf      	b.n	8008df2 <_malloc_r+0x6e>
 8008e52:	2b14      	cmp	r3, #20
 8008e54:	d801      	bhi.n	8008e5a <_malloc_r+0xd6>
 8008e56:	335b      	adds	r3, #91	; 0x5b
 8008e58:	e7ea      	b.n	8008e30 <_malloc_r+0xac>
 8008e5a:	2b54      	cmp	r3, #84	; 0x54
 8008e5c:	d802      	bhi.n	8008e64 <_malloc_r+0xe0>
 8008e5e:	0b3b      	lsrs	r3, r7, #12
 8008e60:	336e      	adds	r3, #110	; 0x6e
 8008e62:	e7e5      	b.n	8008e30 <_malloc_r+0xac>
 8008e64:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008e68:	d802      	bhi.n	8008e70 <_malloc_r+0xec>
 8008e6a:	0bfb      	lsrs	r3, r7, #15
 8008e6c:	3377      	adds	r3, #119	; 0x77
 8008e6e:	e7df      	b.n	8008e30 <_malloc_r+0xac>
 8008e70:	f240 5254 	movw	r2, #1364	; 0x554
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d804      	bhi.n	8008e82 <_malloc_r+0xfe>
 8008e78:	0cbb      	lsrs	r3, r7, #18
 8008e7a:	337c      	adds	r3, #124	; 0x7c
 8008e7c:	e7d8      	b.n	8008e30 <_malloc_r+0xac>
 8008e7e:	233f      	movs	r3, #63	; 0x3f
 8008e80:	e7d6      	b.n	8008e30 <_malloc_r+0xac>
 8008e82:	237e      	movs	r3, #126	; 0x7e
 8008e84:	e7d4      	b.n	8008e30 <_malloc_r+0xac>
 8008e86:	2800      	cmp	r0, #0
 8008e88:	68e1      	ldr	r1, [r4, #12]
 8008e8a:	db04      	blt.n	8008e96 <_malloc_r+0x112>
 8008e8c:	68a3      	ldr	r3, [r4, #8]
 8008e8e:	60d9      	str	r1, [r3, #12]
 8008e90:	608b      	str	r3, [r1, #8]
 8008e92:	18a3      	adds	r3, r4, r2
 8008e94:	e7a3      	b.n	8008dde <_malloc_r+0x5a>
 8008e96:	460c      	mov	r4, r1
 8008e98:	e7d0      	b.n	8008e3c <_malloc_r+0xb8>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8008ea0:	db07      	blt.n	8008eb2 <_malloc_r+0x12e>
 8008ea2:	44a4      	add	ip, r4
 8008ea4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008ea8:	f043 0301 	orr.w	r3, r3, #1
 8008eac:	f8cc 3004 	str.w	r3, [ip, #4]
 8008eb0:	e799      	b.n	8008de6 <_malloc_r+0x62>
 8008eb2:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8008eb6:	6870      	ldr	r0, [r6, #4]
 8008eb8:	f080 8095 	bcs.w	8008fe6 <_malloc_r+0x262>
 8008ebc:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008ec0:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8008ec4:	f04f 0c01 	mov.w	ip, #1
 8008ec8:	3201      	adds	r2, #1
 8008eca:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008ece:	ea4c 0000 	orr.w	r0, ip, r0
 8008ed2:	6070      	str	r0, [r6, #4]
 8008ed4:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008ed8:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8008edc:	3808      	subs	r0, #8
 8008ede:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8008ee2:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8008ee6:	f8cc 400c 	str.w	r4, [ip, #12]
 8008eea:	1098      	asrs	r0, r3, #2
 8008eec:	2201      	movs	r2, #1
 8008eee:	4082      	lsls	r2, r0
 8008ef0:	6870      	ldr	r0, [r6, #4]
 8008ef2:	4290      	cmp	r0, r2
 8008ef4:	d326      	bcc.n	8008f44 <_malloc_r+0x1c0>
 8008ef6:	4210      	tst	r0, r2
 8008ef8:	d106      	bne.n	8008f08 <_malloc_r+0x184>
 8008efa:	f023 0303 	bic.w	r3, r3, #3
 8008efe:	0052      	lsls	r2, r2, #1
 8008f00:	4210      	tst	r0, r2
 8008f02:	f103 0304 	add.w	r3, r3, #4
 8008f06:	d0fa      	beq.n	8008efe <_malloc_r+0x17a>
 8008f08:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008f0c:	46c1      	mov	r9, r8
 8008f0e:	469e      	mov	lr, r3
 8008f10:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008f14:	454c      	cmp	r4, r9
 8008f16:	f040 80b9 	bne.w	800908c <_malloc_r+0x308>
 8008f1a:	f10e 0e01 	add.w	lr, lr, #1
 8008f1e:	f01e 0f03 	tst.w	lr, #3
 8008f22:	f109 0908 	add.w	r9, r9, #8
 8008f26:	d1f3      	bne.n	8008f10 <_malloc_r+0x18c>
 8008f28:	0798      	lsls	r0, r3, #30
 8008f2a:	f040 80e3 	bne.w	80090f4 <_malloc_r+0x370>
 8008f2e:	6873      	ldr	r3, [r6, #4]
 8008f30:	ea23 0302 	bic.w	r3, r3, r2
 8008f34:	6073      	str	r3, [r6, #4]
 8008f36:	6870      	ldr	r0, [r6, #4]
 8008f38:	0052      	lsls	r2, r2, #1
 8008f3a:	4290      	cmp	r0, r2
 8008f3c:	d302      	bcc.n	8008f44 <_malloc_r+0x1c0>
 8008f3e:	2a00      	cmp	r2, #0
 8008f40:	f040 80e5 	bne.w	800910e <_malloc_r+0x38a>
 8008f44:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8008f48:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008f4c:	f023 0903 	bic.w	r9, r3, #3
 8008f50:	45b9      	cmp	r9, r7
 8008f52:	d304      	bcc.n	8008f5e <_malloc_r+0x1da>
 8008f54:	eba9 0207 	sub.w	r2, r9, r7
 8008f58:	2a0f      	cmp	r2, #15
 8008f5a:	f300 8141 	bgt.w	80091e0 <_malloc_r+0x45c>
 8008f5e:	4b46      	ldr	r3, [pc, #280]	; (8009078 <_malloc_r+0x2f4>)
 8008f60:	6819      	ldr	r1, [r3, #0]
 8008f62:	3110      	adds	r1, #16
 8008f64:	4439      	add	r1, r7
 8008f66:	2008      	movs	r0, #8
 8008f68:	9101      	str	r1, [sp, #4]
 8008f6a:	f001 ffd5 	bl	800af18 <sysconf>
 8008f6e:	4a43      	ldr	r2, [pc, #268]	; (800907c <_malloc_r+0x2f8>)
 8008f70:	9901      	ldr	r1, [sp, #4]
 8008f72:	6813      	ldr	r3, [r2, #0]
 8008f74:	3301      	adds	r3, #1
 8008f76:	bf1f      	itttt	ne
 8008f78:	f101 31ff 	addne.w	r1, r1, #4294967295
 8008f7c:	1809      	addne	r1, r1, r0
 8008f7e:	4243      	negne	r3, r0
 8008f80:	4019      	andne	r1, r3
 8008f82:	4680      	mov	r8, r0
 8008f84:	4628      	mov	r0, r5
 8008f86:	9101      	str	r1, [sp, #4]
 8008f88:	f001 ffa2 	bl	800aed0 <_sbrk_r>
 8008f8c:	1c42      	adds	r2, r0, #1
 8008f8e:	eb0a 0b09 	add.w	fp, sl, r9
 8008f92:	4604      	mov	r4, r0
 8008f94:	f000 80f7 	beq.w	8009186 <_malloc_r+0x402>
 8008f98:	4583      	cmp	fp, r0
 8008f9a:	9901      	ldr	r1, [sp, #4]
 8008f9c:	4a37      	ldr	r2, [pc, #220]	; (800907c <_malloc_r+0x2f8>)
 8008f9e:	d902      	bls.n	8008fa6 <_malloc_r+0x222>
 8008fa0:	45b2      	cmp	sl, r6
 8008fa2:	f040 80f0 	bne.w	8009186 <_malloc_r+0x402>
 8008fa6:	4b36      	ldr	r3, [pc, #216]	; (8009080 <_malloc_r+0x2fc>)
 8008fa8:	6818      	ldr	r0, [r3, #0]
 8008faa:	45a3      	cmp	fp, r4
 8008fac:	eb00 0e01 	add.w	lr, r0, r1
 8008fb0:	f8c3 e000 	str.w	lr, [r3]
 8008fb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8008fb8:	f040 80ab 	bne.w	8009112 <_malloc_r+0x38e>
 8008fbc:	ea1b 0f0c 	tst.w	fp, ip
 8008fc0:	f040 80a7 	bne.w	8009112 <_malloc_r+0x38e>
 8008fc4:	68b2      	ldr	r2, [r6, #8]
 8008fc6:	4449      	add	r1, r9
 8008fc8:	f041 0101 	orr.w	r1, r1, #1
 8008fcc:	6051      	str	r1, [r2, #4]
 8008fce:	4a2d      	ldr	r2, [pc, #180]	; (8009084 <_malloc_r+0x300>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6811      	ldr	r1, [r2, #0]
 8008fd4:	428b      	cmp	r3, r1
 8008fd6:	bf88      	it	hi
 8008fd8:	6013      	strhi	r3, [r2, #0]
 8008fda:	4a2b      	ldr	r2, [pc, #172]	; (8009088 <_malloc_r+0x304>)
 8008fdc:	6811      	ldr	r1, [r2, #0]
 8008fde:	428b      	cmp	r3, r1
 8008fe0:	bf88      	it	hi
 8008fe2:	6013      	strhi	r3, [r2, #0]
 8008fe4:	e0cf      	b.n	8009186 <_malloc_r+0x402>
 8008fe6:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8008fea:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8008fee:	d218      	bcs.n	8009022 <_malloc_r+0x29e>
 8008ff0:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8008ff4:	3238      	adds	r2, #56	; 0x38
 8008ff6:	f102 0e01 	add.w	lr, r2, #1
 8008ffa:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8008ffe:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8009002:	45f0      	cmp	r8, lr
 8009004:	d12b      	bne.n	800905e <_malloc_r+0x2da>
 8009006:	1092      	asrs	r2, r2, #2
 8009008:	f04f 0c01 	mov.w	ip, #1
 800900c:	fa0c f202 	lsl.w	r2, ip, r2
 8009010:	4302      	orrs	r2, r0
 8009012:	6072      	str	r2, [r6, #4]
 8009014:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009018:	f8c8 4008 	str.w	r4, [r8, #8]
 800901c:	f8ce 400c 	str.w	r4, [lr, #12]
 8009020:	e763      	b.n	8008eea <_malloc_r+0x166>
 8009022:	2a14      	cmp	r2, #20
 8009024:	d801      	bhi.n	800902a <_malloc_r+0x2a6>
 8009026:	325b      	adds	r2, #91	; 0x5b
 8009028:	e7e5      	b.n	8008ff6 <_malloc_r+0x272>
 800902a:	2a54      	cmp	r2, #84	; 0x54
 800902c:	d803      	bhi.n	8009036 <_malloc_r+0x2b2>
 800902e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8009032:	326e      	adds	r2, #110	; 0x6e
 8009034:	e7df      	b.n	8008ff6 <_malloc_r+0x272>
 8009036:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800903a:	d803      	bhi.n	8009044 <_malloc_r+0x2c0>
 800903c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8009040:	3277      	adds	r2, #119	; 0x77
 8009042:	e7d8      	b.n	8008ff6 <_malloc_r+0x272>
 8009044:	f240 5e54 	movw	lr, #1364	; 0x554
 8009048:	4572      	cmp	r2, lr
 800904a:	bf9a      	itte	ls
 800904c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009050:	327c      	addls	r2, #124	; 0x7c
 8009052:	227e      	movhi	r2, #126	; 0x7e
 8009054:	e7cf      	b.n	8008ff6 <_malloc_r+0x272>
 8009056:	f8de e008 	ldr.w	lr, [lr, #8]
 800905a:	45f0      	cmp	r8, lr
 800905c:	d005      	beq.n	800906a <_malloc_r+0x2e6>
 800905e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8009062:	f022 0203 	bic.w	r2, r2, #3
 8009066:	4562      	cmp	r2, ip
 8009068:	d8f5      	bhi.n	8009056 <_malloc_r+0x2d2>
 800906a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800906e:	e7d1      	b.n	8009014 <_malloc_r+0x290>
 8009070:	20000440 	.word	0x20000440
 8009074:	20000448 	.word	0x20000448
 8009078:	20008224 	.word	0x20008224
 800907c:	20000848 	.word	0x20000848
 8009080:	200081f4 	.word	0x200081f4
 8009084:	2000821c 	.word	0x2000821c
 8009088:	20008220 	.word	0x20008220
 800908c:	6860      	ldr	r0, [r4, #4]
 800908e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009092:	f020 0003 	bic.w	r0, r0, #3
 8009096:	eba0 0a07 	sub.w	sl, r0, r7
 800909a:	f1ba 0f0f 	cmp.w	sl, #15
 800909e:	dd12      	ble.n	80090c6 <_malloc_r+0x342>
 80090a0:	68a3      	ldr	r3, [r4, #8]
 80090a2:	19e2      	adds	r2, r4, r7
 80090a4:	f047 0701 	orr.w	r7, r7, #1
 80090a8:	6067      	str	r7, [r4, #4]
 80090aa:	f8c3 c00c 	str.w	ip, [r3, #12]
 80090ae:	f8cc 3008 	str.w	r3, [ip, #8]
 80090b2:	f04a 0301 	orr.w	r3, sl, #1
 80090b6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80090ba:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80090be:	6053      	str	r3, [r2, #4]
 80090c0:	f844 a000 	str.w	sl, [r4, r0]
 80090c4:	e68f      	b.n	8008de6 <_malloc_r+0x62>
 80090c6:	f1ba 0f00 	cmp.w	sl, #0
 80090ca:	db11      	blt.n	80090f0 <_malloc_r+0x36c>
 80090cc:	4420      	add	r0, r4
 80090ce:	6843      	ldr	r3, [r0, #4]
 80090d0:	f043 0301 	orr.w	r3, r3, #1
 80090d4:	6043      	str	r3, [r0, #4]
 80090d6:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80090da:	4628      	mov	r0, r5
 80090dc:	f8c3 c00c 	str.w	ip, [r3, #12]
 80090e0:	f8cc 3008 	str.w	r3, [ip, #8]
 80090e4:	f000 f8a0 	bl	8009228 <__malloc_unlock>
 80090e8:	4620      	mov	r0, r4
 80090ea:	b003      	add	sp, #12
 80090ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f0:	4664      	mov	r4, ip
 80090f2:	e70f      	b.n	8008f14 <_malloc_r+0x190>
 80090f4:	f858 0908 	ldr.w	r0, [r8], #-8
 80090f8:	4540      	cmp	r0, r8
 80090fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80090fe:	f43f af13 	beq.w	8008f28 <_malloc_r+0x1a4>
 8009102:	e718      	b.n	8008f36 <_malloc_r+0x1b2>
 8009104:	3304      	adds	r3, #4
 8009106:	0052      	lsls	r2, r2, #1
 8009108:	4210      	tst	r0, r2
 800910a:	d0fb      	beq.n	8009104 <_malloc_r+0x380>
 800910c:	e6fc      	b.n	8008f08 <_malloc_r+0x184>
 800910e:	4673      	mov	r3, lr
 8009110:	e7fa      	b.n	8009108 <_malloc_r+0x384>
 8009112:	6810      	ldr	r0, [r2, #0]
 8009114:	3001      	adds	r0, #1
 8009116:	bf1b      	ittet	ne
 8009118:	eba4 0b0b 	subne.w	fp, r4, fp
 800911c:	eb0b 020e 	addne.w	r2, fp, lr
 8009120:	6014      	streq	r4, [r2, #0]
 8009122:	601a      	strne	r2, [r3, #0]
 8009124:	f014 0b07 	ands.w	fp, r4, #7
 8009128:	bf1a      	itte	ne
 800912a:	f1cb 0008 	rsbne	r0, fp, #8
 800912e:	1824      	addne	r4, r4, r0
 8009130:	4658      	moveq	r0, fp
 8009132:	1862      	adds	r2, r4, r1
 8009134:	ea02 010c 	and.w	r1, r2, ip
 8009138:	4480      	add	r8, r0
 800913a:	eba8 0801 	sub.w	r8, r8, r1
 800913e:	ea08 080c 	and.w	r8, r8, ip
 8009142:	4641      	mov	r1, r8
 8009144:	4628      	mov	r0, r5
 8009146:	9201      	str	r2, [sp, #4]
 8009148:	f001 fec2 	bl	800aed0 <_sbrk_r>
 800914c:	1c43      	adds	r3, r0, #1
 800914e:	9a01      	ldr	r2, [sp, #4]
 8009150:	4b28      	ldr	r3, [pc, #160]	; (80091f4 <_malloc_r+0x470>)
 8009152:	d107      	bne.n	8009164 <_malloc_r+0x3e0>
 8009154:	f1bb 0f00 	cmp.w	fp, #0
 8009158:	d023      	beq.n	80091a2 <_malloc_r+0x41e>
 800915a:	f1ab 0008 	sub.w	r0, fp, #8
 800915e:	4410      	add	r0, r2
 8009160:	f04f 0800 	mov.w	r8, #0
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	60b4      	str	r4, [r6, #8]
 8009168:	1b00      	subs	r0, r0, r4
 800916a:	4440      	add	r0, r8
 800916c:	4442      	add	r2, r8
 800916e:	f040 0001 	orr.w	r0, r0, #1
 8009172:	45b2      	cmp	sl, r6
 8009174:	601a      	str	r2, [r3, #0]
 8009176:	6060      	str	r0, [r4, #4]
 8009178:	f43f af29 	beq.w	8008fce <_malloc_r+0x24a>
 800917c:	f1b9 0f0f 	cmp.w	r9, #15
 8009180:	d812      	bhi.n	80091a8 <_malloc_r+0x424>
 8009182:	2301      	movs	r3, #1
 8009184:	6063      	str	r3, [r4, #4]
 8009186:	68b3      	ldr	r3, [r6, #8]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	f023 0303 	bic.w	r3, r3, #3
 800918e:	42bb      	cmp	r3, r7
 8009190:	eba3 0207 	sub.w	r2, r3, r7
 8009194:	d301      	bcc.n	800919a <_malloc_r+0x416>
 8009196:	2a0f      	cmp	r2, #15
 8009198:	dc22      	bgt.n	80091e0 <_malloc_r+0x45c>
 800919a:	4628      	mov	r0, r5
 800919c:	f000 f844 	bl	8009228 <__malloc_unlock>
 80091a0:	e5fc      	b.n	8008d9c <_malloc_r+0x18>
 80091a2:	4610      	mov	r0, r2
 80091a4:	46d8      	mov	r8, fp
 80091a6:	e7dd      	b.n	8009164 <_malloc_r+0x3e0>
 80091a8:	f8da 2004 	ldr.w	r2, [sl, #4]
 80091ac:	f1a9 090c 	sub.w	r9, r9, #12
 80091b0:	f029 0907 	bic.w	r9, r9, #7
 80091b4:	f002 0201 	and.w	r2, r2, #1
 80091b8:	ea42 0209 	orr.w	r2, r2, r9
 80091bc:	f8ca 2004 	str.w	r2, [sl, #4]
 80091c0:	2105      	movs	r1, #5
 80091c2:	eb0a 0209 	add.w	r2, sl, r9
 80091c6:	f1b9 0f0f 	cmp.w	r9, #15
 80091ca:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80091ce:	f67f aefe 	bls.w	8008fce <_malloc_r+0x24a>
 80091d2:	f10a 0108 	add.w	r1, sl, #8
 80091d6:	4628      	mov	r0, r5
 80091d8:	f7ff fd14 	bl	8008c04 <_free_r>
 80091dc:	4b05      	ldr	r3, [pc, #20]	; (80091f4 <_malloc_r+0x470>)
 80091de:	e6f6      	b.n	8008fce <_malloc_r+0x24a>
 80091e0:	68b4      	ldr	r4, [r6, #8]
 80091e2:	f047 0301 	orr.w	r3, r7, #1
 80091e6:	4427      	add	r7, r4
 80091e8:	f042 0201 	orr.w	r2, r2, #1
 80091ec:	6063      	str	r3, [r4, #4]
 80091ee:	60b7      	str	r7, [r6, #8]
 80091f0:	607a      	str	r2, [r7, #4]
 80091f2:	e5f8      	b.n	8008de6 <_malloc_r+0x62>
 80091f4:	200081f4 	.word	0x200081f4

080091f8 <__ascii_mbtowc>:
 80091f8:	b082      	sub	sp, #8
 80091fa:	b901      	cbnz	r1, 80091fe <__ascii_mbtowc+0x6>
 80091fc:	a901      	add	r1, sp, #4
 80091fe:	b142      	cbz	r2, 8009212 <__ascii_mbtowc+0x1a>
 8009200:	b14b      	cbz	r3, 8009216 <__ascii_mbtowc+0x1e>
 8009202:	7813      	ldrb	r3, [r2, #0]
 8009204:	600b      	str	r3, [r1, #0]
 8009206:	7812      	ldrb	r2, [r2, #0]
 8009208:	1e10      	subs	r0, r2, #0
 800920a:	bf18      	it	ne
 800920c:	2001      	movne	r0, #1
 800920e:	b002      	add	sp, #8
 8009210:	4770      	bx	lr
 8009212:	4610      	mov	r0, r2
 8009214:	e7fb      	b.n	800920e <__ascii_mbtowc+0x16>
 8009216:	f06f 0001 	mvn.w	r0, #1
 800921a:	e7f8      	b.n	800920e <__ascii_mbtowc+0x16>

0800921c <__malloc_lock>:
 800921c:	4801      	ldr	r0, [pc, #4]	; (8009224 <__malloc_lock+0x8>)
 800921e:	f7ff bc7d 	b.w	8008b1c <__retarget_lock_acquire_recursive>
 8009222:	bf00      	nop
 8009224:	200081ed 	.word	0x200081ed

08009228 <__malloc_unlock>:
 8009228:	4801      	ldr	r0, [pc, #4]	; (8009230 <__malloc_unlock+0x8>)
 800922a:	f7ff bc78 	b.w	8008b1e <__retarget_lock_release_recursive>
 800922e:	bf00      	nop
 8009230:	200081ed 	.word	0x200081ed

08009234 <_Balloc>:
 8009234:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009236:	b570      	push	{r4, r5, r6, lr}
 8009238:	4605      	mov	r5, r0
 800923a:	460c      	mov	r4, r1
 800923c:	b17b      	cbz	r3, 800925e <_Balloc+0x2a>
 800923e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8009240:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009244:	b9a0      	cbnz	r0, 8009270 <_Balloc+0x3c>
 8009246:	2101      	movs	r1, #1
 8009248:	fa01 f604 	lsl.w	r6, r1, r4
 800924c:	1d72      	adds	r2, r6, #5
 800924e:	0092      	lsls	r2, r2, #2
 8009250:	4628      	mov	r0, r5
 8009252:	f001 ff03 	bl	800b05c <_calloc_r>
 8009256:	b148      	cbz	r0, 800926c <_Balloc+0x38>
 8009258:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800925c:	e00b      	b.n	8009276 <_Balloc+0x42>
 800925e:	2221      	movs	r2, #33	; 0x21
 8009260:	2104      	movs	r1, #4
 8009262:	f001 fefb 	bl	800b05c <_calloc_r>
 8009266:	6468      	str	r0, [r5, #68]	; 0x44
 8009268:	2800      	cmp	r0, #0
 800926a:	d1e8      	bne.n	800923e <_Balloc+0xa>
 800926c:	2000      	movs	r0, #0
 800926e:	bd70      	pop	{r4, r5, r6, pc}
 8009270:	6802      	ldr	r2, [r0, #0]
 8009272:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009276:	2300      	movs	r3, #0
 8009278:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800927c:	e7f7      	b.n	800926e <_Balloc+0x3a>

0800927e <_Bfree>:
 800927e:	b131      	cbz	r1, 800928e <_Bfree+0x10>
 8009280:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009282:	684a      	ldr	r2, [r1, #4]
 8009284:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009288:	6008      	str	r0, [r1, #0]
 800928a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800928e:	4770      	bx	lr

08009290 <__multadd>:
 8009290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009294:	690d      	ldr	r5, [r1, #16]
 8009296:	4607      	mov	r7, r0
 8009298:	460c      	mov	r4, r1
 800929a:	461e      	mov	r6, r3
 800929c:	f101 0c14 	add.w	ip, r1, #20
 80092a0:	2000      	movs	r0, #0
 80092a2:	f8dc 3000 	ldr.w	r3, [ip]
 80092a6:	b299      	uxth	r1, r3
 80092a8:	fb02 6101 	mla	r1, r2, r1, r6
 80092ac:	0c1e      	lsrs	r6, r3, #16
 80092ae:	0c0b      	lsrs	r3, r1, #16
 80092b0:	fb02 3306 	mla	r3, r2, r6, r3
 80092b4:	b289      	uxth	r1, r1
 80092b6:	3001      	adds	r0, #1
 80092b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092bc:	4285      	cmp	r5, r0
 80092be:	f84c 1b04 	str.w	r1, [ip], #4
 80092c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092c6:	dcec      	bgt.n	80092a2 <__multadd+0x12>
 80092c8:	b30e      	cbz	r6, 800930e <__multadd+0x7e>
 80092ca:	68a3      	ldr	r3, [r4, #8]
 80092cc:	42ab      	cmp	r3, r5
 80092ce:	dc19      	bgt.n	8009304 <__multadd+0x74>
 80092d0:	6861      	ldr	r1, [r4, #4]
 80092d2:	4638      	mov	r0, r7
 80092d4:	3101      	adds	r1, #1
 80092d6:	f7ff ffad 	bl	8009234 <_Balloc>
 80092da:	4680      	mov	r8, r0
 80092dc:	b928      	cbnz	r0, 80092ea <__multadd+0x5a>
 80092de:	4602      	mov	r2, r0
 80092e0:	4b0c      	ldr	r3, [pc, #48]	; (8009314 <__multadd+0x84>)
 80092e2:	480d      	ldr	r0, [pc, #52]	; (8009318 <__multadd+0x88>)
 80092e4:	21ba      	movs	r1, #186	; 0xba
 80092e6:	f001 fe9b 	bl	800b020 <__assert_func>
 80092ea:	6922      	ldr	r2, [r4, #16]
 80092ec:	3202      	adds	r2, #2
 80092ee:	f104 010c 	add.w	r1, r4, #12
 80092f2:	0092      	lsls	r2, r2, #2
 80092f4:	300c      	adds	r0, #12
 80092f6:	f7ff fc13 	bl	8008b20 <memcpy>
 80092fa:	4621      	mov	r1, r4
 80092fc:	4638      	mov	r0, r7
 80092fe:	f7ff ffbe 	bl	800927e <_Bfree>
 8009302:	4644      	mov	r4, r8
 8009304:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009308:	3501      	adds	r5, #1
 800930a:	615e      	str	r6, [r3, #20]
 800930c:	6125      	str	r5, [r4, #16]
 800930e:	4620      	mov	r0, r4
 8009310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009314:	0800dab0 	.word	0x0800dab0
 8009318:	0800dac1 	.word	0x0800dac1

0800931c <__hi0bits>:
 800931c:	0c03      	lsrs	r3, r0, #16
 800931e:	041b      	lsls	r3, r3, #16
 8009320:	b9d3      	cbnz	r3, 8009358 <__hi0bits+0x3c>
 8009322:	0400      	lsls	r0, r0, #16
 8009324:	2310      	movs	r3, #16
 8009326:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800932a:	bf04      	itt	eq
 800932c:	0200      	lsleq	r0, r0, #8
 800932e:	3308      	addeq	r3, #8
 8009330:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009334:	bf04      	itt	eq
 8009336:	0100      	lsleq	r0, r0, #4
 8009338:	3304      	addeq	r3, #4
 800933a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800933e:	bf04      	itt	eq
 8009340:	0080      	lsleq	r0, r0, #2
 8009342:	3302      	addeq	r3, #2
 8009344:	2800      	cmp	r0, #0
 8009346:	db05      	blt.n	8009354 <__hi0bits+0x38>
 8009348:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800934c:	f103 0301 	add.w	r3, r3, #1
 8009350:	bf08      	it	eq
 8009352:	2320      	moveq	r3, #32
 8009354:	4618      	mov	r0, r3
 8009356:	4770      	bx	lr
 8009358:	2300      	movs	r3, #0
 800935a:	e7e4      	b.n	8009326 <__hi0bits+0xa>

0800935c <__lo0bits>:
 800935c:	6803      	ldr	r3, [r0, #0]
 800935e:	f013 0207 	ands.w	r2, r3, #7
 8009362:	d00c      	beq.n	800937e <__lo0bits+0x22>
 8009364:	07d9      	lsls	r1, r3, #31
 8009366:	d422      	bmi.n	80093ae <__lo0bits+0x52>
 8009368:	079a      	lsls	r2, r3, #30
 800936a:	bf49      	itett	mi
 800936c:	085b      	lsrmi	r3, r3, #1
 800936e:	089b      	lsrpl	r3, r3, #2
 8009370:	6003      	strmi	r3, [r0, #0]
 8009372:	2201      	movmi	r2, #1
 8009374:	bf5c      	itt	pl
 8009376:	6003      	strpl	r3, [r0, #0]
 8009378:	2202      	movpl	r2, #2
 800937a:	4610      	mov	r0, r2
 800937c:	4770      	bx	lr
 800937e:	b299      	uxth	r1, r3
 8009380:	b909      	cbnz	r1, 8009386 <__lo0bits+0x2a>
 8009382:	0c1b      	lsrs	r3, r3, #16
 8009384:	2210      	movs	r2, #16
 8009386:	b2d9      	uxtb	r1, r3
 8009388:	b909      	cbnz	r1, 800938e <__lo0bits+0x32>
 800938a:	3208      	adds	r2, #8
 800938c:	0a1b      	lsrs	r3, r3, #8
 800938e:	0719      	lsls	r1, r3, #28
 8009390:	bf04      	itt	eq
 8009392:	091b      	lsreq	r3, r3, #4
 8009394:	3204      	addeq	r2, #4
 8009396:	0799      	lsls	r1, r3, #30
 8009398:	bf04      	itt	eq
 800939a:	089b      	lsreq	r3, r3, #2
 800939c:	3202      	addeq	r2, #2
 800939e:	07d9      	lsls	r1, r3, #31
 80093a0:	d403      	bmi.n	80093aa <__lo0bits+0x4e>
 80093a2:	085b      	lsrs	r3, r3, #1
 80093a4:	f102 0201 	add.w	r2, r2, #1
 80093a8:	d003      	beq.n	80093b2 <__lo0bits+0x56>
 80093aa:	6003      	str	r3, [r0, #0]
 80093ac:	e7e5      	b.n	800937a <__lo0bits+0x1e>
 80093ae:	2200      	movs	r2, #0
 80093b0:	e7e3      	b.n	800937a <__lo0bits+0x1e>
 80093b2:	2220      	movs	r2, #32
 80093b4:	e7e1      	b.n	800937a <__lo0bits+0x1e>
	...

080093b8 <__i2b>:
 80093b8:	b510      	push	{r4, lr}
 80093ba:	460c      	mov	r4, r1
 80093bc:	2101      	movs	r1, #1
 80093be:	f7ff ff39 	bl	8009234 <_Balloc>
 80093c2:	4602      	mov	r2, r0
 80093c4:	b928      	cbnz	r0, 80093d2 <__i2b+0x1a>
 80093c6:	4b05      	ldr	r3, [pc, #20]	; (80093dc <__i2b+0x24>)
 80093c8:	4805      	ldr	r0, [pc, #20]	; (80093e0 <__i2b+0x28>)
 80093ca:	f240 1145 	movw	r1, #325	; 0x145
 80093ce:	f001 fe27 	bl	800b020 <__assert_func>
 80093d2:	2301      	movs	r3, #1
 80093d4:	6144      	str	r4, [r0, #20]
 80093d6:	6103      	str	r3, [r0, #16]
 80093d8:	bd10      	pop	{r4, pc}
 80093da:	bf00      	nop
 80093dc:	0800dab0 	.word	0x0800dab0
 80093e0:	0800dac1 	.word	0x0800dac1

080093e4 <__multiply>:
 80093e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e8:	4691      	mov	r9, r2
 80093ea:	690a      	ldr	r2, [r1, #16]
 80093ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	bfb8      	it	lt
 80093f4:	460b      	movlt	r3, r1
 80093f6:	460c      	mov	r4, r1
 80093f8:	bfbc      	itt	lt
 80093fa:	464c      	movlt	r4, r9
 80093fc:	4699      	movlt	r9, r3
 80093fe:	6927      	ldr	r7, [r4, #16]
 8009400:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009404:	68a3      	ldr	r3, [r4, #8]
 8009406:	6861      	ldr	r1, [r4, #4]
 8009408:	eb07 060a 	add.w	r6, r7, sl
 800940c:	42b3      	cmp	r3, r6
 800940e:	b085      	sub	sp, #20
 8009410:	bfb8      	it	lt
 8009412:	3101      	addlt	r1, #1
 8009414:	f7ff ff0e 	bl	8009234 <_Balloc>
 8009418:	b930      	cbnz	r0, 8009428 <__multiply+0x44>
 800941a:	4602      	mov	r2, r0
 800941c:	4b44      	ldr	r3, [pc, #272]	; (8009530 <__multiply+0x14c>)
 800941e:	4845      	ldr	r0, [pc, #276]	; (8009534 <__multiply+0x150>)
 8009420:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009424:	f001 fdfc 	bl	800b020 <__assert_func>
 8009428:	f100 0514 	add.w	r5, r0, #20
 800942c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009430:	462b      	mov	r3, r5
 8009432:	2200      	movs	r2, #0
 8009434:	4543      	cmp	r3, r8
 8009436:	d321      	bcc.n	800947c <__multiply+0x98>
 8009438:	f104 0314 	add.w	r3, r4, #20
 800943c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009440:	f109 0314 	add.w	r3, r9, #20
 8009444:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009448:	9202      	str	r2, [sp, #8]
 800944a:	1b3a      	subs	r2, r7, r4
 800944c:	3a15      	subs	r2, #21
 800944e:	f022 0203 	bic.w	r2, r2, #3
 8009452:	3204      	adds	r2, #4
 8009454:	f104 0115 	add.w	r1, r4, #21
 8009458:	428f      	cmp	r7, r1
 800945a:	bf38      	it	cc
 800945c:	2204      	movcc	r2, #4
 800945e:	9201      	str	r2, [sp, #4]
 8009460:	9a02      	ldr	r2, [sp, #8]
 8009462:	9303      	str	r3, [sp, #12]
 8009464:	429a      	cmp	r2, r3
 8009466:	d80c      	bhi.n	8009482 <__multiply+0x9e>
 8009468:	2e00      	cmp	r6, #0
 800946a:	dd03      	ble.n	8009474 <__multiply+0x90>
 800946c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009470:	2b00      	cmp	r3, #0
 8009472:	d05b      	beq.n	800952c <__multiply+0x148>
 8009474:	6106      	str	r6, [r0, #16]
 8009476:	b005      	add	sp, #20
 8009478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800947c:	f843 2b04 	str.w	r2, [r3], #4
 8009480:	e7d8      	b.n	8009434 <__multiply+0x50>
 8009482:	f8b3 a000 	ldrh.w	sl, [r3]
 8009486:	f1ba 0f00 	cmp.w	sl, #0
 800948a:	d024      	beq.n	80094d6 <__multiply+0xf2>
 800948c:	f104 0e14 	add.w	lr, r4, #20
 8009490:	46a9      	mov	r9, r5
 8009492:	f04f 0c00 	mov.w	ip, #0
 8009496:	f85e 2b04 	ldr.w	r2, [lr], #4
 800949a:	f8d9 1000 	ldr.w	r1, [r9]
 800949e:	fa1f fb82 	uxth.w	fp, r2
 80094a2:	b289      	uxth	r1, r1
 80094a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80094a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80094ac:	f8d9 2000 	ldr.w	r2, [r9]
 80094b0:	4461      	add	r1, ip
 80094b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80094b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80094ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80094be:	b289      	uxth	r1, r1
 80094c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80094c4:	4577      	cmp	r7, lr
 80094c6:	f849 1b04 	str.w	r1, [r9], #4
 80094ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80094ce:	d8e2      	bhi.n	8009496 <__multiply+0xb2>
 80094d0:	9a01      	ldr	r2, [sp, #4]
 80094d2:	f845 c002 	str.w	ip, [r5, r2]
 80094d6:	9a03      	ldr	r2, [sp, #12]
 80094d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80094dc:	3304      	adds	r3, #4
 80094de:	f1b9 0f00 	cmp.w	r9, #0
 80094e2:	d021      	beq.n	8009528 <__multiply+0x144>
 80094e4:	6829      	ldr	r1, [r5, #0]
 80094e6:	f104 0c14 	add.w	ip, r4, #20
 80094ea:	46ae      	mov	lr, r5
 80094ec:	f04f 0a00 	mov.w	sl, #0
 80094f0:	f8bc b000 	ldrh.w	fp, [ip]
 80094f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80094f8:	fb09 220b 	mla	r2, r9, fp, r2
 80094fc:	4452      	add	r2, sl
 80094fe:	b289      	uxth	r1, r1
 8009500:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009504:	f84e 1b04 	str.w	r1, [lr], #4
 8009508:	f85c 1b04 	ldr.w	r1, [ip], #4
 800950c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009510:	f8be 1000 	ldrh.w	r1, [lr]
 8009514:	fb09 110a 	mla	r1, r9, sl, r1
 8009518:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800951c:	4567      	cmp	r7, ip
 800951e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009522:	d8e5      	bhi.n	80094f0 <__multiply+0x10c>
 8009524:	9a01      	ldr	r2, [sp, #4]
 8009526:	50a9      	str	r1, [r5, r2]
 8009528:	3504      	adds	r5, #4
 800952a:	e799      	b.n	8009460 <__multiply+0x7c>
 800952c:	3e01      	subs	r6, #1
 800952e:	e79b      	b.n	8009468 <__multiply+0x84>
 8009530:	0800dab0 	.word	0x0800dab0
 8009534:	0800dac1 	.word	0x0800dac1

08009538 <__pow5mult>:
 8009538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800953c:	4615      	mov	r5, r2
 800953e:	f012 0203 	ands.w	r2, r2, #3
 8009542:	4606      	mov	r6, r0
 8009544:	460f      	mov	r7, r1
 8009546:	d007      	beq.n	8009558 <__pow5mult+0x20>
 8009548:	4c1a      	ldr	r4, [pc, #104]	; (80095b4 <__pow5mult+0x7c>)
 800954a:	3a01      	subs	r2, #1
 800954c:	2300      	movs	r3, #0
 800954e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009552:	f7ff fe9d 	bl	8009290 <__multadd>
 8009556:	4607      	mov	r7, r0
 8009558:	10ad      	asrs	r5, r5, #2
 800955a:	d027      	beq.n	80095ac <__pow5mult+0x74>
 800955c:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800955e:	b944      	cbnz	r4, 8009572 <__pow5mult+0x3a>
 8009560:	f240 2171 	movw	r1, #625	; 0x271
 8009564:	4630      	mov	r0, r6
 8009566:	f7ff ff27 	bl	80093b8 <__i2b>
 800956a:	2300      	movs	r3, #0
 800956c:	6430      	str	r0, [r6, #64]	; 0x40
 800956e:	4604      	mov	r4, r0
 8009570:	6003      	str	r3, [r0, #0]
 8009572:	f04f 0900 	mov.w	r9, #0
 8009576:	07eb      	lsls	r3, r5, #31
 8009578:	d50a      	bpl.n	8009590 <__pow5mult+0x58>
 800957a:	4639      	mov	r1, r7
 800957c:	4622      	mov	r2, r4
 800957e:	4630      	mov	r0, r6
 8009580:	f7ff ff30 	bl	80093e4 <__multiply>
 8009584:	4639      	mov	r1, r7
 8009586:	4680      	mov	r8, r0
 8009588:	4630      	mov	r0, r6
 800958a:	f7ff fe78 	bl	800927e <_Bfree>
 800958e:	4647      	mov	r7, r8
 8009590:	106d      	asrs	r5, r5, #1
 8009592:	d00b      	beq.n	80095ac <__pow5mult+0x74>
 8009594:	6820      	ldr	r0, [r4, #0]
 8009596:	b938      	cbnz	r0, 80095a8 <__pow5mult+0x70>
 8009598:	4622      	mov	r2, r4
 800959a:	4621      	mov	r1, r4
 800959c:	4630      	mov	r0, r6
 800959e:	f7ff ff21 	bl	80093e4 <__multiply>
 80095a2:	6020      	str	r0, [r4, #0]
 80095a4:	f8c0 9000 	str.w	r9, [r0]
 80095a8:	4604      	mov	r4, r0
 80095aa:	e7e4      	b.n	8009576 <__pow5mult+0x3e>
 80095ac:	4638      	mov	r0, r7
 80095ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095b2:	bf00      	nop
 80095b4:	0800dc10 	.word	0x0800dc10

080095b8 <__lshift>:
 80095b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095bc:	460c      	mov	r4, r1
 80095be:	6849      	ldr	r1, [r1, #4]
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095c6:	68a3      	ldr	r3, [r4, #8]
 80095c8:	4607      	mov	r7, r0
 80095ca:	4691      	mov	r9, r2
 80095cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095d0:	f108 0601 	add.w	r6, r8, #1
 80095d4:	42b3      	cmp	r3, r6
 80095d6:	db0b      	blt.n	80095f0 <__lshift+0x38>
 80095d8:	4638      	mov	r0, r7
 80095da:	f7ff fe2b 	bl	8009234 <_Balloc>
 80095de:	4605      	mov	r5, r0
 80095e0:	b948      	cbnz	r0, 80095f6 <__lshift+0x3e>
 80095e2:	4602      	mov	r2, r0
 80095e4:	4b28      	ldr	r3, [pc, #160]	; (8009688 <__lshift+0xd0>)
 80095e6:	4829      	ldr	r0, [pc, #164]	; (800968c <__lshift+0xd4>)
 80095e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80095ec:	f001 fd18 	bl	800b020 <__assert_func>
 80095f0:	3101      	adds	r1, #1
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	e7ee      	b.n	80095d4 <__lshift+0x1c>
 80095f6:	2300      	movs	r3, #0
 80095f8:	f100 0114 	add.w	r1, r0, #20
 80095fc:	f100 0210 	add.w	r2, r0, #16
 8009600:	4618      	mov	r0, r3
 8009602:	4553      	cmp	r3, sl
 8009604:	db33      	blt.n	800966e <__lshift+0xb6>
 8009606:	6920      	ldr	r0, [r4, #16]
 8009608:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800960c:	f104 0314 	add.w	r3, r4, #20
 8009610:	f019 091f 	ands.w	r9, r9, #31
 8009614:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009618:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800961c:	d02b      	beq.n	8009676 <__lshift+0xbe>
 800961e:	f1c9 0e20 	rsb	lr, r9, #32
 8009622:	468a      	mov	sl, r1
 8009624:	2200      	movs	r2, #0
 8009626:	6818      	ldr	r0, [r3, #0]
 8009628:	fa00 f009 	lsl.w	r0, r0, r9
 800962c:	4310      	orrs	r0, r2
 800962e:	f84a 0b04 	str.w	r0, [sl], #4
 8009632:	f853 2b04 	ldr.w	r2, [r3], #4
 8009636:	459c      	cmp	ip, r3
 8009638:	fa22 f20e 	lsr.w	r2, r2, lr
 800963c:	d8f3      	bhi.n	8009626 <__lshift+0x6e>
 800963e:	ebac 0304 	sub.w	r3, ip, r4
 8009642:	3b15      	subs	r3, #21
 8009644:	f023 0303 	bic.w	r3, r3, #3
 8009648:	3304      	adds	r3, #4
 800964a:	f104 0015 	add.w	r0, r4, #21
 800964e:	4584      	cmp	ip, r0
 8009650:	bf38      	it	cc
 8009652:	2304      	movcc	r3, #4
 8009654:	50ca      	str	r2, [r1, r3]
 8009656:	b10a      	cbz	r2, 800965c <__lshift+0xa4>
 8009658:	f108 0602 	add.w	r6, r8, #2
 800965c:	3e01      	subs	r6, #1
 800965e:	4638      	mov	r0, r7
 8009660:	612e      	str	r6, [r5, #16]
 8009662:	4621      	mov	r1, r4
 8009664:	f7ff fe0b 	bl	800927e <_Bfree>
 8009668:	4628      	mov	r0, r5
 800966a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800966e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009672:	3301      	adds	r3, #1
 8009674:	e7c5      	b.n	8009602 <__lshift+0x4a>
 8009676:	3904      	subs	r1, #4
 8009678:	f853 2b04 	ldr.w	r2, [r3], #4
 800967c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009680:	459c      	cmp	ip, r3
 8009682:	d8f9      	bhi.n	8009678 <__lshift+0xc0>
 8009684:	e7ea      	b.n	800965c <__lshift+0xa4>
 8009686:	bf00      	nop
 8009688:	0800dab0 	.word	0x0800dab0
 800968c:	0800dac1 	.word	0x0800dac1

08009690 <__mcmp>:
 8009690:	b530      	push	{r4, r5, lr}
 8009692:	6902      	ldr	r2, [r0, #16]
 8009694:	690c      	ldr	r4, [r1, #16]
 8009696:	1b12      	subs	r2, r2, r4
 8009698:	d10e      	bne.n	80096b8 <__mcmp+0x28>
 800969a:	f100 0314 	add.w	r3, r0, #20
 800969e:	3114      	adds	r1, #20
 80096a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80096a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80096a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80096ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80096b0:	42a5      	cmp	r5, r4
 80096b2:	d003      	beq.n	80096bc <__mcmp+0x2c>
 80096b4:	d305      	bcc.n	80096c2 <__mcmp+0x32>
 80096b6:	2201      	movs	r2, #1
 80096b8:	4610      	mov	r0, r2
 80096ba:	bd30      	pop	{r4, r5, pc}
 80096bc:	4283      	cmp	r3, r0
 80096be:	d3f3      	bcc.n	80096a8 <__mcmp+0x18>
 80096c0:	e7fa      	b.n	80096b8 <__mcmp+0x28>
 80096c2:	f04f 32ff 	mov.w	r2, #4294967295
 80096c6:	e7f7      	b.n	80096b8 <__mcmp+0x28>

080096c8 <__mdiff>:
 80096c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096cc:	460c      	mov	r4, r1
 80096ce:	4606      	mov	r6, r0
 80096d0:	4611      	mov	r1, r2
 80096d2:	4620      	mov	r0, r4
 80096d4:	4690      	mov	r8, r2
 80096d6:	f7ff ffdb 	bl	8009690 <__mcmp>
 80096da:	1e05      	subs	r5, r0, #0
 80096dc:	d110      	bne.n	8009700 <__mdiff+0x38>
 80096de:	4629      	mov	r1, r5
 80096e0:	4630      	mov	r0, r6
 80096e2:	f7ff fda7 	bl	8009234 <_Balloc>
 80096e6:	b930      	cbnz	r0, 80096f6 <__mdiff+0x2e>
 80096e8:	4b3a      	ldr	r3, [pc, #232]	; (80097d4 <__mdiff+0x10c>)
 80096ea:	4602      	mov	r2, r0
 80096ec:	f240 2137 	movw	r1, #567	; 0x237
 80096f0:	4839      	ldr	r0, [pc, #228]	; (80097d8 <__mdiff+0x110>)
 80096f2:	f001 fc95 	bl	800b020 <__assert_func>
 80096f6:	2301      	movs	r3, #1
 80096f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009700:	bfa4      	itt	ge
 8009702:	4643      	movge	r3, r8
 8009704:	46a0      	movge	r8, r4
 8009706:	4630      	mov	r0, r6
 8009708:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800970c:	bfa6      	itte	ge
 800970e:	461c      	movge	r4, r3
 8009710:	2500      	movge	r5, #0
 8009712:	2501      	movlt	r5, #1
 8009714:	f7ff fd8e 	bl	8009234 <_Balloc>
 8009718:	b920      	cbnz	r0, 8009724 <__mdiff+0x5c>
 800971a:	4b2e      	ldr	r3, [pc, #184]	; (80097d4 <__mdiff+0x10c>)
 800971c:	4602      	mov	r2, r0
 800971e:	f240 2145 	movw	r1, #581	; 0x245
 8009722:	e7e5      	b.n	80096f0 <__mdiff+0x28>
 8009724:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009728:	6926      	ldr	r6, [r4, #16]
 800972a:	60c5      	str	r5, [r0, #12]
 800972c:	f104 0914 	add.w	r9, r4, #20
 8009730:	f108 0514 	add.w	r5, r8, #20
 8009734:	f100 0e14 	add.w	lr, r0, #20
 8009738:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800973c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009740:	f108 0210 	add.w	r2, r8, #16
 8009744:	46f2      	mov	sl, lr
 8009746:	2100      	movs	r1, #0
 8009748:	f859 3b04 	ldr.w	r3, [r9], #4
 800974c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009750:	fa11 f88b 	uxtah	r8, r1, fp
 8009754:	b299      	uxth	r1, r3
 8009756:	0c1b      	lsrs	r3, r3, #16
 8009758:	eba8 0801 	sub.w	r8, r8, r1
 800975c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009760:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009764:	fa1f f888 	uxth.w	r8, r8
 8009768:	1419      	asrs	r1, r3, #16
 800976a:	454e      	cmp	r6, r9
 800976c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009770:	f84a 3b04 	str.w	r3, [sl], #4
 8009774:	d8e8      	bhi.n	8009748 <__mdiff+0x80>
 8009776:	1b33      	subs	r3, r6, r4
 8009778:	3b15      	subs	r3, #21
 800977a:	f023 0303 	bic.w	r3, r3, #3
 800977e:	3304      	adds	r3, #4
 8009780:	3415      	adds	r4, #21
 8009782:	42a6      	cmp	r6, r4
 8009784:	bf38      	it	cc
 8009786:	2304      	movcc	r3, #4
 8009788:	441d      	add	r5, r3
 800978a:	4473      	add	r3, lr
 800978c:	469e      	mov	lr, r3
 800978e:	462e      	mov	r6, r5
 8009790:	4566      	cmp	r6, ip
 8009792:	d30e      	bcc.n	80097b2 <__mdiff+0xea>
 8009794:	f10c 0203 	add.w	r2, ip, #3
 8009798:	1b52      	subs	r2, r2, r5
 800979a:	f022 0203 	bic.w	r2, r2, #3
 800979e:	3d03      	subs	r5, #3
 80097a0:	45ac      	cmp	ip, r5
 80097a2:	bf38      	it	cc
 80097a4:	2200      	movcc	r2, #0
 80097a6:	4413      	add	r3, r2
 80097a8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80097ac:	b17a      	cbz	r2, 80097ce <__mdiff+0x106>
 80097ae:	6107      	str	r7, [r0, #16]
 80097b0:	e7a4      	b.n	80096fc <__mdiff+0x34>
 80097b2:	f856 8b04 	ldr.w	r8, [r6], #4
 80097b6:	fa11 f288 	uxtah	r2, r1, r8
 80097ba:	1414      	asrs	r4, r2, #16
 80097bc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80097c0:	b292      	uxth	r2, r2
 80097c2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80097c6:	f84e 2b04 	str.w	r2, [lr], #4
 80097ca:	1421      	asrs	r1, r4, #16
 80097cc:	e7e0      	b.n	8009790 <__mdiff+0xc8>
 80097ce:	3f01      	subs	r7, #1
 80097d0:	e7ea      	b.n	80097a8 <__mdiff+0xe0>
 80097d2:	bf00      	nop
 80097d4:	0800dab0 	.word	0x0800dab0
 80097d8:	0800dac1 	.word	0x0800dac1

080097dc <__d2b>:
 80097dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097e0:	460f      	mov	r7, r1
 80097e2:	2101      	movs	r1, #1
 80097e4:	ec59 8b10 	vmov	r8, r9, d0
 80097e8:	4616      	mov	r6, r2
 80097ea:	f7ff fd23 	bl	8009234 <_Balloc>
 80097ee:	4604      	mov	r4, r0
 80097f0:	b930      	cbnz	r0, 8009800 <__d2b+0x24>
 80097f2:	4602      	mov	r2, r0
 80097f4:	4b24      	ldr	r3, [pc, #144]	; (8009888 <__d2b+0xac>)
 80097f6:	4825      	ldr	r0, [pc, #148]	; (800988c <__d2b+0xb0>)
 80097f8:	f240 310f 	movw	r1, #783	; 0x30f
 80097fc:	f001 fc10 	bl	800b020 <__assert_func>
 8009800:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009804:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009808:	bb2d      	cbnz	r5, 8009856 <__d2b+0x7a>
 800980a:	9301      	str	r3, [sp, #4]
 800980c:	f1b8 0300 	subs.w	r3, r8, #0
 8009810:	d026      	beq.n	8009860 <__d2b+0x84>
 8009812:	4668      	mov	r0, sp
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	f7ff fda1 	bl	800935c <__lo0bits>
 800981a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800981e:	b1e8      	cbz	r0, 800985c <__d2b+0x80>
 8009820:	f1c0 0320 	rsb	r3, r0, #32
 8009824:	fa02 f303 	lsl.w	r3, r2, r3
 8009828:	430b      	orrs	r3, r1
 800982a:	40c2      	lsrs	r2, r0
 800982c:	6163      	str	r3, [r4, #20]
 800982e:	9201      	str	r2, [sp, #4]
 8009830:	9b01      	ldr	r3, [sp, #4]
 8009832:	61a3      	str	r3, [r4, #24]
 8009834:	2b00      	cmp	r3, #0
 8009836:	bf14      	ite	ne
 8009838:	2202      	movne	r2, #2
 800983a:	2201      	moveq	r2, #1
 800983c:	6122      	str	r2, [r4, #16]
 800983e:	b1bd      	cbz	r5, 8009870 <__d2b+0x94>
 8009840:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009844:	4405      	add	r5, r0
 8009846:	603d      	str	r5, [r7, #0]
 8009848:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800984c:	6030      	str	r0, [r6, #0]
 800984e:	4620      	mov	r0, r4
 8009850:	b003      	add	sp, #12
 8009852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009856:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800985a:	e7d6      	b.n	800980a <__d2b+0x2e>
 800985c:	6161      	str	r1, [r4, #20]
 800985e:	e7e7      	b.n	8009830 <__d2b+0x54>
 8009860:	a801      	add	r0, sp, #4
 8009862:	f7ff fd7b 	bl	800935c <__lo0bits>
 8009866:	9b01      	ldr	r3, [sp, #4]
 8009868:	6163      	str	r3, [r4, #20]
 800986a:	3020      	adds	r0, #32
 800986c:	2201      	movs	r2, #1
 800986e:	e7e5      	b.n	800983c <__d2b+0x60>
 8009870:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009874:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009878:	6038      	str	r0, [r7, #0]
 800987a:	6918      	ldr	r0, [r3, #16]
 800987c:	f7ff fd4e 	bl	800931c <__hi0bits>
 8009880:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009884:	e7e2      	b.n	800984c <__d2b+0x70>
 8009886:	bf00      	nop
 8009888:	0800dab0 	.word	0x0800dab0
 800988c:	0800dac1 	.word	0x0800dac1

08009890 <__ascii_wctomb>:
 8009890:	b149      	cbz	r1, 80098a6 <__ascii_wctomb+0x16>
 8009892:	2aff      	cmp	r2, #255	; 0xff
 8009894:	bf85      	ittet	hi
 8009896:	238a      	movhi	r3, #138	; 0x8a
 8009898:	6003      	strhi	r3, [r0, #0]
 800989a:	700a      	strbls	r2, [r1, #0]
 800989c:	f04f 30ff 	movhi.w	r0, #4294967295
 80098a0:	bf98      	it	ls
 80098a2:	2001      	movls	r0, #1
 80098a4:	4770      	bx	lr
 80098a6:	4608      	mov	r0, r1
 80098a8:	4770      	bx	lr
 80098aa:	0000      	movs	r0, r0
 80098ac:	0000      	movs	r0, r0
	...

080098b0 <_svfprintf_r>:
 80098b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098b4:	ed2d 8b04 	vpush	{d8-d9}
 80098b8:	b0cf      	sub	sp, #316	; 0x13c
 80098ba:	4689      	mov	r9, r1
 80098bc:	9203      	str	r2, [sp, #12]
 80098be:	461d      	mov	r5, r3
 80098c0:	4682      	mov	sl, r0
 80098c2:	f001 fb01 	bl	800aec8 <_localeconv_r>
 80098c6:	6803      	ldr	r3, [r0, #0]
 80098c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80098ca:	4618      	mov	r0, r3
 80098cc:	f7f6 fc88 	bl	80001e0 <strlen>
 80098d0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80098d4:	900e      	str	r0, [sp, #56]	; 0x38
 80098d6:	0619      	lsls	r1, r3, #24
 80098d8:	d51a      	bpl.n	8009910 <_svfprintf_r+0x60>
 80098da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80098de:	b9bb      	cbnz	r3, 8009910 <_svfprintf_r+0x60>
 80098e0:	2140      	movs	r1, #64	; 0x40
 80098e2:	4650      	mov	r0, sl
 80098e4:	f7ff fa4e 	bl	8008d84 <_malloc_r>
 80098e8:	f8c9 0000 	str.w	r0, [r9]
 80098ec:	f8c9 0010 	str.w	r0, [r9, #16]
 80098f0:	b958      	cbnz	r0, 800990a <_svfprintf_r+0x5a>
 80098f2:	230c      	movs	r3, #12
 80098f4:	f8ca 3000 	str.w	r3, [sl]
 80098f8:	f04f 33ff 	mov.w	r3, #4294967295
 80098fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80098fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009900:	b04f      	add	sp, #316	; 0x13c
 8009902:	ecbd 8b04 	vpop	{d8-d9}
 8009906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800990a:	2340      	movs	r3, #64	; 0x40
 800990c:	f8c9 3014 	str.w	r3, [r9, #20]
 8009910:	ed9f 7b91 	vldr	d7, [pc, #580]	; 8009b58 <_svfprintf_r+0x2a8>
 8009914:	2300      	movs	r3, #0
 8009916:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
 800991a:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800991e:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 8009922:	ac25      	add	r4, sp, #148	; 0x94
 8009924:	9422      	str	r4, [sp, #136]	; 0x88
 8009926:	9305      	str	r3, [sp, #20]
 8009928:	9309      	str	r3, [sp, #36]	; 0x24
 800992a:	9311      	str	r3, [sp, #68]	; 0x44
 800992c:	9314      	str	r3, [sp, #80]	; 0x50
 800992e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009930:	9b03      	ldr	r3, [sp, #12]
 8009932:	461e      	mov	r6, r3
 8009934:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009938:	b10a      	cbz	r2, 800993e <_svfprintf_r+0x8e>
 800993a:	2a25      	cmp	r2, #37	; 0x25
 800993c:	d1f9      	bne.n	8009932 <_svfprintf_r+0x82>
 800993e:	9b03      	ldr	r3, [sp, #12]
 8009940:	1af7      	subs	r7, r6, r3
 8009942:	d00d      	beq.n	8009960 <_svfprintf_r+0xb0>
 8009944:	e9c4 3700 	strd	r3, r7, [r4]
 8009948:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800994a:	443b      	add	r3, r7
 800994c:	9324      	str	r3, [sp, #144]	; 0x90
 800994e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009950:	3301      	adds	r3, #1
 8009952:	2b07      	cmp	r3, #7
 8009954:	9323      	str	r3, [sp, #140]	; 0x8c
 8009956:	dc78      	bgt.n	8009a4a <_svfprintf_r+0x19a>
 8009958:	3408      	adds	r4, #8
 800995a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800995c:	443b      	add	r3, r7
 800995e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009960:	7833      	ldrb	r3, [r6, #0]
 8009962:	2b00      	cmp	r3, #0
 8009964:	f001 815a 	beq.w	800ac1c <_svfprintf_r+0x136c>
 8009968:	2300      	movs	r3, #0
 800996a:	3601      	adds	r6, #1
 800996c:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009970:	f04f 38ff 	mov.w	r8, #4294967295
 8009974:	930f      	str	r3, [sp, #60]	; 0x3c
 8009976:	469b      	mov	fp, r3
 8009978:	270a      	movs	r7, #10
 800997a:	212b      	movs	r1, #43	; 0x2b
 800997c:	4633      	mov	r3, r6
 800997e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009982:	9207      	str	r2, [sp, #28]
 8009984:	930a      	str	r3, [sp, #40]	; 0x28
 8009986:	9b07      	ldr	r3, [sp, #28]
 8009988:	3b20      	subs	r3, #32
 800998a:	2b5a      	cmp	r3, #90	; 0x5a
 800998c:	f200 85c6 	bhi.w	800a51c <_svfprintf_r+0xc6c>
 8009990:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009994:	05c4007e 	.word	0x05c4007e
 8009998:	008605c4 	.word	0x008605c4
 800999c:	05c405c4 	.word	0x05c405c4
 80099a0:	006505c4 	.word	0x006505c4
 80099a4:	05c405c4 	.word	0x05c405c4
 80099a8:	00930089 	.word	0x00930089
 80099ac:	009005c4 	.word	0x009005c4
 80099b0:	05c40096 	.word	0x05c40096
 80099b4:	00b200af 	.word	0x00b200af
 80099b8:	00b200b2 	.word	0x00b200b2
 80099bc:	00b200b2 	.word	0x00b200b2
 80099c0:	00b200b2 	.word	0x00b200b2
 80099c4:	00b200b2 	.word	0x00b200b2
 80099c8:	05c405c4 	.word	0x05c405c4
 80099cc:	05c405c4 	.word	0x05c405c4
 80099d0:	05c405c4 	.word	0x05c405c4
 80099d4:	012905c4 	.word	0x012905c4
 80099d8:	00e605c4 	.word	0x00e605c4
 80099dc:	012900f9 	.word	0x012900f9
 80099e0:	01290129 	.word	0x01290129
 80099e4:	05c405c4 	.word	0x05c405c4
 80099e8:	05c405c4 	.word	0x05c405c4
 80099ec:	05c400c2 	.word	0x05c400c2
 80099f0:	049105c4 	.word	0x049105c4
 80099f4:	05c405c4 	.word	0x05c405c4
 80099f8:	04db05c4 	.word	0x04db05c4
 80099fc:	050105c4 	.word	0x050105c4
 8009a00:	05c405c4 	.word	0x05c405c4
 8009a04:	05c40523 	.word	0x05c40523
 8009a08:	05c405c4 	.word	0x05c405c4
 8009a0c:	05c405c4 	.word	0x05c405c4
 8009a10:	05c405c4 	.word	0x05c405c4
 8009a14:	012905c4 	.word	0x012905c4
 8009a18:	00e605c4 	.word	0x00e605c4
 8009a1c:	012900fb 	.word	0x012900fb
 8009a20:	01290129 	.word	0x01290129
 8009a24:	00fb00c5 	.word	0x00fb00c5
 8009a28:	05c400d9 	.word	0x05c400d9
 8009a2c:	05c400d2 	.word	0x05c400d2
 8009a30:	0493046c 	.word	0x0493046c
 8009a34:	00d904ca 	.word	0x00d904ca
 8009a38:	04db05c4 	.word	0x04db05c4
 8009a3c:	0503007c 	.word	0x0503007c
 8009a40:	05c405c4 	.word	0x05c405c4
 8009a44:	05c40542 	.word	0x05c40542
 8009a48:	007c      	.short	0x007c
 8009a4a:	aa22      	add	r2, sp, #136	; 0x88
 8009a4c:	4649      	mov	r1, r9
 8009a4e:	4650      	mov	r0, sl
 8009a50:	f002 f9aa 	bl	800bda8 <__ssprint_r>
 8009a54:	2800      	cmp	r0, #0
 8009a56:	f040 8137 	bne.w	8009cc8 <_svfprintf_r+0x418>
 8009a5a:	ac25      	add	r4, sp, #148	; 0x94
 8009a5c:	e77d      	b.n	800995a <_svfprintf_r+0xaa>
 8009a5e:	4650      	mov	r0, sl
 8009a60:	f001 fa32 	bl	800aec8 <_localeconv_r>
 8009a64:	6843      	ldr	r3, [r0, #4]
 8009a66:	9314      	str	r3, [sp, #80]	; 0x50
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7f6 fbb9 	bl	80001e0 <strlen>
 8009a6e:	9011      	str	r0, [sp, #68]	; 0x44
 8009a70:	4650      	mov	r0, sl
 8009a72:	f001 fa29 	bl	800aec8 <_localeconv_r>
 8009a76:	6883      	ldr	r3, [r0, #8]
 8009a78:	9309      	str	r3, [sp, #36]	; 0x24
 8009a7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a7c:	212b      	movs	r1, #43	; 0x2b
 8009a7e:	b12b      	cbz	r3, 8009a8c <_svfprintf_r+0x1dc>
 8009a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a82:	b11b      	cbz	r3, 8009a8c <_svfprintf_r+0x1dc>
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	b10b      	cbz	r3, 8009a8c <_svfprintf_r+0x1dc>
 8009a88:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8009a8c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009a8e:	e775      	b.n	800997c <_svfprintf_r+0xcc>
 8009a90:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1f9      	bne.n	8009a8c <_svfprintf_r+0x1dc>
 8009a98:	2320      	movs	r3, #32
 8009a9a:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009a9e:	e7f5      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009aa0:	f04b 0b01 	orr.w	fp, fp, #1
 8009aa4:	e7f2      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009aaa:	930f      	str	r3, [sp, #60]	; 0x3c
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	daed      	bge.n	8009a8c <_svfprintf_r+0x1dc>
 8009ab0:	425b      	negs	r3, r3
 8009ab2:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ab4:	f04b 0b04 	orr.w	fp, fp, #4
 8009ab8:	e7e8      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009aba:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 8009abe:	e7e5      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ac6:	9207      	str	r2, [sp, #28]
 8009ac8:	2a2a      	cmp	r2, #42	; 0x2a
 8009aca:	d10f      	bne.n	8009aec <_svfprintf_r+0x23c>
 8009acc:	f855 2b04 	ldr.w	r2, [r5], #4
 8009ad0:	930a      	str	r3, [sp, #40]	; 0x28
 8009ad2:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 8009ad6:	e7d9      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009ad8:	fb07 2808 	mla	r8, r7, r8, r2
 8009adc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ae0:	9207      	str	r2, [sp, #28]
 8009ae2:	9a07      	ldr	r2, [sp, #28]
 8009ae4:	3a30      	subs	r2, #48	; 0x30
 8009ae6:	2a09      	cmp	r2, #9
 8009ae8:	d9f6      	bls.n	8009ad8 <_svfprintf_r+0x228>
 8009aea:	e74b      	b.n	8009984 <_svfprintf_r+0xd4>
 8009aec:	f04f 0800 	mov.w	r8, #0
 8009af0:	e7f7      	b.n	8009ae2 <_svfprintf_r+0x232>
 8009af2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8009af6:	e7c9      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009af8:	2200      	movs	r2, #0
 8009afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009afc:	920f      	str	r2, [sp, #60]	; 0x3c
 8009afe:	9a07      	ldr	r2, [sp, #28]
 8009b00:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009b02:	3a30      	subs	r2, #48	; 0x30
 8009b04:	fb07 2200 	mla	r2, r7, r0, r2
 8009b08:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b0e:	9207      	str	r2, [sp, #28]
 8009b10:	3a30      	subs	r2, #48	; 0x30
 8009b12:	2a09      	cmp	r2, #9
 8009b14:	d9f3      	bls.n	8009afe <_svfprintf_r+0x24e>
 8009b16:	e735      	b.n	8009984 <_svfprintf_r+0xd4>
 8009b18:	f04b 0b08 	orr.w	fp, fp, #8
 8009b1c:	e7b6      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	2b68      	cmp	r3, #104	; 0x68
 8009b24:	bf01      	itttt	eq
 8009b26:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 8009b28:	3301      	addeq	r3, #1
 8009b2a:	930a      	streq	r3, [sp, #40]	; 0x28
 8009b2c:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8009b30:	bf18      	it	ne
 8009b32:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8009b36:	e7a9      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009b38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	2b6c      	cmp	r3, #108	; 0x6c
 8009b3e:	d105      	bne.n	8009b4c <_svfprintf_r+0x29c>
 8009b40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b42:	3301      	adds	r3, #1
 8009b44:	930a      	str	r3, [sp, #40]	; 0x28
 8009b46:	f04b 0b20 	orr.w	fp, fp, #32
 8009b4a:	e79f      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009b4c:	f04b 0b10 	orr.w	fp, fp, #16
 8009b50:	e79c      	b.n	8009a8c <_svfprintf_r+0x1dc>
 8009b52:	bf00      	nop
 8009b54:	f3af 8000 	nop.w
	...
 8009b60:	462a      	mov	r2, r5
 8009b62:	f852 3b04 	ldr.w	r3, [r2], #4
 8009b66:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	9206      	str	r2, [sp, #24]
 8009b6e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009b72:	9304      	str	r3, [sp, #16]
 8009b74:	461f      	mov	r7, r3
 8009b76:	461e      	mov	r6, r3
 8009b78:	9308      	str	r3, [sp, #32]
 8009b7a:	461d      	mov	r5, r3
 8009b7c:	ab35      	add	r3, sp, #212	; 0xd4
 8009b7e:	f04f 0801 	mov.w	r8, #1
 8009b82:	9303      	str	r3, [sp, #12]
 8009b84:	e1b9      	b.n	8009efa <_svfprintf_r+0x64a>
 8009b86:	f04b 0b10 	orr.w	fp, fp, #16
 8009b8a:	f01b 0f20 	tst.w	fp, #32
 8009b8e:	d012      	beq.n	8009bb6 <_svfprintf_r+0x306>
 8009b90:	3507      	adds	r5, #7
 8009b92:	f025 0307 	bic.w	r3, r5, #7
 8009b96:	461a      	mov	r2, r3
 8009b98:	685e      	ldr	r6, [r3, #4]
 8009b9a:	f852 5b08 	ldr.w	r5, [r2], #8
 8009b9e:	9206      	str	r2, [sp, #24]
 8009ba0:	2e00      	cmp	r6, #0
 8009ba2:	da06      	bge.n	8009bb2 <_svfprintf_r+0x302>
 8009ba4:	426d      	negs	r5, r5
 8009ba6:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8009baa:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8009bae:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e392      	b.n	800a2dc <_svfprintf_r+0xa2c>
 8009bb6:	462b      	mov	r3, r5
 8009bb8:	f01b 0f10 	tst.w	fp, #16
 8009bbc:	f853 6b04 	ldr.w	r6, [r3], #4
 8009bc0:	9306      	str	r3, [sp, #24]
 8009bc2:	d002      	beq.n	8009bca <_svfprintf_r+0x31a>
 8009bc4:	4635      	mov	r5, r6
 8009bc6:	17f6      	asrs	r6, r6, #31
 8009bc8:	e7ea      	b.n	8009ba0 <_svfprintf_r+0x2f0>
 8009bca:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009bce:	d003      	beq.n	8009bd8 <_svfprintf_r+0x328>
 8009bd0:	b235      	sxth	r5, r6
 8009bd2:	f346 36c0 	sbfx	r6, r6, #15, #1
 8009bd6:	e7e3      	b.n	8009ba0 <_svfprintf_r+0x2f0>
 8009bd8:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8009bdc:	d0f2      	beq.n	8009bc4 <_svfprintf_r+0x314>
 8009bde:	b275      	sxtb	r5, r6
 8009be0:	f346 16c0 	sbfx	r6, r6, #7, #1
 8009be4:	e7dc      	b.n	8009ba0 <_svfprintf_r+0x2f0>
 8009be6:	3507      	adds	r5, #7
 8009be8:	f025 0307 	bic.w	r3, r5, #7
 8009bec:	ecb3 7b02 	vldmia	r3!, {d7}
 8009bf0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009bf4:	9306      	str	r3, [sp, #24]
 8009bf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bf8:	ee09 3a10 	vmov	s18, r3
 8009bfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009c02:	ee09 3a90 	vmov	s19, r3
 8009c06:	f04f 32ff 	mov.w	r2, #4294967295
 8009c0a:	4b34      	ldr	r3, [pc, #208]	; (8009cdc <_svfprintf_r+0x42c>)
 8009c0c:	ec51 0b19 	vmov	r0, r1, d9
 8009c10:	f7f6 ff94 	bl	8000b3c <__aeabi_dcmpun>
 8009c14:	bb18      	cbnz	r0, 8009c5e <_svfprintf_r+0x3ae>
 8009c16:	4b31      	ldr	r3, [pc, #196]	; (8009cdc <_svfprintf_r+0x42c>)
 8009c18:	ec51 0b19 	vmov	r0, r1, d9
 8009c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c20:	f7f6 ff6e 	bl	8000b00 <__aeabi_dcmple>
 8009c24:	b9d8      	cbnz	r0, 8009c5e <_svfprintf_r+0x3ae>
 8009c26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	f7f6 ff5d 	bl	8000aec <__aeabi_dcmplt>
 8009c32:	b110      	cbz	r0, 8009c3a <_svfprintf_r+0x38a>
 8009c34:	232d      	movs	r3, #45	; 0x2d
 8009c36:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009c3a:	4a29      	ldr	r2, [pc, #164]	; (8009ce0 <_svfprintf_r+0x430>)
 8009c3c:	4b29      	ldr	r3, [pc, #164]	; (8009ce4 <_svfprintf_r+0x434>)
 8009c3e:	9907      	ldr	r1, [sp, #28]
 8009c40:	2947      	cmp	r1, #71	; 0x47
 8009c42:	bfc8      	it	gt
 8009c44:	461a      	movgt	r2, r3
 8009c46:	2300      	movs	r3, #0
 8009c48:	9203      	str	r2, [sp, #12]
 8009c4a:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8009c4e:	9304      	str	r3, [sp, #16]
 8009c50:	f04f 0803 	mov.w	r8, #3
 8009c54:	461f      	mov	r7, r3
 8009c56:	461e      	mov	r6, r3
 8009c58:	9308      	str	r3, [sp, #32]
 8009c5a:	461d      	mov	r5, r3
 8009c5c:	e14d      	b.n	8009efa <_svfprintf_r+0x64a>
 8009c5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009c62:	4610      	mov	r0, r2
 8009c64:	4619      	mov	r1, r3
 8009c66:	f7f6 ff69 	bl	8000b3c <__aeabi_dcmpun>
 8009c6a:	b140      	cbz	r0, 8009c7e <_svfprintf_r+0x3ce>
 8009c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c6e:	4a1e      	ldr	r2, [pc, #120]	; (8009ce8 <_svfprintf_r+0x438>)
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	bfbc      	itt	lt
 8009c74:	232d      	movlt	r3, #45	; 0x2d
 8009c76:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8009c7a:	4b1c      	ldr	r3, [pc, #112]	; (8009cec <_svfprintf_r+0x43c>)
 8009c7c:	e7df      	b.n	8009c3e <_svfprintf_r+0x38e>
 8009c7e:	9b07      	ldr	r3, [sp, #28]
 8009c80:	f023 0320 	bic.w	r3, r3, #32
 8009c84:	2b41      	cmp	r3, #65	; 0x41
 8009c86:	9308      	str	r3, [sp, #32]
 8009c88:	d132      	bne.n	8009cf0 <_svfprintf_r+0x440>
 8009c8a:	2330      	movs	r3, #48	; 0x30
 8009c8c:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8009c90:	9b07      	ldr	r3, [sp, #28]
 8009c92:	2b61      	cmp	r3, #97	; 0x61
 8009c94:	bf0c      	ite	eq
 8009c96:	2378      	moveq	r3, #120	; 0x78
 8009c98:	2358      	movne	r3, #88	; 0x58
 8009c9a:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8009c9e:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8009ca2:	f04b 0b02 	orr.w	fp, fp, #2
 8009ca6:	f340 8204 	ble.w	800a0b2 <_svfprintf_r+0x802>
 8009caa:	f108 0101 	add.w	r1, r8, #1
 8009cae:	4650      	mov	r0, sl
 8009cb0:	f7ff f868 	bl	8008d84 <_malloc_r>
 8009cb4:	9003      	str	r0, [sp, #12]
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	f040 81ff 	bne.w	800a0ba <_svfprintf_r+0x80a>
 8009cbc:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cc4:	f8a9 300c 	strh.w	r3, [r9, #12]
 8009cc8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8009ccc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009cd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cd2:	bf18      	it	ne
 8009cd4:	f04f 33ff 	movne.w	r3, #4294967295
 8009cd8:	e610      	b.n	80098fc <_svfprintf_r+0x4c>
 8009cda:	bf00      	nop
 8009cdc:	7fefffff 	.word	0x7fefffff
 8009ce0:	0800dc1c 	.word	0x0800dc1c
 8009ce4:	0800dc20 	.word	0x0800dc20
 8009ce8:	0800dc24 	.word	0x0800dc24
 8009cec:	0800dc28 	.word	0x0800dc28
 8009cf0:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009cf4:	f000 81e4 	beq.w	800a0c0 <_svfprintf_r+0x810>
 8009cf8:	9b08      	ldr	r3, [sp, #32]
 8009cfa:	2b47      	cmp	r3, #71	; 0x47
 8009cfc:	f040 81e4 	bne.w	800a0c8 <_svfprintf_r+0x818>
 8009d00:	f1b8 0f00 	cmp.w	r8, #0
 8009d04:	f040 81e0 	bne.w	800a0c8 <_svfprintf_r+0x818>
 8009d08:	f8cd 8010 	str.w	r8, [sp, #16]
 8009d0c:	f04f 0801 	mov.w	r8, #1
 8009d10:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8009d14:	9310      	str	r3, [sp, #64]	; 0x40
 8009d16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f280 81d7 	bge.w	800a0cc <_svfprintf_r+0x81c>
 8009d1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d20:	ee08 3a10 	vmov	s16, r3
 8009d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d26:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d2a:	ee08 3a90 	vmov	s17, r3
 8009d2e:	232d      	movs	r3, #45	; 0x2d
 8009d30:	9318      	str	r3, [sp, #96]	; 0x60
 8009d32:	9b08      	ldr	r3, [sp, #32]
 8009d34:	2b41      	cmp	r3, #65	; 0x41
 8009d36:	f040 81e7 	bne.w	800a108 <_svfprintf_r+0x858>
 8009d3a:	eeb0 0a48 	vmov.f32	s0, s16
 8009d3e:	eef0 0a68 	vmov.f32	s1, s17
 8009d42:	a81c      	add	r0, sp, #112	; 0x70
 8009d44:	f001 f8f4 	bl	800af30 <frexp>
 8009d48:	2200      	movs	r2, #0
 8009d4a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009d4e:	ec51 0b10 	vmov	r0, r1, d0
 8009d52:	f7f6 fc59 	bl	8000608 <__aeabi_dmul>
 8009d56:	2200      	movs	r2, #0
 8009d58:	2300      	movs	r3, #0
 8009d5a:	4606      	mov	r6, r0
 8009d5c:	460f      	mov	r7, r1
 8009d5e:	f7f6 febb 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d62:	b108      	cbz	r0, 8009d68 <_svfprintf_r+0x4b8>
 8009d64:	2301      	movs	r3, #1
 8009d66:	931c      	str	r3, [sp, #112]	; 0x70
 8009d68:	4bac      	ldr	r3, [pc, #688]	; (800a01c <_svfprintf_r+0x76c>)
 8009d6a:	4aad      	ldr	r2, [pc, #692]	; (800a020 <_svfprintf_r+0x770>)
 8009d6c:	9907      	ldr	r1, [sp, #28]
 8009d6e:	9d03      	ldr	r5, [sp, #12]
 8009d70:	2961      	cmp	r1, #97	; 0x61
 8009d72:	bf18      	it	ne
 8009d74:	461a      	movne	r2, r3
 8009d76:	f108 33ff 	add.w	r3, r8, #4294967295
 8009d7a:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d7c:	9305      	str	r3, [sp, #20]
 8009d7e:	4ba9      	ldr	r3, [pc, #676]	; (800a024 <_svfprintf_r+0x774>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	4630      	mov	r0, r6
 8009d84:	4639      	mov	r1, r7
 8009d86:	f7f6 fc3f 	bl	8000608 <__aeabi_dmul>
 8009d8a:	460f      	mov	r7, r1
 8009d8c:	4606      	mov	r6, r0
 8009d8e:	f7f6 feeb 	bl	8000b68 <__aeabi_d2iz>
 8009d92:	9019      	str	r0, [sp, #100]	; 0x64
 8009d94:	f7f6 fbce 	bl	8000534 <__aeabi_i2d>
 8009d98:	4602      	mov	r2, r0
 8009d9a:	460b      	mov	r3, r1
 8009d9c:	4630      	mov	r0, r6
 8009d9e:	4639      	mov	r1, r7
 8009da0:	f7f6 fa7a 	bl	8000298 <__aeabi_dsub>
 8009da4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009da6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009da8:	5c9b      	ldrb	r3, [r3, r2]
 8009daa:	f805 3b01 	strb.w	r3, [r5], #1
 8009dae:	9b05      	ldr	r3, [sp, #20]
 8009db0:	9312      	str	r3, [sp, #72]	; 0x48
 8009db2:	1c5a      	adds	r2, r3, #1
 8009db4:	4606      	mov	r6, r0
 8009db6:	460f      	mov	r7, r1
 8009db8:	d007      	beq.n	8009dca <_svfprintf_r+0x51a>
 8009dba:	3b01      	subs	r3, #1
 8009dbc:	9305      	str	r3, [sp, #20]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	f7f6 fe89 	bl	8000ad8 <__aeabi_dcmpeq>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d0d9      	beq.n	8009d7e <_svfprintf_r+0x4ce>
 8009dca:	4b97      	ldr	r3, [pc, #604]	; (800a028 <_svfprintf_r+0x778>)
 8009dcc:	2200      	movs	r2, #0
 8009dce:	4630      	mov	r0, r6
 8009dd0:	4639      	mov	r1, r7
 8009dd2:	f7f6 fea9 	bl	8000b28 <__aeabi_dcmpgt>
 8009dd6:	b960      	cbnz	r0, 8009df2 <_svfprintf_r+0x542>
 8009dd8:	4b93      	ldr	r3, [pc, #588]	; (800a028 <_svfprintf_r+0x778>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	4630      	mov	r0, r6
 8009dde:	4639      	mov	r1, r7
 8009de0:	f7f6 fe7a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009de4:	2800      	cmp	r0, #0
 8009de6:	f000 818a 	beq.w	800a0fe <_svfprintf_r+0x84e>
 8009dea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009dec:	07de      	lsls	r6, r3, #31
 8009dee:	f140 8186 	bpl.w	800a0fe <_svfprintf_r+0x84e>
 8009df2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009df4:	9520      	str	r5, [sp, #128]	; 0x80
 8009df6:	7bd9      	ldrb	r1, [r3, #15]
 8009df8:	2030      	movs	r0, #48	; 0x30
 8009dfa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009dfc:	1e53      	subs	r3, r2, #1
 8009dfe:	9320      	str	r3, [sp, #128]	; 0x80
 8009e00:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009e04:	428b      	cmp	r3, r1
 8009e06:	f000 8169 	beq.w	800a0dc <_svfprintf_r+0x82c>
 8009e0a:	2b39      	cmp	r3, #57	; 0x39
 8009e0c:	bf0b      	itete	eq
 8009e0e:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009e10:	3301      	addne	r3, #1
 8009e12:	7a9b      	ldrbeq	r3, [r3, #10]
 8009e14:	b2db      	uxtbne	r3, r3
 8009e16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009e1a:	9b03      	ldr	r3, [sp, #12]
 8009e1c:	1aeb      	subs	r3, r5, r3
 8009e1e:	9305      	str	r3, [sp, #20]
 8009e20:	9b08      	ldr	r3, [sp, #32]
 8009e22:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8009e24:	2b47      	cmp	r3, #71	; 0x47
 8009e26:	f040 81b9 	bne.w	800a19c <_svfprintf_r+0x8ec>
 8009e2a:	1ce8      	adds	r0, r5, #3
 8009e2c:	db02      	blt.n	8009e34 <_svfprintf_r+0x584>
 8009e2e:	45a8      	cmp	r8, r5
 8009e30:	f280 81d7 	bge.w	800a1e2 <_svfprintf_r+0x932>
 8009e34:	9b07      	ldr	r3, [sp, #28]
 8009e36:	3b02      	subs	r3, #2
 8009e38:	9307      	str	r3, [sp, #28]
 8009e3a:	9907      	ldr	r1, [sp, #28]
 8009e3c:	f89d 201c 	ldrb.w	r2, [sp, #28]
 8009e40:	f021 0120 	bic.w	r1, r1, #32
 8009e44:	2941      	cmp	r1, #65	; 0x41
 8009e46:	bf08      	it	eq
 8009e48:	320f      	addeq	r2, #15
 8009e4a:	f105 33ff 	add.w	r3, r5, #4294967295
 8009e4e:	bf06      	itte	eq
 8009e50:	b2d2      	uxtbeq	r2, r2
 8009e52:	2101      	moveq	r1, #1
 8009e54:	2100      	movne	r1, #0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	931c      	str	r3, [sp, #112]	; 0x70
 8009e5a:	bfb8      	it	lt
 8009e5c:	f1c5 0301 	rsblt	r3, r5, #1
 8009e60:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8009e64:	bfb4      	ite	lt
 8009e66:	222d      	movlt	r2, #45	; 0x2d
 8009e68:	222b      	movge	r2, #43	; 0x2b
 8009e6a:	2b09      	cmp	r3, #9
 8009e6c:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 8009e70:	f340 81aa 	ble.w	800a1c8 <_svfprintf_r+0x918>
 8009e74:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 8009e78:	260a      	movs	r6, #10
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	fb93 f5f6 	sdiv	r5, r3, r6
 8009e80:	fb06 3115 	mls	r1, r6, r5, r3
 8009e84:	3130      	adds	r1, #48	; 0x30
 8009e86:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	2963      	cmp	r1, #99	; 0x63
 8009e8e:	f100 30ff 	add.w	r0, r0, #4294967295
 8009e92:	462b      	mov	r3, r5
 8009e94:	dcf1      	bgt.n	8009e7a <_svfprintf_r+0x5ca>
 8009e96:	3330      	adds	r3, #48	; 0x30
 8009e98:	1e91      	subs	r1, r2, #2
 8009e9a:	f800 3c01 	strb.w	r3, [r0, #-1]
 8009e9e:	f10d 0579 	add.w	r5, sp, #121	; 0x79
 8009ea2:	460b      	mov	r3, r1
 8009ea4:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 8009ea8:	4283      	cmp	r3, r0
 8009eaa:	f0c0 8188 	bcc.w	800a1be <_svfprintf_r+0x90e>
 8009eae:	f10d 0389 	add.w	r3, sp, #137	; 0x89
 8009eb2:	1a9b      	subs	r3, r3, r2
 8009eb4:	4281      	cmp	r1, r0
 8009eb6:	bf88      	it	hi
 8009eb8:	2300      	movhi	r3, #0
 8009eba:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8009ebe:	441a      	add	r2, r3
 8009ec0:	ab1e      	add	r3, sp, #120	; 0x78
 8009ec2:	1ad3      	subs	r3, r2, r3
 8009ec4:	9a05      	ldr	r2, [sp, #20]
 8009ec6:	9315      	str	r3, [sp, #84]	; 0x54
 8009ec8:	2a01      	cmp	r2, #1
 8009eca:	eb03 0802 	add.w	r8, r3, r2
 8009ece:	dc02      	bgt.n	8009ed6 <_svfprintf_r+0x626>
 8009ed0:	f01b 0f01 	tst.w	fp, #1
 8009ed4:	d001      	beq.n	8009eda <_svfprintf_r+0x62a>
 8009ed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ed8:	4498      	add	r8, r3
 8009eda:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8009ede:	2600      	movs	r6, #0
 8009ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ee4:	9310      	str	r3, [sp, #64]	; 0x40
 8009ee6:	9608      	str	r6, [sp, #32]
 8009ee8:	4635      	mov	r5, r6
 8009eea:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009eec:	b113      	cbz	r3, 8009ef4 <_svfprintf_r+0x644>
 8009eee:	232d      	movs	r3, #45	; 0x2d
 8009ef0:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8009ef4:	f8dd b040 	ldr.w	fp, [sp, #64]	; 0x40
 8009ef8:	2700      	movs	r7, #0
 8009efa:	4547      	cmp	r7, r8
 8009efc:	463b      	mov	r3, r7
 8009efe:	bfb8      	it	lt
 8009f00:	4643      	movlt	r3, r8
 8009f02:	9310      	str	r3, [sp, #64]	; 0x40
 8009f04:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8009f08:	b113      	cbz	r3, 8009f10 <_svfprintf_r+0x660>
 8009f0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	9310      	str	r3, [sp, #64]	; 0x40
 8009f10:	f01b 0302 	ands.w	r3, fp, #2
 8009f14:	9317      	str	r3, [sp, #92]	; 0x5c
 8009f16:	bf1e      	ittt	ne
 8009f18:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8009f1a:	3302      	addne	r3, #2
 8009f1c:	9310      	strne	r3, [sp, #64]	; 0x40
 8009f1e:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8009f22:	9318      	str	r3, [sp, #96]	; 0x60
 8009f24:	d122      	bne.n	8009f6c <_svfprintf_r+0x6bc>
 8009f26:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009f2a:	1a9b      	subs	r3, r3, r2
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	9312      	str	r3, [sp, #72]	; 0x48
 8009f30:	dd1c      	ble.n	8009f6c <_svfprintf_r+0x6bc>
 8009f32:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009f34:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 8009f38:	2810      	cmp	r0, #16
 8009f3a:	483c      	ldr	r0, [pc, #240]	; (800a02c <_svfprintf_r+0x77c>)
 8009f3c:	6020      	str	r0, [r4, #0]
 8009f3e:	f102 0201 	add.w	r2, r2, #1
 8009f42:	f104 0108 	add.w	r1, r4, #8
 8009f46:	f300 82f7 	bgt.w	800a538 <_svfprintf_r+0xc88>
 8009f4a:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009f4c:	6060      	str	r0, [r4, #4]
 8009f4e:	4403      	add	r3, r0
 8009f50:	2a07      	cmp	r2, #7
 8009f52:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 8009f56:	f340 8304 	ble.w	800a562 <_svfprintf_r+0xcb2>
 8009f5a:	aa22      	add	r2, sp, #136	; 0x88
 8009f5c:	4649      	mov	r1, r9
 8009f5e:	4650      	mov	r0, sl
 8009f60:	f001 ff22 	bl	800bda8 <__ssprint_r>
 8009f64:	2800      	cmp	r0, #0
 8009f66:	f040 8637 	bne.w	800abd8 <_svfprintf_r+0x1328>
 8009f6a:	ac25      	add	r4, sp, #148	; 0x94
 8009f6c:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
 8009f70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009f72:	b16a      	cbz	r2, 8009f90 <_svfprintf_r+0x6e0>
 8009f74:	f10d 026b 	add.w	r2, sp, #107	; 0x6b
 8009f78:	6022      	str	r2, [r4, #0]
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	4413      	add	r3, r2
 8009f7e:	9324      	str	r3, [sp, #144]	; 0x90
 8009f80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009f82:	6062      	str	r2, [r4, #4]
 8009f84:	4413      	add	r3, r2
 8009f86:	2b07      	cmp	r3, #7
 8009f88:	9323      	str	r3, [sp, #140]	; 0x8c
 8009f8a:	f300 82ec 	bgt.w	800a566 <_svfprintf_r+0xcb6>
 8009f8e:	3408      	adds	r4, #8
 8009f90:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f92:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009f94:	b162      	cbz	r2, 8009fb0 <_svfprintf_r+0x700>
 8009f96:	aa1b      	add	r2, sp, #108	; 0x6c
 8009f98:	6022      	str	r2, [r4, #0]
 8009f9a:	2202      	movs	r2, #2
 8009f9c:	4413      	add	r3, r2
 8009f9e:	9324      	str	r3, [sp, #144]	; 0x90
 8009fa0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009fa2:	6062      	str	r2, [r4, #4]
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	2b07      	cmp	r3, #7
 8009fa8:	9323      	str	r3, [sp, #140]	; 0x8c
 8009faa:	f300 82e6 	bgt.w	800a57a <_svfprintf_r+0xcca>
 8009fae:	3408      	adds	r4, #8
 8009fb0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009fb2:	2b80      	cmp	r3, #128	; 0x80
 8009fb4:	d122      	bne.n	8009ffc <_svfprintf_r+0x74c>
 8009fb6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009fba:	1a9b      	subs	r3, r3, r2
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	9312      	str	r3, [sp, #72]	; 0x48
 8009fc0:	dd1c      	ble.n	8009ffc <_svfprintf_r+0x74c>
 8009fc2:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009fc4:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 8009fc8:	2810      	cmp	r0, #16
 8009fca:	4819      	ldr	r0, [pc, #100]	; (800a030 <_svfprintf_r+0x780>)
 8009fcc:	6020      	str	r0, [r4, #0]
 8009fce:	f102 0201 	add.w	r2, r2, #1
 8009fd2:	f104 0108 	add.w	r1, r4, #8
 8009fd6:	f300 82da 	bgt.w	800a58e <_svfprintf_r+0xcde>
 8009fda:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009fdc:	6060      	str	r0, [r4, #4]
 8009fde:	4403      	add	r3, r0
 8009fe0:	2a07      	cmp	r2, #7
 8009fe2:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 8009fe6:	f340 82e7 	ble.w	800a5b8 <_svfprintf_r+0xd08>
 8009fea:	aa22      	add	r2, sp, #136	; 0x88
 8009fec:	4649      	mov	r1, r9
 8009fee:	4650      	mov	r0, sl
 8009ff0:	f001 feda 	bl	800bda8 <__ssprint_r>
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	f040 85ef 	bne.w	800abd8 <_svfprintf_r+0x1328>
 8009ffa:	ac25      	add	r4, sp, #148	; 0x94
 8009ffc:	eba7 0708 	sub.w	r7, r7, r8
 800a000:	2f00      	cmp	r7, #0
 800a002:	dd27      	ble.n	800a054 <_svfprintf_r+0x7a4>
 800a004:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a008:	4809      	ldr	r0, [pc, #36]	; (800a030 <_svfprintf_r+0x780>)
 800a00a:	6020      	str	r0, [r4, #0]
 800a00c:	2f10      	cmp	r7, #16
 800a00e:	f103 0301 	add.w	r3, r3, #1
 800a012:	f104 0108 	add.w	r1, r4, #8
 800a016:	f300 82d1 	bgt.w	800a5bc <_svfprintf_r+0xd0c>
 800a01a:	e00b      	b.n	800a034 <_svfprintf_r+0x784>
 800a01c:	0800dc3d 	.word	0x0800dc3d
 800a020:	0800dc2c 	.word	0x0800dc2c
 800a024:	40300000 	.word	0x40300000
 800a028:	3fe00000 	.word	0x3fe00000
 800a02c:	0800dc50 	.word	0x0800dc50
 800a030:	0800dc60 	.word	0x0800dc60
 800a034:	6067      	str	r7, [r4, #4]
 800a036:	2b07      	cmp	r3, #7
 800a038:	4417      	add	r7, r2
 800a03a:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800a03e:	f340 82d0 	ble.w	800a5e2 <_svfprintf_r+0xd32>
 800a042:	aa22      	add	r2, sp, #136	; 0x88
 800a044:	4649      	mov	r1, r9
 800a046:	4650      	mov	r0, sl
 800a048:	f001 feae 	bl	800bda8 <__ssprint_r>
 800a04c:	2800      	cmp	r0, #0
 800a04e:	f040 85c3 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a052:	ac25      	add	r4, sp, #148	; 0x94
 800a054:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a058:	9f24      	ldr	r7, [sp, #144]	; 0x90
 800a05a:	f040 82c9 	bne.w	800a5f0 <_svfprintf_r+0xd40>
 800a05e:	9b03      	ldr	r3, [sp, #12]
 800a060:	e9c4 3800 	strd	r3, r8, [r4]
 800a064:	4447      	add	r7, r8
 800a066:	9724      	str	r7, [sp, #144]	; 0x90
 800a068:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a06a:	3301      	adds	r3, #1
 800a06c:	2b07      	cmp	r3, #7
 800a06e:	9323      	str	r3, [sp, #140]	; 0x8c
 800a070:	f300 8303 	bgt.w	800a67a <_svfprintf_r+0xdca>
 800a074:	3408      	adds	r4, #8
 800a076:	f01b 0f04 	tst.w	fp, #4
 800a07a:	f040 858f 	bne.w	800ab9c <_svfprintf_r+0x12ec>
 800a07e:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800a082:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a084:	428a      	cmp	r2, r1
 800a086:	bfac      	ite	ge
 800a088:	189b      	addge	r3, r3, r2
 800a08a:	185b      	addlt	r3, r3, r1
 800a08c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a08e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a090:	b13b      	cbz	r3, 800a0a2 <_svfprintf_r+0x7f2>
 800a092:	aa22      	add	r2, sp, #136	; 0x88
 800a094:	4649      	mov	r1, r9
 800a096:	4650      	mov	r0, sl
 800a098:	f001 fe86 	bl	800bda8 <__ssprint_r>
 800a09c:	2800      	cmp	r0, #0
 800a09e:	f040 859b 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	9323      	str	r3, [sp, #140]	; 0x8c
 800a0a6:	9b04      	ldr	r3, [sp, #16]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	f040 85b1 	bne.w	800ac10 <_svfprintf_r+0x1360>
 800a0ae:	ac25      	add	r4, sp, #148	; 0x94
 800a0b0:	e0e7      	b.n	800a282 <_svfprintf_r+0x9d2>
 800a0b2:	ab35      	add	r3, sp, #212	; 0xd4
 800a0b4:	9004      	str	r0, [sp, #16]
 800a0b6:	9303      	str	r3, [sp, #12]
 800a0b8:	e62a      	b.n	8009d10 <_svfprintf_r+0x460>
 800a0ba:	9b03      	ldr	r3, [sp, #12]
 800a0bc:	9304      	str	r3, [sp, #16]
 800a0be:	e627      	b.n	8009d10 <_svfprintf_r+0x460>
 800a0c0:	9004      	str	r0, [sp, #16]
 800a0c2:	f04f 0806 	mov.w	r8, #6
 800a0c6:	e623      	b.n	8009d10 <_svfprintf_r+0x460>
 800a0c8:	9004      	str	r0, [sp, #16]
 800a0ca:	e621      	b.n	8009d10 <_svfprintf_r+0x460>
 800a0cc:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	eeb0 8a47 	vmov.f32	s16, s14
 800a0d6:	eef0 8a67 	vmov.f32	s17, s15
 800a0da:	e629      	b.n	8009d30 <_svfprintf_r+0x480>
 800a0dc:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a0e0:	e68b      	b.n	8009dfa <_svfprintf_r+0x54a>
 800a0e2:	f803 0b01 	strb.w	r0, [r3], #1
 800a0e6:	1aca      	subs	r2, r1, r3
 800a0e8:	2a00      	cmp	r2, #0
 800a0ea:	dafa      	bge.n	800a0e2 <_svfprintf_r+0x832>
 800a0ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a0ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a0f0:	3201      	adds	r2, #1
 800a0f2:	f103 0301 	add.w	r3, r3, #1
 800a0f6:	bfb8      	it	lt
 800a0f8:	2300      	movlt	r3, #0
 800a0fa:	441d      	add	r5, r3
 800a0fc:	e68d      	b.n	8009e1a <_svfprintf_r+0x56a>
 800a0fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a100:	462b      	mov	r3, r5
 800a102:	18a9      	adds	r1, r5, r2
 800a104:	2030      	movs	r0, #48	; 0x30
 800a106:	e7ee      	b.n	800a0e6 <_svfprintf_r+0x836>
 800a108:	9b08      	ldr	r3, [sp, #32]
 800a10a:	2b46      	cmp	r3, #70	; 0x46
 800a10c:	d005      	beq.n	800a11a <_svfprintf_r+0x86a>
 800a10e:	2b45      	cmp	r3, #69	; 0x45
 800a110:	d11d      	bne.n	800a14e <_svfprintf_r+0x89e>
 800a112:	f108 0501 	add.w	r5, r8, #1
 800a116:	2102      	movs	r1, #2
 800a118:	e001      	b.n	800a11e <_svfprintf_r+0x86e>
 800a11a:	4645      	mov	r5, r8
 800a11c:	2103      	movs	r1, #3
 800a11e:	ab20      	add	r3, sp, #128	; 0x80
 800a120:	9301      	str	r3, [sp, #4]
 800a122:	ab1d      	add	r3, sp, #116	; 0x74
 800a124:	9300      	str	r3, [sp, #0]
 800a126:	462a      	mov	r2, r5
 800a128:	ab1c      	add	r3, sp, #112	; 0x70
 800a12a:	4650      	mov	r0, sl
 800a12c:	eeb0 0a48 	vmov.f32	s0, s16
 800a130:	eef0 0a68 	vmov.f32	s1, s17
 800a134:	f001 f850 	bl	800b1d8 <_dtoa_r>
 800a138:	9b08      	ldr	r3, [sp, #32]
 800a13a:	9003      	str	r0, [sp, #12]
 800a13c:	2b47      	cmp	r3, #71	; 0x47
 800a13e:	d108      	bne.n	800a152 <_svfprintf_r+0x8a2>
 800a140:	f01b 0f01 	tst.w	fp, #1
 800a144:	d105      	bne.n	800a152 <_svfprintf_r+0x8a2>
 800a146:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a148:	9a03      	ldr	r2, [sp, #12]
 800a14a:	1a9b      	subs	r3, r3, r2
 800a14c:	e667      	b.n	8009e1e <_svfprintf_r+0x56e>
 800a14e:	4645      	mov	r5, r8
 800a150:	e7e1      	b.n	800a116 <_svfprintf_r+0x866>
 800a152:	9b03      	ldr	r3, [sp, #12]
 800a154:	195e      	adds	r6, r3, r5
 800a156:	9b08      	ldr	r3, [sp, #32]
 800a158:	2b46      	cmp	r3, #70	; 0x46
 800a15a:	d10f      	bne.n	800a17c <_svfprintf_r+0x8cc>
 800a15c:	9b03      	ldr	r3, [sp, #12]
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	2b30      	cmp	r3, #48	; 0x30
 800a162:	d109      	bne.n	800a178 <_svfprintf_r+0x8c8>
 800a164:	ec51 0b18 	vmov	r0, r1, d8
 800a168:	2200      	movs	r2, #0
 800a16a:	2300      	movs	r3, #0
 800a16c:	f7f6 fcb4 	bl	8000ad8 <__aeabi_dcmpeq>
 800a170:	b910      	cbnz	r0, 800a178 <_svfprintf_r+0x8c8>
 800a172:	f1c5 0501 	rsb	r5, r5, #1
 800a176:	951c      	str	r5, [sp, #112]	; 0x70
 800a178:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a17a:	441e      	add	r6, r3
 800a17c:	ec51 0b18 	vmov	r0, r1, d8
 800a180:	2200      	movs	r2, #0
 800a182:	2300      	movs	r3, #0
 800a184:	f7f6 fca8 	bl	8000ad8 <__aeabi_dcmpeq>
 800a188:	b100      	cbz	r0, 800a18c <_svfprintf_r+0x8dc>
 800a18a:	9620      	str	r6, [sp, #128]	; 0x80
 800a18c:	2230      	movs	r2, #48	; 0x30
 800a18e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a190:	429e      	cmp	r6, r3
 800a192:	d9d8      	bls.n	800a146 <_svfprintf_r+0x896>
 800a194:	1c59      	adds	r1, r3, #1
 800a196:	9120      	str	r1, [sp, #128]	; 0x80
 800a198:	701a      	strb	r2, [r3, #0]
 800a19a:	e7f8      	b.n	800a18e <_svfprintf_r+0x8de>
 800a19c:	9b08      	ldr	r3, [sp, #32]
 800a19e:	2b46      	cmp	r3, #70	; 0x46
 800a1a0:	f47f ae4b 	bne.w	8009e3a <_svfprintf_r+0x58a>
 800a1a4:	f00b 0301 	and.w	r3, fp, #1
 800a1a8:	2d00      	cmp	r5, #0
 800a1aa:	ea43 0308 	orr.w	r3, r3, r8
 800a1ae:	dd25      	ble.n	800a1fc <_svfprintf_r+0x94c>
 800a1b0:	b383      	cbz	r3, 800a214 <_svfprintf_r+0x964>
 800a1b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1b4:	18eb      	adds	r3, r5, r3
 800a1b6:	4498      	add	r8, r3
 800a1b8:	2366      	movs	r3, #102	; 0x66
 800a1ba:	9307      	str	r3, [sp, #28]
 800a1bc:	e030      	b.n	800a220 <_svfprintf_r+0x970>
 800a1be:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a1c2:	f805 6f01 	strb.w	r6, [r5, #1]!
 800a1c6:	e66f      	b.n	8009ea8 <_svfprintf_r+0x5f8>
 800a1c8:	b941      	cbnz	r1, 800a1dc <_svfprintf_r+0x92c>
 800a1ca:	2230      	movs	r2, #48	; 0x30
 800a1cc:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 800a1d0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800a1d4:	3330      	adds	r3, #48	; 0x30
 800a1d6:	f802 3b01 	strb.w	r3, [r2], #1
 800a1da:	e671      	b.n	8009ec0 <_svfprintf_r+0x610>
 800a1dc:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800a1e0:	e7f8      	b.n	800a1d4 <_svfprintf_r+0x924>
 800a1e2:	9b05      	ldr	r3, [sp, #20]
 800a1e4:	42ab      	cmp	r3, r5
 800a1e6:	dd0d      	ble.n	800a204 <_svfprintf_r+0x954>
 800a1e8:	9b05      	ldr	r3, [sp, #20]
 800a1ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1ec:	2d00      	cmp	r5, #0
 800a1ee:	eb03 0802 	add.w	r8, r3, r2
 800a1f2:	dc0d      	bgt.n	800a210 <_svfprintf_r+0x960>
 800a1f4:	f1c5 0301 	rsb	r3, r5, #1
 800a1f8:	4498      	add	r8, r3
 800a1fa:	e009      	b.n	800a210 <_svfprintf_r+0x960>
 800a1fc:	b163      	cbz	r3, 800a218 <_svfprintf_r+0x968>
 800a1fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a200:	3301      	adds	r3, #1
 800a202:	e7d8      	b.n	800a1b6 <_svfprintf_r+0x906>
 800a204:	f01b 0f01 	tst.w	fp, #1
 800a208:	d01d      	beq.n	800a246 <_svfprintf_r+0x996>
 800a20a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a20c:	eb05 0803 	add.w	r8, r5, r3
 800a210:	2367      	movs	r3, #103	; 0x67
 800a212:	e7d2      	b.n	800a1ba <_svfprintf_r+0x90a>
 800a214:	46a8      	mov	r8, r5
 800a216:	e7cf      	b.n	800a1b8 <_svfprintf_r+0x908>
 800a218:	2366      	movs	r3, #102	; 0x66
 800a21a:	9307      	str	r3, [sp, #28]
 800a21c:	f04f 0801 	mov.w	r8, #1
 800a220:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 800a224:	9308      	str	r3, [sp, #32]
 800a226:	d01f      	beq.n	800a268 <_svfprintf_r+0x9b8>
 800a228:	2600      	movs	r6, #0
 800a22a:	2d00      	cmp	r5, #0
 800a22c:	9608      	str	r6, [sp, #32]
 800a22e:	f77f ae5c 	ble.w	8009eea <_svfprintf_r+0x63a>
 800a232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	2bff      	cmp	r3, #255	; 0xff
 800a238:	d107      	bne.n	800a24a <_svfprintf_r+0x99a>
 800a23a:	9b08      	ldr	r3, [sp, #32]
 800a23c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a23e:	4433      	add	r3, r6
 800a240:	fb02 8803 	mla	r8, r2, r3, r8
 800a244:	e651      	b.n	8009eea <_svfprintf_r+0x63a>
 800a246:	46a8      	mov	r8, r5
 800a248:	e7e2      	b.n	800a210 <_svfprintf_r+0x960>
 800a24a:	42ab      	cmp	r3, r5
 800a24c:	daf5      	bge.n	800a23a <_svfprintf_r+0x98a>
 800a24e:	1aed      	subs	r5, r5, r3
 800a250:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a252:	785b      	ldrb	r3, [r3, #1]
 800a254:	b133      	cbz	r3, 800a264 <_svfprintf_r+0x9b4>
 800a256:	9b08      	ldr	r3, [sp, #32]
 800a258:	3301      	adds	r3, #1
 800a25a:	9308      	str	r3, [sp, #32]
 800a25c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a25e:	3301      	adds	r3, #1
 800a260:	9309      	str	r3, [sp, #36]	; 0x24
 800a262:	e7e6      	b.n	800a232 <_svfprintf_r+0x982>
 800a264:	3601      	adds	r6, #1
 800a266:	e7e4      	b.n	800a232 <_svfprintf_r+0x982>
 800a268:	9e08      	ldr	r6, [sp, #32]
 800a26a:	e63e      	b.n	8009eea <_svfprintf_r+0x63a>
 800a26c:	1d2b      	adds	r3, r5, #4
 800a26e:	f01b 0f20 	tst.w	fp, #32
 800a272:	9306      	str	r3, [sp, #24]
 800a274:	d00a      	beq.n	800a28c <_svfprintf_r+0x9dc>
 800a276:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a278:	682b      	ldr	r3, [r5, #0]
 800a27a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a27c:	17d2      	asrs	r2, r2, #31
 800a27e:	e9c3 1200 	strd	r1, r2, [r3]
 800a282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a284:	9d06      	ldr	r5, [sp, #24]
 800a286:	9303      	str	r3, [sp, #12]
 800a288:	f7ff bb52 	b.w	8009930 <_svfprintf_r+0x80>
 800a28c:	f01b 0f10 	tst.w	fp, #16
 800a290:	d003      	beq.n	800a29a <_svfprintf_r+0x9ea>
 800a292:	682b      	ldr	r3, [r5, #0]
 800a294:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a296:	601a      	str	r2, [r3, #0]
 800a298:	e7f3      	b.n	800a282 <_svfprintf_r+0x9d2>
 800a29a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a29e:	d003      	beq.n	800a2a8 <_svfprintf_r+0x9f8>
 800a2a0:	682b      	ldr	r3, [r5, #0]
 800a2a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2a4:	801a      	strh	r2, [r3, #0]
 800a2a6:	e7ec      	b.n	800a282 <_svfprintf_r+0x9d2>
 800a2a8:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a2ac:	d0f1      	beq.n	800a292 <_svfprintf_r+0x9e2>
 800a2ae:	682b      	ldr	r3, [r5, #0]
 800a2b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2b2:	701a      	strb	r2, [r3, #0]
 800a2b4:	e7e5      	b.n	800a282 <_svfprintf_r+0x9d2>
 800a2b6:	f04b 0b10 	orr.w	fp, fp, #16
 800a2ba:	f01b 0320 	ands.w	r3, fp, #32
 800a2be:	d020      	beq.n	800a302 <_svfprintf_r+0xa52>
 800a2c0:	3507      	adds	r5, #7
 800a2c2:	f025 0307 	bic.w	r3, r5, #7
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	685e      	ldr	r6, [r3, #4]
 800a2ca:	f852 5b08 	ldr.w	r5, [r2], #8
 800a2ce:	9206      	str	r2, [sp, #24]
 800a2d0:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800a2dc:	f1b8 3fff 	cmp.w	r8, #4294967295
 800a2e0:	f000 84a7 	beq.w	800ac32 <_svfprintf_r+0x1382>
 800a2e4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
 800a2e8:	9204      	str	r2, [sp, #16]
 800a2ea:	ea55 0206 	orrs.w	r2, r5, r6
 800a2ee:	f040 84a6 	bne.w	800ac3e <_svfprintf_r+0x138e>
 800a2f2:	f1b8 0f00 	cmp.w	r8, #0
 800a2f6:	f000 8107 	beq.w	800a508 <_svfprintf_r+0xc58>
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	f040 84a2 	bne.w	800ac44 <_svfprintf_r+0x1394>
 800a300:	e0a3      	b.n	800a44a <_svfprintf_r+0xb9a>
 800a302:	462a      	mov	r2, r5
 800a304:	f01b 0610 	ands.w	r6, fp, #16
 800a308:	f852 5b04 	ldr.w	r5, [r2], #4
 800a30c:	9206      	str	r2, [sp, #24]
 800a30e:	d001      	beq.n	800a314 <_svfprintf_r+0xa64>
 800a310:	461e      	mov	r6, r3
 800a312:	e7dd      	b.n	800a2d0 <_svfprintf_r+0xa20>
 800a314:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a318:	d001      	beq.n	800a31e <_svfprintf_r+0xa6e>
 800a31a:	b2ad      	uxth	r5, r5
 800a31c:	e7d8      	b.n	800a2d0 <_svfprintf_r+0xa20>
 800a31e:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a322:	d0d5      	beq.n	800a2d0 <_svfprintf_r+0xa20>
 800a324:	b2ed      	uxtb	r5, r5
 800a326:	e7f3      	b.n	800a310 <_svfprintf_r+0xa60>
 800a328:	462b      	mov	r3, r5
 800a32a:	2278      	movs	r2, #120	; 0x78
 800a32c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a330:	9306      	str	r3, [sp, #24]
 800a332:	f647 0330 	movw	r3, #30768	; 0x7830
 800a336:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
 800a33a:	4bab      	ldr	r3, [pc, #684]	; (800a5e8 <_svfprintf_r+0xd38>)
 800a33c:	9316      	str	r3, [sp, #88]	; 0x58
 800a33e:	2600      	movs	r6, #0
 800a340:	f04b 0b02 	orr.w	fp, fp, #2
 800a344:	2302      	movs	r3, #2
 800a346:	9207      	str	r2, [sp, #28]
 800a348:	e7c5      	b.n	800a2d6 <_svfprintf_r+0xa26>
 800a34a:	462b      	mov	r3, r5
 800a34c:	f1b8 3fff 	cmp.w	r8, #4294967295
 800a350:	f853 2b04 	ldr.w	r2, [r3], #4
 800a354:	9203      	str	r2, [sp, #12]
 800a356:	f04f 0500 	mov.w	r5, #0
 800a35a:	9306      	str	r3, [sp, #24]
 800a35c:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 800a360:	d010      	beq.n	800a384 <_svfprintf_r+0xad4>
 800a362:	9803      	ldr	r0, [sp, #12]
 800a364:	4642      	mov	r2, r8
 800a366:	4629      	mov	r1, r5
 800a368:	f7f5 ff42 	bl	80001f0 <memchr>
 800a36c:	9004      	str	r0, [sp, #16]
 800a36e:	2800      	cmp	r0, #0
 800a370:	f000 80e0 	beq.w	800a534 <_svfprintf_r+0xc84>
 800a374:	9a03      	ldr	r2, [sp, #12]
 800a376:	9504      	str	r5, [sp, #16]
 800a378:	eba0 0802 	sub.w	r8, r0, r2
 800a37c:	462f      	mov	r7, r5
 800a37e:	462e      	mov	r6, r5
 800a380:	9508      	str	r5, [sp, #32]
 800a382:	e5ba      	b.n	8009efa <_svfprintf_r+0x64a>
 800a384:	9803      	ldr	r0, [sp, #12]
 800a386:	f7f5 ff2b 	bl	80001e0 <strlen>
 800a38a:	462f      	mov	r7, r5
 800a38c:	4680      	mov	r8, r0
 800a38e:	9504      	str	r5, [sp, #16]
 800a390:	463e      	mov	r6, r7
 800a392:	463b      	mov	r3, r7
 800a394:	e460      	b.n	8009c58 <_svfprintf_r+0x3a8>
 800a396:	f04b 0b10 	orr.w	fp, fp, #16
 800a39a:	f01b 0320 	ands.w	r3, fp, #32
 800a39e:	d009      	beq.n	800a3b4 <_svfprintf_r+0xb04>
 800a3a0:	3507      	adds	r5, #7
 800a3a2:	f025 0307 	bic.w	r3, r5, #7
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	685e      	ldr	r6, [r3, #4]
 800a3aa:	f852 5b08 	ldr.w	r5, [r2], #8
 800a3ae:	9206      	str	r2, [sp, #24]
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e790      	b.n	800a2d6 <_svfprintf_r+0xa26>
 800a3b4:	462a      	mov	r2, r5
 800a3b6:	f01b 0610 	ands.w	r6, fp, #16
 800a3ba:	f852 5b04 	ldr.w	r5, [r2], #4
 800a3be:	9206      	str	r2, [sp, #24]
 800a3c0:	d001      	beq.n	800a3c6 <_svfprintf_r+0xb16>
 800a3c2:	461e      	mov	r6, r3
 800a3c4:	e7f4      	b.n	800a3b0 <_svfprintf_r+0xb00>
 800a3c6:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a3ca:	d001      	beq.n	800a3d0 <_svfprintf_r+0xb20>
 800a3cc:	b2ad      	uxth	r5, r5
 800a3ce:	e7ef      	b.n	800a3b0 <_svfprintf_r+0xb00>
 800a3d0:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a3d4:	d0ec      	beq.n	800a3b0 <_svfprintf_r+0xb00>
 800a3d6:	b2ed      	uxtb	r5, r5
 800a3d8:	e7f3      	b.n	800a3c2 <_svfprintf_r+0xb12>
 800a3da:	4b84      	ldr	r3, [pc, #528]	; (800a5ec <_svfprintf_r+0xd3c>)
 800a3dc:	9316      	str	r3, [sp, #88]	; 0x58
 800a3de:	f01b 0320 	ands.w	r3, fp, #32
 800a3e2:	d01b      	beq.n	800a41c <_svfprintf_r+0xb6c>
 800a3e4:	3507      	adds	r5, #7
 800a3e6:	f025 0307 	bic.w	r3, r5, #7
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	685e      	ldr	r6, [r3, #4]
 800a3ee:	f852 5b08 	ldr.w	r5, [r2], #8
 800a3f2:	9206      	str	r2, [sp, #24]
 800a3f4:	f01b 0f01 	tst.w	fp, #1
 800a3f8:	d00a      	beq.n	800a410 <_svfprintf_r+0xb60>
 800a3fa:	ea55 0306 	orrs.w	r3, r5, r6
 800a3fe:	d007      	beq.n	800a410 <_svfprintf_r+0xb60>
 800a400:	2330      	movs	r3, #48	; 0x30
 800a402:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 800a406:	9b07      	ldr	r3, [sp, #28]
 800a408:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 800a40c:	f04b 0b02 	orr.w	fp, fp, #2
 800a410:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 800a414:	2302      	movs	r3, #2
 800a416:	e75e      	b.n	800a2d6 <_svfprintf_r+0xa26>
 800a418:	4b73      	ldr	r3, [pc, #460]	; (800a5e8 <_svfprintf_r+0xd38>)
 800a41a:	e7df      	b.n	800a3dc <_svfprintf_r+0xb2c>
 800a41c:	462a      	mov	r2, r5
 800a41e:	f01b 0610 	ands.w	r6, fp, #16
 800a422:	f852 5b04 	ldr.w	r5, [r2], #4
 800a426:	9206      	str	r2, [sp, #24]
 800a428:	d001      	beq.n	800a42e <_svfprintf_r+0xb7e>
 800a42a:	461e      	mov	r6, r3
 800a42c:	e7e2      	b.n	800a3f4 <_svfprintf_r+0xb44>
 800a42e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 800a432:	d001      	beq.n	800a438 <_svfprintf_r+0xb88>
 800a434:	b2ad      	uxth	r5, r5
 800a436:	e7dd      	b.n	800a3f4 <_svfprintf_r+0xb44>
 800a438:	f41b 7600 	ands.w	r6, fp, #512	; 0x200
 800a43c:	d0da      	beq.n	800a3f4 <_svfprintf_r+0xb44>
 800a43e:	b2ed      	uxtb	r5, r5
 800a440:	e7f3      	b.n	800a42a <_svfprintf_r+0xb7a>
 800a442:	2d0a      	cmp	r5, #10
 800a444:	f176 0300 	sbcs.w	r3, r6, #0
 800a448:	d206      	bcs.n	800a458 <_svfprintf_r+0xba8>
 800a44a:	3530      	adds	r5, #48	; 0x30
 800a44c:	f88d 5137 	strb.w	r5, [sp, #311]	; 0x137
 800a450:	f20d 1337 	addw	r3, sp, #311	; 0x137
 800a454:	f000 bc16 	b.w	800ac84 <_svfprintf_r+0x13d4>
 800a458:	2300      	movs	r3, #0
 800a45a:	9305      	str	r3, [sp, #20]
 800a45c:	9b04      	ldr	r3, [sp, #16]
 800a45e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a462:	af4e      	add	r7, sp, #312	; 0x138
 800a464:	9308      	str	r3, [sp, #32]
 800a466:	220a      	movs	r2, #10
 800a468:	2300      	movs	r3, #0
 800a46a:	4628      	mov	r0, r5
 800a46c:	4631      	mov	r1, r6
 800a46e:	f7f6 fbf3 	bl	8000c58 <__aeabi_uldivmod>
 800a472:	1e7b      	subs	r3, r7, #1
 800a474:	9303      	str	r3, [sp, #12]
 800a476:	9b05      	ldr	r3, [sp, #20]
 800a478:	9010      	str	r0, [sp, #64]	; 0x40
 800a47a:	3301      	adds	r3, #1
 800a47c:	9305      	str	r3, [sp, #20]
 800a47e:	9b08      	ldr	r3, [sp, #32]
 800a480:	3230      	adds	r2, #48	; 0x30
 800a482:	468b      	mov	fp, r1
 800a484:	f807 2c01 	strb.w	r2, [r7, #-1]
 800a488:	b1d3      	cbz	r3, 800a4c0 <_svfprintf_r+0xc10>
 800a48a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a48c:	9a05      	ldr	r2, [sp, #20]
 800a48e:	781b      	ldrb	r3, [r3, #0]
 800a490:	429a      	cmp	r2, r3
 800a492:	d115      	bne.n	800a4c0 <_svfprintf_r+0xc10>
 800a494:	2aff      	cmp	r2, #255	; 0xff
 800a496:	d013      	beq.n	800a4c0 <_svfprintf_r+0xc10>
 800a498:	2d0a      	cmp	r5, #10
 800a49a:	f176 0300 	sbcs.w	r3, r6, #0
 800a49e:	d30f      	bcc.n	800a4c0 <_svfprintf_r+0xc10>
 800a4a0:	9b03      	ldr	r3, [sp, #12]
 800a4a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a4a4:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a4a6:	1a9b      	subs	r3, r3, r2
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	9303      	str	r3, [sp, #12]
 800a4ac:	f000 fcf9 	bl	800aea2 <strncpy>
 800a4b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b2:	785b      	ldrb	r3, [r3, #1]
 800a4b4:	b11b      	cbz	r3, 800a4be <_svfprintf_r+0xc0e>
 800a4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a4bc:	2300      	movs	r3, #0
 800a4be:	9305      	str	r3, [sp, #20]
 800a4c0:	2d0a      	cmp	r5, #10
 800a4c2:	f176 0600 	sbcs.w	r6, r6, #0
 800a4c6:	d20b      	bcs.n	800a4e0 <_svfprintf_r+0xc30>
 800a4c8:	9b03      	ldr	r3, [sp, #12]
 800a4ca:	f8dd b010 	ldr.w	fp, [sp, #16]
 800a4ce:	aa4e      	add	r2, sp, #312	; 0x138
 800a4d0:	4647      	mov	r7, r8
 800a4d2:	eba2 0803 	sub.w	r8, r2, r3
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	9304      	str	r3, [sp, #16]
 800a4da:	461e      	mov	r6, r3
 800a4dc:	f7ff bbbc 	b.w	8009c58 <_svfprintf_r+0x3a8>
 800a4e0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a4e2:	9f03      	ldr	r7, [sp, #12]
 800a4e4:	465e      	mov	r6, fp
 800a4e6:	e7be      	b.n	800a466 <_svfprintf_r+0xbb6>
 800a4e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a4ea:	f005 030f 	and.w	r3, r5, #15
 800a4ee:	092d      	lsrs	r5, r5, #4
 800a4f0:	5cd3      	ldrb	r3, [r2, r3]
 800a4f2:	9a03      	ldr	r2, [sp, #12]
 800a4f4:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 800a4f8:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a4fc:	0936      	lsrs	r6, r6, #4
 800a4fe:	ea55 0306 	orrs.w	r3, r5, r6
 800a502:	9203      	str	r2, [sp, #12]
 800a504:	d1f0      	bne.n	800a4e8 <_svfprintf_r+0xc38>
 800a506:	e7df      	b.n	800a4c8 <_svfprintf_r+0xc18>
 800a508:	b933      	cbnz	r3, 800a518 <_svfprintf_r+0xc68>
 800a50a:	f01b 0f01 	tst.w	fp, #1
 800a50e:	d003      	beq.n	800a518 <_svfprintf_r+0xc68>
 800a510:	2330      	movs	r3, #48	; 0x30
 800a512:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 800a516:	e79b      	b.n	800a450 <_svfprintf_r+0xba0>
 800a518:	ab4e      	add	r3, sp, #312	; 0x138
 800a51a:	e3b3      	b.n	800ac84 <_svfprintf_r+0x13d4>
 800a51c:	9b07      	ldr	r3, [sp, #28]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	f000 837c 	beq.w	800ac1c <_svfprintf_r+0x136c>
 800a524:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 800a528:	2300      	movs	r3, #0
 800a52a:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800a52e:	9506      	str	r5, [sp, #24]
 800a530:	f7ff bb1f 	b.w	8009b72 <_svfprintf_r+0x2c2>
 800a534:	9f04      	ldr	r7, [sp, #16]
 800a536:	e72b      	b.n	800a390 <_svfprintf_r+0xae0>
 800a538:	2010      	movs	r0, #16
 800a53a:	4403      	add	r3, r0
 800a53c:	2a07      	cmp	r2, #7
 800a53e:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a542:	6060      	str	r0, [r4, #4]
 800a544:	dd08      	ble.n	800a558 <_svfprintf_r+0xca8>
 800a546:	aa22      	add	r2, sp, #136	; 0x88
 800a548:	4649      	mov	r1, r9
 800a54a:	4650      	mov	r0, sl
 800a54c:	f001 fc2c 	bl	800bda8 <__ssprint_r>
 800a550:	2800      	cmp	r0, #0
 800a552:	f040 8341 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a556:	a925      	add	r1, sp, #148	; 0x94
 800a558:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a55a:	3b10      	subs	r3, #16
 800a55c:	9312      	str	r3, [sp, #72]	; 0x48
 800a55e:	460c      	mov	r4, r1
 800a560:	e4e7      	b.n	8009f32 <_svfprintf_r+0x682>
 800a562:	460c      	mov	r4, r1
 800a564:	e502      	b.n	8009f6c <_svfprintf_r+0x6bc>
 800a566:	aa22      	add	r2, sp, #136	; 0x88
 800a568:	4649      	mov	r1, r9
 800a56a:	4650      	mov	r0, sl
 800a56c:	f001 fc1c 	bl	800bda8 <__ssprint_r>
 800a570:	2800      	cmp	r0, #0
 800a572:	f040 8331 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a576:	ac25      	add	r4, sp, #148	; 0x94
 800a578:	e50a      	b.n	8009f90 <_svfprintf_r+0x6e0>
 800a57a:	aa22      	add	r2, sp, #136	; 0x88
 800a57c:	4649      	mov	r1, r9
 800a57e:	4650      	mov	r0, sl
 800a580:	f001 fc12 	bl	800bda8 <__ssprint_r>
 800a584:	2800      	cmp	r0, #0
 800a586:	f040 8327 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a58a:	ac25      	add	r4, sp, #148	; 0x94
 800a58c:	e510      	b.n	8009fb0 <_svfprintf_r+0x700>
 800a58e:	2010      	movs	r0, #16
 800a590:	4403      	add	r3, r0
 800a592:	2a07      	cmp	r2, #7
 800a594:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800a598:	6060      	str	r0, [r4, #4]
 800a59a:	dd08      	ble.n	800a5ae <_svfprintf_r+0xcfe>
 800a59c:	aa22      	add	r2, sp, #136	; 0x88
 800a59e:	4649      	mov	r1, r9
 800a5a0:	4650      	mov	r0, sl
 800a5a2:	f001 fc01 	bl	800bda8 <__ssprint_r>
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	f040 8316 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a5ac:	a925      	add	r1, sp, #148	; 0x94
 800a5ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5b0:	3b10      	subs	r3, #16
 800a5b2:	9312      	str	r3, [sp, #72]	; 0x48
 800a5b4:	460c      	mov	r4, r1
 800a5b6:	e504      	b.n	8009fc2 <_svfprintf_r+0x712>
 800a5b8:	460c      	mov	r4, r1
 800a5ba:	e51f      	b.n	8009ffc <_svfprintf_r+0x74c>
 800a5bc:	2010      	movs	r0, #16
 800a5be:	4402      	add	r2, r0
 800a5c0:	2b07      	cmp	r3, #7
 800a5c2:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a5c6:	6060      	str	r0, [r4, #4]
 800a5c8:	dd08      	ble.n	800a5dc <_svfprintf_r+0xd2c>
 800a5ca:	aa22      	add	r2, sp, #136	; 0x88
 800a5cc:	4649      	mov	r1, r9
 800a5ce:	4650      	mov	r0, sl
 800a5d0:	f001 fbea 	bl	800bda8 <__ssprint_r>
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	f040 82ff 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a5da:	a925      	add	r1, sp, #148	; 0x94
 800a5dc:	3f10      	subs	r7, #16
 800a5de:	460c      	mov	r4, r1
 800a5e0:	e510      	b.n	800a004 <_svfprintf_r+0x754>
 800a5e2:	460c      	mov	r4, r1
 800a5e4:	e536      	b.n	800a054 <_svfprintf_r+0x7a4>
 800a5e6:	bf00      	nop
 800a5e8:	0800dc2c 	.word	0x0800dc2c
 800a5ec:	0800dc3d 	.word	0x0800dc3d
 800a5f0:	9b07      	ldr	r3, [sp, #28]
 800a5f2:	2b65      	cmp	r3, #101	; 0x65
 800a5f4:	f340 823a 	ble.w	800aa6c <_svfprintf_r+0x11bc>
 800a5f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	2300      	movs	r3, #0
 800a600:	f7f6 fa6a 	bl	8000ad8 <__aeabi_dcmpeq>
 800a604:	2800      	cmp	r0, #0
 800a606:	d068      	beq.n	800a6da <_svfprintf_r+0xe2a>
 800a608:	4b6d      	ldr	r3, [pc, #436]	; (800a7c0 <_svfprintf_r+0xf10>)
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	2301      	movs	r3, #1
 800a60e:	441f      	add	r7, r3
 800a610:	6063      	str	r3, [r4, #4]
 800a612:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a614:	9724      	str	r7, [sp, #144]	; 0x90
 800a616:	3301      	adds	r3, #1
 800a618:	2b07      	cmp	r3, #7
 800a61a:	9323      	str	r3, [sp, #140]	; 0x8c
 800a61c:	dc37      	bgt.n	800a68e <_svfprintf_r+0xdde>
 800a61e:	3408      	adds	r4, #8
 800a620:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a622:	9a05      	ldr	r2, [sp, #20]
 800a624:	4293      	cmp	r3, r2
 800a626:	db03      	blt.n	800a630 <_svfprintf_r+0xd80>
 800a628:	f01b 0f01 	tst.w	fp, #1
 800a62c:	f43f ad23 	beq.w	800a076 <_svfprintf_r+0x7c6>
 800a630:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a632:	6023      	str	r3, [r4, #0]
 800a634:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a636:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a638:	6063      	str	r3, [r4, #4]
 800a63a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a63c:	4413      	add	r3, r2
 800a63e:	9324      	str	r3, [sp, #144]	; 0x90
 800a640:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a642:	3301      	adds	r3, #1
 800a644:	2b07      	cmp	r3, #7
 800a646:	9323      	str	r3, [sp, #140]	; 0x8c
 800a648:	dc2b      	bgt.n	800a6a2 <_svfprintf_r+0xdf2>
 800a64a:	3408      	adds	r4, #8
 800a64c:	9b05      	ldr	r3, [sp, #20]
 800a64e:	1e5d      	subs	r5, r3, #1
 800a650:	2d00      	cmp	r5, #0
 800a652:	f77f ad10 	ble.w	800a076 <_svfprintf_r+0x7c6>
 800a656:	4e5b      	ldr	r6, [pc, #364]	; (800a7c4 <_svfprintf_r+0xf14>)
 800a658:	2710      	movs	r7, #16
 800a65a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a65e:	2d10      	cmp	r5, #16
 800a660:	f103 0301 	add.w	r3, r3, #1
 800a664:	f104 0108 	add.w	r1, r4, #8
 800a668:	6026      	str	r6, [r4, #0]
 800a66a:	dc24      	bgt.n	800a6b6 <_svfprintf_r+0xe06>
 800a66c:	6065      	str	r5, [r4, #4]
 800a66e:	4415      	add	r5, r2
 800a670:	9524      	str	r5, [sp, #144]	; 0x90
 800a672:	2b07      	cmp	r3, #7
 800a674:	9323      	str	r3, [sp, #140]	; 0x8c
 800a676:	f340 828e 	ble.w	800ab96 <_svfprintf_r+0x12e6>
 800a67a:	aa22      	add	r2, sp, #136	; 0x88
 800a67c:	4649      	mov	r1, r9
 800a67e:	4650      	mov	r0, sl
 800a680:	f001 fb92 	bl	800bda8 <__ssprint_r>
 800a684:	2800      	cmp	r0, #0
 800a686:	f040 82a7 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a68a:	ac25      	add	r4, sp, #148	; 0x94
 800a68c:	e4f3      	b.n	800a076 <_svfprintf_r+0x7c6>
 800a68e:	aa22      	add	r2, sp, #136	; 0x88
 800a690:	4649      	mov	r1, r9
 800a692:	4650      	mov	r0, sl
 800a694:	f001 fb88 	bl	800bda8 <__ssprint_r>
 800a698:	2800      	cmp	r0, #0
 800a69a:	f040 829d 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a69e:	ac25      	add	r4, sp, #148	; 0x94
 800a6a0:	e7be      	b.n	800a620 <_svfprintf_r+0xd70>
 800a6a2:	aa22      	add	r2, sp, #136	; 0x88
 800a6a4:	4649      	mov	r1, r9
 800a6a6:	4650      	mov	r0, sl
 800a6a8:	f001 fb7e 	bl	800bda8 <__ssprint_r>
 800a6ac:	2800      	cmp	r0, #0
 800a6ae:	f040 8293 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a6b2:	ac25      	add	r4, sp, #148	; 0x94
 800a6b4:	e7ca      	b.n	800a64c <_svfprintf_r+0xd9c>
 800a6b6:	3210      	adds	r2, #16
 800a6b8:	2b07      	cmp	r3, #7
 800a6ba:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a6be:	6067      	str	r7, [r4, #4]
 800a6c0:	dd08      	ble.n	800a6d4 <_svfprintf_r+0xe24>
 800a6c2:	aa22      	add	r2, sp, #136	; 0x88
 800a6c4:	4649      	mov	r1, r9
 800a6c6:	4650      	mov	r0, sl
 800a6c8:	f001 fb6e 	bl	800bda8 <__ssprint_r>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	f040 8283 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a6d2:	a925      	add	r1, sp, #148	; 0x94
 800a6d4:	3d10      	subs	r5, #16
 800a6d6:	460c      	mov	r4, r1
 800a6d8:	e7bf      	b.n	800a65a <_svfprintf_r+0xdaa>
 800a6da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	dc73      	bgt.n	800a7c8 <_svfprintf_r+0xf18>
 800a6e0:	4b37      	ldr	r3, [pc, #220]	; (800a7c0 <_svfprintf_r+0xf10>)
 800a6e2:	6023      	str	r3, [r4, #0]
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	441f      	add	r7, r3
 800a6e8:	6063      	str	r3, [r4, #4]
 800a6ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a6ec:	9724      	str	r7, [sp, #144]	; 0x90
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	2b07      	cmp	r3, #7
 800a6f2:	9323      	str	r3, [sp, #140]	; 0x8c
 800a6f4:	dc3d      	bgt.n	800a772 <_svfprintf_r+0xec2>
 800a6f6:	3408      	adds	r4, #8
 800a6f8:	9905      	ldr	r1, [sp, #20]
 800a6fa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a6fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a6fe:	430b      	orrs	r3, r1
 800a700:	f00b 0101 	and.w	r1, fp, #1
 800a704:	430b      	orrs	r3, r1
 800a706:	f43f acb6 	beq.w	800a076 <_svfprintf_r+0x7c6>
 800a70a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a710:	6063      	str	r3, [r4, #4]
 800a712:	441a      	add	r2, r3
 800a714:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a716:	9224      	str	r2, [sp, #144]	; 0x90
 800a718:	3301      	adds	r3, #1
 800a71a:	2b07      	cmp	r3, #7
 800a71c:	9323      	str	r3, [sp, #140]	; 0x8c
 800a71e:	dc32      	bgt.n	800a786 <_svfprintf_r+0xed6>
 800a720:	3408      	adds	r4, #8
 800a722:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800a724:	2d00      	cmp	r5, #0
 800a726:	da1b      	bge.n	800a760 <_svfprintf_r+0xeb0>
 800a728:	4e26      	ldr	r6, [pc, #152]	; (800a7c4 <_svfprintf_r+0xf14>)
 800a72a:	426d      	negs	r5, r5
 800a72c:	4623      	mov	r3, r4
 800a72e:	2710      	movs	r7, #16
 800a730:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 800a734:	2d10      	cmp	r5, #16
 800a736:	f102 0201 	add.w	r2, r2, #1
 800a73a:	f104 0408 	add.w	r4, r4, #8
 800a73e:	601e      	str	r6, [r3, #0]
 800a740:	dc2b      	bgt.n	800a79a <_svfprintf_r+0xeea>
 800a742:	605d      	str	r5, [r3, #4]
 800a744:	2a07      	cmp	r2, #7
 800a746:	440d      	add	r5, r1
 800a748:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 800a74c:	dd08      	ble.n	800a760 <_svfprintf_r+0xeb0>
 800a74e:	aa22      	add	r2, sp, #136	; 0x88
 800a750:	4649      	mov	r1, r9
 800a752:	4650      	mov	r0, sl
 800a754:	f001 fb28 	bl	800bda8 <__ssprint_r>
 800a758:	2800      	cmp	r0, #0
 800a75a:	f040 823d 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a75e:	ac25      	add	r4, sp, #148	; 0x94
 800a760:	9b03      	ldr	r3, [sp, #12]
 800a762:	6023      	str	r3, [r4, #0]
 800a764:	9b05      	ldr	r3, [sp, #20]
 800a766:	9a05      	ldr	r2, [sp, #20]
 800a768:	6063      	str	r3, [r4, #4]
 800a76a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a76c:	4413      	add	r3, r2
 800a76e:	9324      	str	r3, [sp, #144]	; 0x90
 800a770:	e47a      	b.n	800a068 <_svfprintf_r+0x7b8>
 800a772:	aa22      	add	r2, sp, #136	; 0x88
 800a774:	4649      	mov	r1, r9
 800a776:	4650      	mov	r0, sl
 800a778:	f001 fb16 	bl	800bda8 <__ssprint_r>
 800a77c:	2800      	cmp	r0, #0
 800a77e:	f040 822b 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a782:	ac25      	add	r4, sp, #148	; 0x94
 800a784:	e7b8      	b.n	800a6f8 <_svfprintf_r+0xe48>
 800a786:	aa22      	add	r2, sp, #136	; 0x88
 800a788:	4649      	mov	r1, r9
 800a78a:	4650      	mov	r0, sl
 800a78c:	f001 fb0c 	bl	800bda8 <__ssprint_r>
 800a790:	2800      	cmp	r0, #0
 800a792:	f040 8221 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a796:	ac25      	add	r4, sp, #148	; 0x94
 800a798:	e7c3      	b.n	800a722 <_svfprintf_r+0xe72>
 800a79a:	3110      	adds	r1, #16
 800a79c:	2a07      	cmp	r2, #7
 800a79e:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 800a7a2:	605f      	str	r7, [r3, #4]
 800a7a4:	dd08      	ble.n	800a7b8 <_svfprintf_r+0xf08>
 800a7a6:	aa22      	add	r2, sp, #136	; 0x88
 800a7a8:	4649      	mov	r1, r9
 800a7aa:	4650      	mov	r0, sl
 800a7ac:	f001 fafc 	bl	800bda8 <__ssprint_r>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	f040 8211 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a7b6:	ac25      	add	r4, sp, #148	; 0x94
 800a7b8:	3d10      	subs	r5, #16
 800a7ba:	4623      	mov	r3, r4
 800a7bc:	e7b8      	b.n	800a730 <_svfprintf_r+0xe80>
 800a7be:	bf00      	nop
 800a7c0:	0800dc4e 	.word	0x0800dc4e
 800a7c4:	0800dc60 	.word	0x0800dc60
 800a7c8:	9b05      	ldr	r3, [sp, #20]
 800a7ca:	42ab      	cmp	r3, r5
 800a7cc:	bfa8      	it	ge
 800a7ce:	462b      	movge	r3, r5
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	4698      	mov	r8, r3
 800a7d4:	dd0a      	ble.n	800a7ec <_svfprintf_r+0xf3c>
 800a7d6:	9b03      	ldr	r3, [sp, #12]
 800a7d8:	e9c4 3800 	strd	r3, r8, [r4]
 800a7dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a7de:	3301      	adds	r3, #1
 800a7e0:	4447      	add	r7, r8
 800a7e2:	2b07      	cmp	r3, #7
 800a7e4:	9724      	str	r7, [sp, #144]	; 0x90
 800a7e6:	9323      	str	r3, [sp, #140]	; 0x8c
 800a7e8:	dc7b      	bgt.n	800a8e2 <_svfprintf_r+0x1032>
 800a7ea:	3408      	adds	r4, #8
 800a7ec:	f1b8 0f00 	cmp.w	r8, #0
 800a7f0:	bfac      	ite	ge
 800a7f2:	eba5 0708 	subge.w	r7, r5, r8
 800a7f6:	462f      	movlt	r7, r5
 800a7f8:	2f00      	cmp	r7, #0
 800a7fa:	dd1a      	ble.n	800a832 <_svfprintf_r+0xf82>
 800a7fc:	f8df 8368 	ldr.w	r8, [pc, #872]	; 800ab68 <_svfprintf_r+0x12b8>
 800a800:	f8c4 8000 	str.w	r8, [r4]
 800a804:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a808:	2f10      	cmp	r7, #16
 800a80a:	f103 0301 	add.w	r3, r3, #1
 800a80e:	f104 0108 	add.w	r1, r4, #8
 800a812:	dc70      	bgt.n	800a8f6 <_svfprintf_r+0x1046>
 800a814:	6067      	str	r7, [r4, #4]
 800a816:	2b07      	cmp	r3, #7
 800a818:	4417      	add	r7, r2
 800a81a:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800a81e:	dd7d      	ble.n	800a91c <_svfprintf_r+0x106c>
 800a820:	aa22      	add	r2, sp, #136	; 0x88
 800a822:	4649      	mov	r1, r9
 800a824:	4650      	mov	r0, sl
 800a826:	f001 fabf 	bl	800bda8 <__ssprint_r>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	f040 81d4 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a830:	ac25      	add	r4, sp, #148	; 0x94
 800a832:	9b03      	ldr	r3, [sp, #12]
 800a834:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800a838:	441d      	add	r5, r3
 800a83a:	d00a      	beq.n	800a852 <_svfprintf_r+0xfa2>
 800a83c:	9b08      	ldr	r3, [sp, #32]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d16e      	bne.n	800a920 <_svfprintf_r+0x1070>
 800a842:	2e00      	cmp	r6, #0
 800a844:	d16e      	bne.n	800a924 <_svfprintf_r+0x1074>
 800a846:	9b03      	ldr	r3, [sp, #12]
 800a848:	9a05      	ldr	r2, [sp, #20]
 800a84a:	4413      	add	r3, r2
 800a84c:	429d      	cmp	r5, r3
 800a84e:	bf28      	it	cs
 800a850:	461d      	movcs	r5, r3
 800a852:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a854:	9a05      	ldr	r2, [sp, #20]
 800a856:	4293      	cmp	r3, r2
 800a858:	db02      	blt.n	800a860 <_svfprintf_r+0xfb0>
 800a85a:	f01b 0f01 	tst.w	fp, #1
 800a85e:	d00e      	beq.n	800a87e <_svfprintf_r+0xfce>
 800a860:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a862:	6023      	str	r3, [r4, #0]
 800a864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a866:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a868:	6063      	str	r3, [r4, #4]
 800a86a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a86c:	4413      	add	r3, r2
 800a86e:	9324      	str	r3, [sp, #144]	; 0x90
 800a870:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a872:	3301      	adds	r3, #1
 800a874:	2b07      	cmp	r3, #7
 800a876:	9323      	str	r3, [sp, #140]	; 0x8c
 800a878:	f300 80d2 	bgt.w	800aa20 <_svfprintf_r+0x1170>
 800a87c:	3408      	adds	r4, #8
 800a87e:	9b05      	ldr	r3, [sp, #20]
 800a880:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800a882:	9a05      	ldr	r2, [sp, #20]
 800a884:	1b9e      	subs	r6, r3, r6
 800a886:	9b03      	ldr	r3, [sp, #12]
 800a888:	4413      	add	r3, r2
 800a88a:	1b5b      	subs	r3, r3, r5
 800a88c:	429e      	cmp	r6, r3
 800a88e:	bfa8      	it	ge
 800a890:	461e      	movge	r6, r3
 800a892:	2e00      	cmp	r6, #0
 800a894:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a896:	dd0a      	ble.n	800a8ae <_svfprintf_r+0xffe>
 800a898:	4433      	add	r3, r6
 800a89a:	9324      	str	r3, [sp, #144]	; 0x90
 800a89c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a89e:	3301      	adds	r3, #1
 800a8a0:	2b07      	cmp	r3, #7
 800a8a2:	e9c4 5600 	strd	r5, r6, [r4]
 800a8a6:	9323      	str	r3, [sp, #140]	; 0x8c
 800a8a8:	f300 80c4 	bgt.w	800aa34 <_svfprintf_r+0x1184>
 800a8ac:	3408      	adds	r4, #8
 800a8ae:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800a8b0:	9b05      	ldr	r3, [sp, #20]
 800a8b2:	2e00      	cmp	r6, #0
 800a8b4:	eba3 0505 	sub.w	r5, r3, r5
 800a8b8:	bfa8      	it	ge
 800a8ba:	1bad      	subge	r5, r5, r6
 800a8bc:	2d00      	cmp	r5, #0
 800a8be:	f77f abda 	ble.w	800a076 <_svfprintf_r+0x7c6>
 800a8c2:	4ea9      	ldr	r6, [pc, #676]	; (800ab68 <_svfprintf_r+0x12b8>)
 800a8c4:	2710      	movs	r7, #16
 800a8c6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a8ca:	2d10      	cmp	r5, #16
 800a8cc:	f103 0301 	add.w	r3, r3, #1
 800a8d0:	f104 0108 	add.w	r1, r4, #8
 800a8d4:	6026      	str	r6, [r4, #0]
 800a8d6:	f300 80b7 	bgt.w	800aa48 <_svfprintf_r+0x1198>
 800a8da:	442a      	add	r2, r5
 800a8dc:	6065      	str	r5, [r4, #4]
 800a8de:	9224      	str	r2, [sp, #144]	; 0x90
 800a8e0:	e6c7      	b.n	800a672 <_svfprintf_r+0xdc2>
 800a8e2:	aa22      	add	r2, sp, #136	; 0x88
 800a8e4:	4649      	mov	r1, r9
 800a8e6:	4650      	mov	r0, sl
 800a8e8:	f001 fa5e 	bl	800bda8 <__ssprint_r>
 800a8ec:	2800      	cmp	r0, #0
 800a8ee:	f040 8173 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a8f2:	ac25      	add	r4, sp, #148	; 0x94
 800a8f4:	e77a      	b.n	800a7ec <_svfprintf_r+0xf3c>
 800a8f6:	2010      	movs	r0, #16
 800a8f8:	4402      	add	r2, r0
 800a8fa:	2b07      	cmp	r3, #7
 800a8fc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a900:	6060      	str	r0, [r4, #4]
 800a902:	dd08      	ble.n	800a916 <_svfprintf_r+0x1066>
 800a904:	aa22      	add	r2, sp, #136	; 0x88
 800a906:	4649      	mov	r1, r9
 800a908:	4650      	mov	r0, sl
 800a90a:	f001 fa4d 	bl	800bda8 <__ssprint_r>
 800a90e:	2800      	cmp	r0, #0
 800a910:	f040 8162 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a914:	a925      	add	r1, sp, #148	; 0x94
 800a916:	3f10      	subs	r7, #16
 800a918:	460c      	mov	r4, r1
 800a91a:	e771      	b.n	800a800 <_svfprintf_r+0xf50>
 800a91c:	460c      	mov	r4, r1
 800a91e:	e788      	b.n	800a832 <_svfprintf_r+0xf82>
 800a920:	2e00      	cmp	r6, #0
 800a922:	d04d      	beq.n	800a9c0 <_svfprintf_r+0x1110>
 800a924:	3e01      	subs	r6, #1
 800a926:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a928:	6023      	str	r3, [r4, #0]
 800a92a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a92c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a92e:	6063      	str	r3, [r4, #4]
 800a930:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a932:	4413      	add	r3, r2
 800a934:	9324      	str	r3, [sp, #144]	; 0x90
 800a936:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a938:	3301      	adds	r3, #1
 800a93a:	2b07      	cmp	r3, #7
 800a93c:	9323      	str	r3, [sp, #140]	; 0x8c
 800a93e:	dc46      	bgt.n	800a9ce <_svfprintf_r+0x111e>
 800a940:	3408      	adds	r4, #8
 800a942:	9b03      	ldr	r3, [sp, #12]
 800a944:	9a05      	ldr	r2, [sp, #20]
 800a946:	eb03 0802 	add.w	r8, r3, r2
 800a94a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	eba8 0805 	sub.w	r8, r8, r5
 800a952:	4598      	cmp	r8, r3
 800a954:	bfa8      	it	ge
 800a956:	4698      	movge	r8, r3
 800a958:	f1b8 0f00 	cmp.w	r8, #0
 800a95c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a95e:	dd09      	ble.n	800a974 <_svfprintf_r+0x10c4>
 800a960:	4443      	add	r3, r8
 800a962:	9324      	str	r3, [sp, #144]	; 0x90
 800a964:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a966:	3301      	adds	r3, #1
 800a968:	2b07      	cmp	r3, #7
 800a96a:	e9c4 5800 	strd	r5, r8, [r4]
 800a96e:	9323      	str	r3, [sp, #140]	; 0x8c
 800a970:	dc37      	bgt.n	800a9e2 <_svfprintf_r+0x1132>
 800a972:	3408      	adds	r4, #8
 800a974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a976:	781f      	ldrb	r7, [r3, #0]
 800a978:	f1b8 0f00 	cmp.w	r8, #0
 800a97c:	bfa8      	it	ge
 800a97e:	eba7 0708 	subge.w	r7, r7, r8
 800a982:	2f00      	cmp	r7, #0
 800a984:	dd18      	ble.n	800a9b8 <_svfprintf_r+0x1108>
 800a986:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800a98a:	4877      	ldr	r0, [pc, #476]	; (800ab68 <_svfprintf_r+0x12b8>)
 800a98c:	6020      	str	r0, [r4, #0]
 800a98e:	2f10      	cmp	r7, #16
 800a990:	f103 0301 	add.w	r3, r3, #1
 800a994:	f104 0108 	add.w	r1, r4, #8
 800a998:	dc2d      	bgt.n	800a9f6 <_svfprintf_r+0x1146>
 800a99a:	443a      	add	r2, r7
 800a99c:	2b07      	cmp	r3, #7
 800a99e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800a9a2:	6067      	str	r7, [r4, #4]
 800a9a4:	dd3a      	ble.n	800aa1c <_svfprintf_r+0x116c>
 800a9a6:	aa22      	add	r2, sp, #136	; 0x88
 800a9a8:	4649      	mov	r1, r9
 800a9aa:	4650      	mov	r0, sl
 800a9ac:	f001 f9fc 	bl	800bda8 <__ssprint_r>
 800a9b0:	2800      	cmp	r0, #0
 800a9b2:	f040 8111 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a9b6:	ac25      	add	r4, sp, #148	; 0x94
 800a9b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	441d      	add	r5, r3
 800a9be:	e73d      	b.n	800a83c <_svfprintf_r+0xf8c>
 800a9c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c2:	3b01      	subs	r3, #1
 800a9c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c6:	9b08      	ldr	r3, [sp, #32]
 800a9c8:	3b01      	subs	r3, #1
 800a9ca:	9308      	str	r3, [sp, #32]
 800a9cc:	e7ab      	b.n	800a926 <_svfprintf_r+0x1076>
 800a9ce:	aa22      	add	r2, sp, #136	; 0x88
 800a9d0:	4649      	mov	r1, r9
 800a9d2:	4650      	mov	r0, sl
 800a9d4:	f001 f9e8 	bl	800bda8 <__ssprint_r>
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	f040 80fd 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a9de:	ac25      	add	r4, sp, #148	; 0x94
 800a9e0:	e7af      	b.n	800a942 <_svfprintf_r+0x1092>
 800a9e2:	aa22      	add	r2, sp, #136	; 0x88
 800a9e4:	4649      	mov	r1, r9
 800a9e6:	4650      	mov	r0, sl
 800a9e8:	f001 f9de 	bl	800bda8 <__ssprint_r>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	f040 80f3 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800a9f2:	ac25      	add	r4, sp, #148	; 0x94
 800a9f4:	e7be      	b.n	800a974 <_svfprintf_r+0x10c4>
 800a9f6:	2010      	movs	r0, #16
 800a9f8:	4402      	add	r2, r0
 800a9fa:	2b07      	cmp	r3, #7
 800a9fc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800aa00:	6060      	str	r0, [r4, #4]
 800aa02:	dd08      	ble.n	800aa16 <_svfprintf_r+0x1166>
 800aa04:	aa22      	add	r2, sp, #136	; 0x88
 800aa06:	4649      	mov	r1, r9
 800aa08:	4650      	mov	r0, sl
 800aa0a:	f001 f9cd 	bl	800bda8 <__ssprint_r>
 800aa0e:	2800      	cmp	r0, #0
 800aa10:	f040 80e2 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800aa14:	a925      	add	r1, sp, #148	; 0x94
 800aa16:	3f10      	subs	r7, #16
 800aa18:	460c      	mov	r4, r1
 800aa1a:	e7b4      	b.n	800a986 <_svfprintf_r+0x10d6>
 800aa1c:	460c      	mov	r4, r1
 800aa1e:	e7cb      	b.n	800a9b8 <_svfprintf_r+0x1108>
 800aa20:	aa22      	add	r2, sp, #136	; 0x88
 800aa22:	4649      	mov	r1, r9
 800aa24:	4650      	mov	r0, sl
 800aa26:	f001 f9bf 	bl	800bda8 <__ssprint_r>
 800aa2a:	2800      	cmp	r0, #0
 800aa2c:	f040 80d4 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800aa30:	ac25      	add	r4, sp, #148	; 0x94
 800aa32:	e724      	b.n	800a87e <_svfprintf_r+0xfce>
 800aa34:	aa22      	add	r2, sp, #136	; 0x88
 800aa36:	4649      	mov	r1, r9
 800aa38:	4650      	mov	r0, sl
 800aa3a:	f001 f9b5 	bl	800bda8 <__ssprint_r>
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	f040 80ca 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800aa44:	ac25      	add	r4, sp, #148	; 0x94
 800aa46:	e732      	b.n	800a8ae <_svfprintf_r+0xffe>
 800aa48:	3210      	adds	r2, #16
 800aa4a:	2b07      	cmp	r3, #7
 800aa4c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800aa50:	6067      	str	r7, [r4, #4]
 800aa52:	dd08      	ble.n	800aa66 <_svfprintf_r+0x11b6>
 800aa54:	aa22      	add	r2, sp, #136	; 0x88
 800aa56:	4649      	mov	r1, r9
 800aa58:	4650      	mov	r0, sl
 800aa5a:	f001 f9a5 	bl	800bda8 <__ssprint_r>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	f040 80ba 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800aa64:	a925      	add	r1, sp, #148	; 0x94
 800aa66:	3d10      	subs	r5, #16
 800aa68:	460c      	mov	r4, r1
 800aa6a:	e72c      	b.n	800a8c6 <_svfprintf_r+0x1016>
 800aa6c:	9a05      	ldr	r2, [sp, #20]
 800aa6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa70:	2a01      	cmp	r2, #1
 800aa72:	9a03      	ldr	r2, [sp, #12]
 800aa74:	6022      	str	r2, [r4, #0]
 800aa76:	f107 0701 	add.w	r7, r7, #1
 800aa7a:	f103 0301 	add.w	r3, r3, #1
 800aa7e:	f04f 0201 	mov.w	r2, #1
 800aa82:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 800aa86:	f104 0508 	add.w	r5, r4, #8
 800aa8a:	6062      	str	r2, [r4, #4]
 800aa8c:	dc02      	bgt.n	800aa94 <_svfprintf_r+0x11e4>
 800aa8e:	f01b 0f01 	tst.w	fp, #1
 800aa92:	d07b      	beq.n	800ab8c <_svfprintf_r+0x12dc>
 800aa94:	2b07      	cmp	r3, #7
 800aa96:	dd08      	ble.n	800aaaa <_svfprintf_r+0x11fa>
 800aa98:	aa22      	add	r2, sp, #136	; 0x88
 800aa9a:	4649      	mov	r1, r9
 800aa9c:	4650      	mov	r0, sl
 800aa9e:	f001 f983 	bl	800bda8 <__ssprint_r>
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	f040 8098 	bne.w	800abd8 <_svfprintf_r+0x1328>
 800aaa8:	ad25      	add	r5, sp, #148	; 0x94
 800aaaa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aaac:	602b      	str	r3, [r5, #0]
 800aaae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aab0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aab2:	606b      	str	r3, [r5, #4]
 800aab4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aab6:	4413      	add	r3, r2
 800aab8:	9324      	str	r3, [sp, #144]	; 0x90
 800aaba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aabc:	3301      	adds	r3, #1
 800aabe:	2b07      	cmp	r3, #7
 800aac0:	9323      	str	r3, [sp, #140]	; 0x8c
 800aac2:	dc32      	bgt.n	800ab2a <_svfprintf_r+0x127a>
 800aac4:	3508      	adds	r5, #8
 800aac6:	9b05      	ldr	r3, [sp, #20]
 800aac8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aacc:	1e5c      	subs	r4, r3, #1
 800aace:	2200      	movs	r2, #0
 800aad0:	2300      	movs	r3, #0
 800aad2:	e9dd 7623 	ldrd	r7, r6, [sp, #140]	; 0x8c
 800aad6:	f7f5 ffff 	bl	8000ad8 <__aeabi_dcmpeq>
 800aada:	2800      	cmp	r0, #0
 800aadc:	d12e      	bne.n	800ab3c <_svfprintf_r+0x128c>
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	3301      	adds	r3, #1
 800aae2:	e9c5 3400 	strd	r3, r4, [r5]
 800aae6:	9b05      	ldr	r3, [sp, #20]
 800aae8:	3701      	adds	r7, #1
 800aaea:	3e01      	subs	r6, #1
 800aaec:	441e      	add	r6, r3
 800aaee:	2f07      	cmp	r7, #7
 800aaf0:	e9cd 7623 	strd	r7, r6, [sp, #140]	; 0x8c
 800aaf4:	dd4d      	ble.n	800ab92 <_svfprintf_r+0x12e2>
 800aaf6:	aa22      	add	r2, sp, #136	; 0x88
 800aaf8:	4649      	mov	r1, r9
 800aafa:	4650      	mov	r0, sl
 800aafc:	f001 f954 	bl	800bda8 <__ssprint_r>
 800ab00:	2800      	cmp	r0, #0
 800ab02:	d169      	bne.n	800abd8 <_svfprintf_r+0x1328>
 800ab04:	ad25      	add	r5, sp, #148	; 0x94
 800ab06:	ab1e      	add	r3, sp, #120	; 0x78
 800ab08:	602b      	str	r3, [r5, #0]
 800ab0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab0c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ab0e:	606b      	str	r3, [r5, #4]
 800ab10:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ab12:	4413      	add	r3, r2
 800ab14:	9324      	str	r3, [sp, #144]	; 0x90
 800ab16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab18:	3301      	adds	r3, #1
 800ab1a:	2b07      	cmp	r3, #7
 800ab1c:	9323      	str	r3, [sp, #140]	; 0x8c
 800ab1e:	f73f adac 	bgt.w	800a67a <_svfprintf_r+0xdca>
 800ab22:	f105 0408 	add.w	r4, r5, #8
 800ab26:	f7ff baa6 	b.w	800a076 <_svfprintf_r+0x7c6>
 800ab2a:	aa22      	add	r2, sp, #136	; 0x88
 800ab2c:	4649      	mov	r1, r9
 800ab2e:	4650      	mov	r0, sl
 800ab30:	f001 f93a 	bl	800bda8 <__ssprint_r>
 800ab34:	2800      	cmp	r0, #0
 800ab36:	d14f      	bne.n	800abd8 <_svfprintf_r+0x1328>
 800ab38:	ad25      	add	r5, sp, #148	; 0x94
 800ab3a:	e7c4      	b.n	800aac6 <_svfprintf_r+0x1216>
 800ab3c:	2c00      	cmp	r4, #0
 800ab3e:	dde2      	ble.n	800ab06 <_svfprintf_r+0x1256>
 800ab40:	4e09      	ldr	r6, [pc, #36]	; (800ab68 <_svfprintf_r+0x12b8>)
 800ab42:	2710      	movs	r7, #16
 800ab44:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800ab48:	2c10      	cmp	r4, #16
 800ab4a:	f103 0301 	add.w	r3, r3, #1
 800ab4e:	f105 0108 	add.w	r1, r5, #8
 800ab52:	602e      	str	r6, [r5, #0]
 800ab54:	dc0a      	bgt.n	800ab6c <_svfprintf_r+0x12bc>
 800ab56:	606c      	str	r4, [r5, #4]
 800ab58:	2b07      	cmp	r3, #7
 800ab5a:	4414      	add	r4, r2
 800ab5c:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 800ab60:	dcc9      	bgt.n	800aaf6 <_svfprintf_r+0x1246>
 800ab62:	460d      	mov	r5, r1
 800ab64:	e7cf      	b.n	800ab06 <_svfprintf_r+0x1256>
 800ab66:	bf00      	nop
 800ab68:	0800dc60 	.word	0x0800dc60
 800ab6c:	3210      	adds	r2, #16
 800ab6e:	2b07      	cmp	r3, #7
 800ab70:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800ab74:	606f      	str	r7, [r5, #4]
 800ab76:	dd06      	ble.n	800ab86 <_svfprintf_r+0x12d6>
 800ab78:	aa22      	add	r2, sp, #136	; 0x88
 800ab7a:	4649      	mov	r1, r9
 800ab7c:	4650      	mov	r0, sl
 800ab7e:	f001 f913 	bl	800bda8 <__ssprint_r>
 800ab82:	bb48      	cbnz	r0, 800abd8 <_svfprintf_r+0x1328>
 800ab84:	a925      	add	r1, sp, #148	; 0x94
 800ab86:	3c10      	subs	r4, #16
 800ab88:	460d      	mov	r5, r1
 800ab8a:	e7db      	b.n	800ab44 <_svfprintf_r+0x1294>
 800ab8c:	2b07      	cmp	r3, #7
 800ab8e:	ddba      	ble.n	800ab06 <_svfprintf_r+0x1256>
 800ab90:	e7b1      	b.n	800aaf6 <_svfprintf_r+0x1246>
 800ab92:	3508      	adds	r5, #8
 800ab94:	e7b7      	b.n	800ab06 <_svfprintf_r+0x1256>
 800ab96:	460c      	mov	r4, r1
 800ab98:	f7ff ba6d 	b.w	800a076 <_svfprintf_r+0x7c6>
 800ab9c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800aba0:	1a9d      	subs	r5, r3, r2
 800aba2:	2d00      	cmp	r5, #0
 800aba4:	f77f aa6b 	ble.w	800a07e <_svfprintf_r+0x7ce>
 800aba8:	4e37      	ldr	r6, [pc, #220]	; (800ac88 <_svfprintf_r+0x13d8>)
 800abaa:	2710      	movs	r7, #16
 800abac:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800abb0:	2d10      	cmp	r5, #16
 800abb2:	f103 0301 	add.w	r3, r3, #1
 800abb6:	6026      	str	r6, [r4, #0]
 800abb8:	dc18      	bgt.n	800abec <_svfprintf_r+0x133c>
 800abba:	6065      	str	r5, [r4, #4]
 800abbc:	2b07      	cmp	r3, #7
 800abbe:	4415      	add	r5, r2
 800abc0:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 800abc4:	f77f aa5b 	ble.w	800a07e <_svfprintf_r+0x7ce>
 800abc8:	aa22      	add	r2, sp, #136	; 0x88
 800abca:	4649      	mov	r1, r9
 800abcc:	4650      	mov	r0, sl
 800abce:	f001 f8eb 	bl	800bda8 <__ssprint_r>
 800abd2:	2800      	cmp	r0, #0
 800abd4:	f43f aa53 	beq.w	800a07e <_svfprintf_r+0x7ce>
 800abd8:	9b04      	ldr	r3, [sp, #16]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f43f a874 	beq.w	8009cc8 <_svfprintf_r+0x418>
 800abe0:	4619      	mov	r1, r3
 800abe2:	4650      	mov	r0, sl
 800abe4:	f7fe f80e 	bl	8008c04 <_free_r>
 800abe8:	f7ff b86e 	b.w	8009cc8 <_svfprintf_r+0x418>
 800abec:	3210      	adds	r2, #16
 800abee:	2b07      	cmp	r3, #7
 800abf0:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800abf4:	6067      	str	r7, [r4, #4]
 800abf6:	dc02      	bgt.n	800abfe <_svfprintf_r+0x134e>
 800abf8:	3408      	adds	r4, #8
 800abfa:	3d10      	subs	r5, #16
 800abfc:	e7d6      	b.n	800abac <_svfprintf_r+0x12fc>
 800abfe:	aa22      	add	r2, sp, #136	; 0x88
 800ac00:	4649      	mov	r1, r9
 800ac02:	4650      	mov	r0, sl
 800ac04:	f001 f8d0 	bl	800bda8 <__ssprint_r>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	d1e5      	bne.n	800abd8 <_svfprintf_r+0x1328>
 800ac0c:	ac25      	add	r4, sp, #148	; 0x94
 800ac0e:	e7f4      	b.n	800abfa <_svfprintf_r+0x134a>
 800ac10:	9904      	ldr	r1, [sp, #16]
 800ac12:	4650      	mov	r0, sl
 800ac14:	f7fd fff6 	bl	8008c04 <_free_r>
 800ac18:	f7ff ba49 	b.w	800a0ae <_svfprintf_r+0x7fe>
 800ac1c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	f43f a852 	beq.w	8009cc8 <_svfprintf_r+0x418>
 800ac24:	aa22      	add	r2, sp, #136	; 0x88
 800ac26:	4649      	mov	r1, r9
 800ac28:	4650      	mov	r0, sl
 800ac2a:	f001 f8bd 	bl	800bda8 <__ssprint_r>
 800ac2e:	f7ff b84b 	b.w	8009cc8 <_svfprintf_r+0x418>
 800ac32:	ea55 0206 	orrs.w	r2, r5, r6
 800ac36:	f8cd b010 	str.w	fp, [sp, #16]
 800ac3a:	f43f ab5e 	beq.w	800a2fa <_svfprintf_r+0xa4a>
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	f43f abff 	beq.w	800a442 <_svfprintf_r+0xb92>
 800ac44:	2b02      	cmp	r3, #2
 800ac46:	ab4e      	add	r3, sp, #312	; 0x138
 800ac48:	9303      	str	r3, [sp, #12]
 800ac4a:	f43f ac4d 	beq.w	800a4e8 <_svfprintf_r+0xc38>
 800ac4e:	9a03      	ldr	r2, [sp, #12]
 800ac50:	f005 0307 	and.w	r3, r5, #7
 800ac54:	4611      	mov	r1, r2
 800ac56:	3330      	adds	r3, #48	; 0x30
 800ac58:	f801 3d01 	strb.w	r3, [r1, #-1]!
 800ac5c:	08ed      	lsrs	r5, r5, #3
 800ac5e:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 800ac62:	08f6      	lsrs	r6, r6, #3
 800ac64:	9103      	str	r1, [sp, #12]
 800ac66:	ea55 0106 	orrs.w	r1, r5, r6
 800ac6a:	d1f0      	bne.n	800ac4e <_svfprintf_r+0x139e>
 800ac6c:	9904      	ldr	r1, [sp, #16]
 800ac6e:	07c9      	lsls	r1, r1, #31
 800ac70:	f57f ac2a 	bpl.w	800a4c8 <_svfprintf_r+0xc18>
 800ac74:	2b30      	cmp	r3, #48	; 0x30
 800ac76:	f43f ac27 	beq.w	800a4c8 <_svfprintf_r+0xc18>
 800ac7a:	9903      	ldr	r1, [sp, #12]
 800ac7c:	2330      	movs	r3, #48	; 0x30
 800ac7e:	f801 3c01 	strb.w	r3, [r1, #-1]
 800ac82:	1e93      	subs	r3, r2, #2
 800ac84:	9303      	str	r3, [sp, #12]
 800ac86:	e41f      	b.n	800a4c8 <_svfprintf_r+0xc18>
 800ac88:	0800dc50 	.word	0x0800dc50

0800ac8c <_fclose_r>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	4606      	mov	r6, r0
 800ac90:	460c      	mov	r4, r1
 800ac92:	b911      	cbnz	r1, 800ac9a <_fclose_r+0xe>
 800ac94:	2500      	movs	r5, #0
 800ac96:	4628      	mov	r0, r5
 800ac98:	bd70      	pop	{r4, r5, r6, pc}
 800ac9a:	b118      	cbz	r0, 800aca4 <_fclose_r+0x18>
 800ac9c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ac9e:	b90b      	cbnz	r3, 800aca4 <_fclose_r+0x18>
 800aca0:	f7fd fe22 	bl	80088e8 <__sinit>
 800aca4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aca6:	07d8      	lsls	r0, r3, #31
 800aca8:	d405      	bmi.n	800acb6 <_fclose_r+0x2a>
 800acaa:	89a3      	ldrh	r3, [r4, #12]
 800acac:	0599      	lsls	r1, r3, #22
 800acae:	d402      	bmi.n	800acb6 <_fclose_r+0x2a>
 800acb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800acb2:	f7fd ff33 	bl	8008b1c <__retarget_lock_acquire_recursive>
 800acb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acba:	b93b      	cbnz	r3, 800accc <_fclose_r+0x40>
 800acbc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800acbe:	f015 0501 	ands.w	r5, r5, #1
 800acc2:	d1e7      	bne.n	800ac94 <_fclose_r+0x8>
 800acc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800acc6:	f7fd ff2a 	bl	8008b1e <__retarget_lock_release_recursive>
 800acca:	e7e4      	b.n	800ac96 <_fclose_r+0xa>
 800accc:	4621      	mov	r1, r4
 800acce:	4630      	mov	r0, r6
 800acd0:	f000 f834 	bl	800ad3c <__sflush_r>
 800acd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800acd6:	4605      	mov	r5, r0
 800acd8:	b133      	cbz	r3, 800ace8 <_fclose_r+0x5c>
 800acda:	69e1      	ldr	r1, [r4, #28]
 800acdc:	4630      	mov	r0, r6
 800acde:	4798      	blx	r3
 800ace0:	2800      	cmp	r0, #0
 800ace2:	bfb8      	it	lt
 800ace4:	f04f 35ff 	movlt.w	r5, #4294967295
 800ace8:	89a3      	ldrh	r3, [r4, #12]
 800acea:	061a      	lsls	r2, r3, #24
 800acec:	d503      	bpl.n	800acf6 <_fclose_r+0x6a>
 800acee:	6921      	ldr	r1, [r4, #16]
 800acf0:	4630      	mov	r0, r6
 800acf2:	f7fd ff87 	bl	8008c04 <_free_r>
 800acf6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800acf8:	b141      	cbz	r1, 800ad0c <_fclose_r+0x80>
 800acfa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800acfe:	4299      	cmp	r1, r3
 800ad00:	d002      	beq.n	800ad08 <_fclose_r+0x7c>
 800ad02:	4630      	mov	r0, r6
 800ad04:	f7fd ff7e 	bl	8008c04 <_free_r>
 800ad08:	2300      	movs	r3, #0
 800ad0a:	6323      	str	r3, [r4, #48]	; 0x30
 800ad0c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ad0e:	b121      	cbz	r1, 800ad1a <_fclose_r+0x8e>
 800ad10:	4630      	mov	r0, r6
 800ad12:	f7fd ff77 	bl	8008c04 <_free_r>
 800ad16:	2300      	movs	r3, #0
 800ad18:	6463      	str	r3, [r4, #68]	; 0x44
 800ad1a:	f7fd fdd9 	bl	80088d0 <__sfp_lock_acquire>
 800ad1e:	2300      	movs	r3, #0
 800ad20:	81a3      	strh	r3, [r4, #12]
 800ad22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad24:	07db      	lsls	r3, r3, #31
 800ad26:	d402      	bmi.n	800ad2e <_fclose_r+0xa2>
 800ad28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad2a:	f7fd fef8 	bl	8008b1e <__retarget_lock_release_recursive>
 800ad2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad30:	f7fd fef3 	bl	8008b1a <__retarget_lock_close_recursive>
 800ad34:	f7fd fdd2 	bl	80088dc <__sfp_lock_release>
 800ad38:	e7ad      	b.n	800ac96 <_fclose_r+0xa>
	...

0800ad3c <__sflush_r>:
 800ad3c:	898b      	ldrh	r3, [r1, #12]
 800ad3e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ad42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad46:	4605      	mov	r5, r0
 800ad48:	0718      	lsls	r0, r3, #28
 800ad4a:	460c      	mov	r4, r1
 800ad4c:	d45f      	bmi.n	800ae0e <__sflush_r+0xd2>
 800ad4e:	684b      	ldr	r3, [r1, #4]
 800ad50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	818a      	strh	r2, [r1, #12]
 800ad58:	dc05      	bgt.n	800ad66 <__sflush_r+0x2a>
 800ad5a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	dc02      	bgt.n	800ad66 <__sflush_r+0x2a>
 800ad60:	2000      	movs	r0, #0
 800ad62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad68:	2e00      	cmp	r6, #0
 800ad6a:	d0f9      	beq.n	800ad60 <__sflush_r+0x24>
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad72:	682f      	ldr	r7, [r5, #0]
 800ad74:	69e1      	ldr	r1, [r4, #28]
 800ad76:	602b      	str	r3, [r5, #0]
 800ad78:	d036      	beq.n	800ade8 <__sflush_r+0xac>
 800ad7a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ad7c:	89a3      	ldrh	r3, [r4, #12]
 800ad7e:	075a      	lsls	r2, r3, #29
 800ad80:	d505      	bpl.n	800ad8e <__sflush_r+0x52>
 800ad82:	6863      	ldr	r3, [r4, #4]
 800ad84:	1ac0      	subs	r0, r0, r3
 800ad86:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ad88:	b10b      	cbz	r3, 800ad8e <__sflush_r+0x52>
 800ad8a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ad8c:	1ac0      	subs	r0, r0, r3
 800ad8e:	2300      	movs	r3, #0
 800ad90:	4602      	mov	r2, r0
 800ad92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad94:	69e1      	ldr	r1, [r4, #28]
 800ad96:	4628      	mov	r0, r5
 800ad98:	47b0      	blx	r6
 800ad9a:	1c43      	adds	r3, r0, #1
 800ad9c:	89a3      	ldrh	r3, [r4, #12]
 800ad9e:	d106      	bne.n	800adae <__sflush_r+0x72>
 800ada0:	6829      	ldr	r1, [r5, #0]
 800ada2:	291d      	cmp	r1, #29
 800ada4:	d82f      	bhi.n	800ae06 <__sflush_r+0xca>
 800ada6:	4a2b      	ldr	r2, [pc, #172]	; (800ae54 <__sflush_r+0x118>)
 800ada8:	410a      	asrs	r2, r1
 800adaa:	07d6      	lsls	r6, r2, #31
 800adac:	d42b      	bmi.n	800ae06 <__sflush_r+0xca>
 800adae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800adb2:	b21b      	sxth	r3, r3
 800adb4:	2200      	movs	r2, #0
 800adb6:	6062      	str	r2, [r4, #4]
 800adb8:	04d9      	lsls	r1, r3, #19
 800adba:	6922      	ldr	r2, [r4, #16]
 800adbc:	81a3      	strh	r3, [r4, #12]
 800adbe:	6022      	str	r2, [r4, #0]
 800adc0:	d504      	bpl.n	800adcc <__sflush_r+0x90>
 800adc2:	1c42      	adds	r2, r0, #1
 800adc4:	d101      	bne.n	800adca <__sflush_r+0x8e>
 800adc6:	682b      	ldr	r3, [r5, #0]
 800adc8:	b903      	cbnz	r3, 800adcc <__sflush_r+0x90>
 800adca:	6520      	str	r0, [r4, #80]	; 0x50
 800adcc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800adce:	602f      	str	r7, [r5, #0]
 800add0:	2900      	cmp	r1, #0
 800add2:	d0c5      	beq.n	800ad60 <__sflush_r+0x24>
 800add4:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800add8:	4299      	cmp	r1, r3
 800adda:	d002      	beq.n	800ade2 <__sflush_r+0xa6>
 800addc:	4628      	mov	r0, r5
 800adde:	f7fd ff11 	bl	8008c04 <_free_r>
 800ade2:	2000      	movs	r0, #0
 800ade4:	6320      	str	r0, [r4, #48]	; 0x30
 800ade6:	e7bc      	b.n	800ad62 <__sflush_r+0x26>
 800ade8:	2301      	movs	r3, #1
 800adea:	4628      	mov	r0, r5
 800adec:	47b0      	blx	r6
 800adee:	1c41      	adds	r1, r0, #1
 800adf0:	d1c4      	bne.n	800ad7c <__sflush_r+0x40>
 800adf2:	682b      	ldr	r3, [r5, #0]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d0c1      	beq.n	800ad7c <__sflush_r+0x40>
 800adf8:	2b1d      	cmp	r3, #29
 800adfa:	d001      	beq.n	800ae00 <__sflush_r+0xc4>
 800adfc:	2b16      	cmp	r3, #22
 800adfe:	d101      	bne.n	800ae04 <__sflush_r+0xc8>
 800ae00:	602f      	str	r7, [r5, #0]
 800ae02:	e7ad      	b.n	800ad60 <__sflush_r+0x24>
 800ae04:	89a3      	ldrh	r3, [r4, #12]
 800ae06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae0a:	81a3      	strh	r3, [r4, #12]
 800ae0c:	e7a9      	b.n	800ad62 <__sflush_r+0x26>
 800ae0e:	690f      	ldr	r7, [r1, #16]
 800ae10:	2f00      	cmp	r7, #0
 800ae12:	d0a5      	beq.n	800ad60 <__sflush_r+0x24>
 800ae14:	079b      	lsls	r3, r3, #30
 800ae16:	680e      	ldr	r6, [r1, #0]
 800ae18:	bf08      	it	eq
 800ae1a:	694b      	ldreq	r3, [r1, #20]
 800ae1c:	600f      	str	r7, [r1, #0]
 800ae1e:	bf18      	it	ne
 800ae20:	2300      	movne	r3, #0
 800ae22:	eba6 0807 	sub.w	r8, r6, r7
 800ae26:	608b      	str	r3, [r1, #8]
 800ae28:	f1b8 0f00 	cmp.w	r8, #0
 800ae2c:	dd98      	ble.n	800ad60 <__sflush_r+0x24>
 800ae2e:	69e1      	ldr	r1, [r4, #28]
 800ae30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae32:	4643      	mov	r3, r8
 800ae34:	463a      	mov	r2, r7
 800ae36:	4628      	mov	r0, r5
 800ae38:	47b0      	blx	r6
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	dc06      	bgt.n	800ae4c <__sflush_r+0x110>
 800ae3e:	89a3      	ldrh	r3, [r4, #12]
 800ae40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae44:	81a3      	strh	r3, [r4, #12]
 800ae46:	f04f 30ff 	mov.w	r0, #4294967295
 800ae4a:	e78a      	b.n	800ad62 <__sflush_r+0x26>
 800ae4c:	4407      	add	r7, r0
 800ae4e:	eba8 0800 	sub.w	r8, r8, r0
 800ae52:	e7e9      	b.n	800ae28 <__sflush_r+0xec>
 800ae54:	dfbffffe 	.word	0xdfbffffe

0800ae58 <_fflush_r>:
 800ae58:	b538      	push	{r3, r4, r5, lr}
 800ae5a:	460c      	mov	r4, r1
 800ae5c:	4605      	mov	r5, r0
 800ae5e:	b118      	cbz	r0, 800ae68 <_fflush_r+0x10>
 800ae60:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ae62:	b90b      	cbnz	r3, 800ae68 <_fflush_r+0x10>
 800ae64:	f7fd fd40 	bl	80088e8 <__sinit>
 800ae68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae6c:	b1bb      	cbz	r3, 800ae9e <_fflush_r+0x46>
 800ae6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae70:	07d0      	lsls	r0, r2, #31
 800ae72:	d404      	bmi.n	800ae7e <_fflush_r+0x26>
 800ae74:	0599      	lsls	r1, r3, #22
 800ae76:	d402      	bmi.n	800ae7e <_fflush_r+0x26>
 800ae78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae7a:	f7fd fe4f 	bl	8008b1c <__retarget_lock_acquire_recursive>
 800ae7e:	4628      	mov	r0, r5
 800ae80:	4621      	mov	r1, r4
 800ae82:	f7ff ff5b 	bl	800ad3c <__sflush_r>
 800ae86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae88:	07da      	lsls	r2, r3, #31
 800ae8a:	4605      	mov	r5, r0
 800ae8c:	d405      	bmi.n	800ae9a <_fflush_r+0x42>
 800ae8e:	89a3      	ldrh	r3, [r4, #12]
 800ae90:	059b      	lsls	r3, r3, #22
 800ae92:	d402      	bmi.n	800ae9a <_fflush_r+0x42>
 800ae94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae96:	f7fd fe42 	bl	8008b1e <__retarget_lock_release_recursive>
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	bd38      	pop	{r3, r4, r5, pc}
 800ae9e:	461d      	mov	r5, r3
 800aea0:	e7fb      	b.n	800ae9a <_fflush_r+0x42>

0800aea2 <strncpy>:
 800aea2:	b510      	push	{r4, lr}
 800aea4:	3901      	subs	r1, #1
 800aea6:	4603      	mov	r3, r0
 800aea8:	b132      	cbz	r2, 800aeb8 <strncpy+0x16>
 800aeaa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aeae:	f803 4b01 	strb.w	r4, [r3], #1
 800aeb2:	3a01      	subs	r2, #1
 800aeb4:	2c00      	cmp	r4, #0
 800aeb6:	d1f7      	bne.n	800aea8 <strncpy+0x6>
 800aeb8:	441a      	add	r2, r3
 800aeba:	2100      	movs	r1, #0
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d100      	bne.n	800aec2 <strncpy+0x20>
 800aec0:	bd10      	pop	{r4, pc}
 800aec2:	f803 1b01 	strb.w	r1, [r3], #1
 800aec6:	e7f9      	b.n	800aebc <strncpy+0x1a>

0800aec8 <_localeconv_r>:
 800aec8:	4800      	ldr	r0, [pc, #0]	; (800aecc <_localeconv_r+0x4>)
 800aeca:	4770      	bx	lr
 800aecc:	20000298 	.word	0x20000298

0800aed0 <_sbrk_r>:
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	4d06      	ldr	r5, [pc, #24]	; (800aeec <_sbrk_r+0x1c>)
 800aed4:	2300      	movs	r3, #0
 800aed6:	4604      	mov	r4, r0
 800aed8:	4608      	mov	r0, r1
 800aeda:	602b      	str	r3, [r5, #0]
 800aedc:	f002 fa1e 	bl	800d31c <_sbrk>
 800aee0:	1c43      	adds	r3, r0, #1
 800aee2:	d102      	bne.n	800aeea <_sbrk_r+0x1a>
 800aee4:	682b      	ldr	r3, [r5, #0]
 800aee6:	b103      	cbz	r3, 800aeea <_sbrk_r+0x1a>
 800aee8:	6023      	str	r3, [r4, #0]
 800aeea:	bd38      	pop	{r3, r4, r5, pc}
 800aeec:	200081e8 	.word	0x200081e8

0800aef0 <__libc_fini_array>:
 800aef0:	b538      	push	{r3, r4, r5, lr}
 800aef2:	4d07      	ldr	r5, [pc, #28]	; (800af10 <__libc_fini_array+0x20>)
 800aef4:	4c07      	ldr	r4, [pc, #28]	; (800af14 <__libc_fini_array+0x24>)
 800aef6:	1b64      	subs	r4, r4, r5
 800aef8:	10a4      	asrs	r4, r4, #2
 800aefa:	b91c      	cbnz	r4, 800af04 <__libc_fini_array+0x14>
 800aefc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af00:	f002 ba2a 	b.w	800d358 <_fini>
 800af04:	3c01      	subs	r4, #1
 800af06:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800af0a:	4798      	blx	r3
 800af0c:	e7f5      	b.n	800aefa <__libc_fini_array+0xa>
 800af0e:	bf00      	nop
 800af10:	0800dd44 	.word	0x0800dd44
 800af14:	0800dd48 	.word	0x0800dd48

0800af18 <sysconf>:
 800af18:	2808      	cmp	r0, #8
 800af1a:	b508      	push	{r3, lr}
 800af1c:	d006      	beq.n	800af2c <sysconf+0x14>
 800af1e:	f7fd fdd1 	bl	8008ac4 <__errno>
 800af22:	2316      	movs	r3, #22
 800af24:	6003      	str	r3, [r0, #0]
 800af26:	f04f 30ff 	mov.w	r0, #4294967295
 800af2a:	bd08      	pop	{r3, pc}
 800af2c:	2080      	movs	r0, #128	; 0x80
 800af2e:	e7fc      	b.n	800af2a <sysconf+0x12>

0800af30 <frexp>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	2100      	movs	r1, #0
 800af34:	ec55 4b10 	vmov	r4, r5, d0
 800af38:	6001      	str	r1, [r0, #0]
 800af3a:	4916      	ldr	r1, [pc, #88]	; (800af94 <frexp+0x64>)
 800af3c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800af40:	428a      	cmp	r2, r1
 800af42:	4606      	mov	r6, r0
 800af44:	462b      	mov	r3, r5
 800af46:	dc22      	bgt.n	800af8e <frexp+0x5e>
 800af48:	ee10 1a10 	vmov	r1, s0
 800af4c:	4311      	orrs	r1, r2
 800af4e:	d01e      	beq.n	800af8e <frexp+0x5e>
 800af50:	4911      	ldr	r1, [pc, #68]	; (800af98 <frexp+0x68>)
 800af52:	4029      	ands	r1, r5
 800af54:	b969      	cbnz	r1, 800af72 <frexp+0x42>
 800af56:	4b11      	ldr	r3, [pc, #68]	; (800af9c <frexp+0x6c>)
 800af58:	2200      	movs	r2, #0
 800af5a:	ee10 0a10 	vmov	r0, s0
 800af5e:	4629      	mov	r1, r5
 800af60:	f7f5 fb52 	bl	8000608 <__aeabi_dmul>
 800af64:	460b      	mov	r3, r1
 800af66:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800af6a:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800af6e:	4604      	mov	r4, r0
 800af70:	6031      	str	r1, [r6, #0]
 800af72:	6831      	ldr	r1, [r6, #0]
 800af74:	1512      	asrs	r2, r2, #20
 800af76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af7a:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 800af7e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af82:	4411      	add	r1, r2
 800af84:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800af88:	6031      	str	r1, [r6, #0]
 800af8a:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800af8e:	ec45 4b10 	vmov	d0, r4, r5
 800af92:	bd70      	pop	{r4, r5, r6, pc}
 800af94:	7fefffff 	.word	0x7fefffff
 800af98:	7ff00000 	.word	0x7ff00000
 800af9c:	43500000 	.word	0x43500000

0800afa0 <__register_exitproc>:
 800afa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afa4:	f8df a074 	ldr.w	sl, [pc, #116]	; 800b01c <__register_exitproc+0x7c>
 800afa8:	4606      	mov	r6, r0
 800afaa:	f8da 0000 	ldr.w	r0, [sl]
 800afae:	4698      	mov	r8, r3
 800afb0:	460f      	mov	r7, r1
 800afb2:	4691      	mov	r9, r2
 800afb4:	f7fd fdb2 	bl	8008b1c <__retarget_lock_acquire_recursive>
 800afb8:	4b16      	ldr	r3, [pc, #88]	; (800b014 <__register_exitproc+0x74>)
 800afba:	681c      	ldr	r4, [r3, #0]
 800afbc:	b90c      	cbnz	r4, 800afc2 <__register_exitproc+0x22>
 800afbe:	4c16      	ldr	r4, [pc, #88]	; (800b018 <__register_exitproc+0x78>)
 800afc0:	601c      	str	r4, [r3, #0]
 800afc2:	6865      	ldr	r5, [r4, #4]
 800afc4:	f8da 0000 	ldr.w	r0, [sl]
 800afc8:	2d1f      	cmp	r5, #31
 800afca:	dd05      	ble.n	800afd8 <__register_exitproc+0x38>
 800afcc:	f7fd fda7 	bl	8008b1e <__retarget_lock_release_recursive>
 800afd0:	f04f 30ff 	mov.w	r0, #4294967295
 800afd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afd8:	b19e      	cbz	r6, 800b002 <__register_exitproc+0x62>
 800afda:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800afde:	2201      	movs	r2, #1
 800afe0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800afe4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800afe8:	40aa      	lsls	r2, r5
 800afea:	4313      	orrs	r3, r2
 800afec:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800aff0:	2e02      	cmp	r6, #2
 800aff2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800aff6:	bf02      	ittt	eq
 800aff8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800affc:	4313      	orreq	r3, r2
 800affe:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800b002:	1c6b      	adds	r3, r5, #1
 800b004:	3502      	adds	r5, #2
 800b006:	6063      	str	r3, [r4, #4]
 800b008:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b00c:	f7fd fd87 	bl	8008b1e <__retarget_lock_release_recursive>
 800b010:	2000      	movs	r0, #0
 800b012:	e7df      	b.n	800afd4 <__register_exitproc+0x34>
 800b014:	200081f0 	.word	0x200081f0
 800b018:	20008228 	.word	0x20008228
 800b01c:	2000043c 	.word	0x2000043c

0800b020 <__assert_func>:
 800b020:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b022:	4614      	mov	r4, r2
 800b024:	461a      	mov	r2, r3
 800b026:	4b09      	ldr	r3, [pc, #36]	; (800b04c <__assert_func+0x2c>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4605      	mov	r5, r0
 800b02c:	68d8      	ldr	r0, [r3, #12]
 800b02e:	b14c      	cbz	r4, 800b044 <__assert_func+0x24>
 800b030:	4b07      	ldr	r3, [pc, #28]	; (800b050 <__assert_func+0x30>)
 800b032:	9100      	str	r1, [sp, #0]
 800b034:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b038:	4906      	ldr	r1, [pc, #24]	; (800b054 <__assert_func+0x34>)
 800b03a:	462b      	mov	r3, r5
 800b03c:	f000 fea2 	bl	800bd84 <fiprintf>
 800b040:	f001 fe5b 	bl	800ccfa <abort>
 800b044:	4b04      	ldr	r3, [pc, #16]	; (800b058 <__assert_func+0x38>)
 800b046:	461c      	mov	r4, r3
 800b048:	e7f3      	b.n	800b032 <__assert_func+0x12>
 800b04a:	bf00      	nop
 800b04c:	20000438 	.word	0x20000438
 800b050:	0800dc70 	.word	0x0800dc70
 800b054:	0800dc7d 	.word	0x0800dc7d
 800b058:	0800dcab 	.word	0x0800dcab

0800b05c <_calloc_r>:
 800b05c:	b538      	push	{r3, r4, r5, lr}
 800b05e:	fba1 1502 	umull	r1, r5, r1, r2
 800b062:	b92d      	cbnz	r5, 800b070 <_calloc_r+0x14>
 800b064:	f7fd fe8e 	bl	8008d84 <_malloc_r>
 800b068:	4604      	mov	r4, r0
 800b06a:	b938      	cbnz	r0, 800b07c <_calloc_r+0x20>
 800b06c:	4620      	mov	r0, r4
 800b06e:	bd38      	pop	{r3, r4, r5, pc}
 800b070:	f7fd fd28 	bl	8008ac4 <__errno>
 800b074:	230c      	movs	r3, #12
 800b076:	6003      	str	r3, [r0, #0]
 800b078:	2400      	movs	r4, #0
 800b07a:	e7f7      	b.n	800b06c <_calloc_r+0x10>
 800b07c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b080:	f022 0203 	bic.w	r2, r2, #3
 800b084:	3a04      	subs	r2, #4
 800b086:	2a24      	cmp	r2, #36	; 0x24
 800b088:	d819      	bhi.n	800b0be <_calloc_r+0x62>
 800b08a:	2a13      	cmp	r2, #19
 800b08c:	d915      	bls.n	800b0ba <_calloc_r+0x5e>
 800b08e:	2a1b      	cmp	r2, #27
 800b090:	e9c0 5500 	strd	r5, r5, [r0]
 800b094:	d806      	bhi.n	800b0a4 <_calloc_r+0x48>
 800b096:	f100 0308 	add.w	r3, r0, #8
 800b09a:	2200      	movs	r2, #0
 800b09c:	e9c3 2200 	strd	r2, r2, [r3]
 800b0a0:	609a      	str	r2, [r3, #8]
 800b0a2:	e7e3      	b.n	800b06c <_calloc_r+0x10>
 800b0a4:	2a24      	cmp	r2, #36	; 0x24
 800b0a6:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800b0aa:	bf11      	iteee	ne
 800b0ac:	f100 0310 	addne.w	r3, r0, #16
 800b0b0:	6105      	streq	r5, [r0, #16]
 800b0b2:	f100 0318 	addeq.w	r3, r0, #24
 800b0b6:	6145      	streq	r5, [r0, #20]
 800b0b8:	e7ef      	b.n	800b09a <_calloc_r+0x3e>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	e7ed      	b.n	800b09a <_calloc_r+0x3e>
 800b0be:	4629      	mov	r1, r5
 800b0c0:	f7fd fcab 	bl	8008a1a <memset>
 800b0c4:	e7d2      	b.n	800b06c <_calloc_r+0x10>

0800b0c6 <quorem>:
 800b0c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0ca:	6903      	ldr	r3, [r0, #16]
 800b0cc:	690c      	ldr	r4, [r1, #16]
 800b0ce:	42a3      	cmp	r3, r4
 800b0d0:	4607      	mov	r7, r0
 800b0d2:	db7e      	blt.n	800b1d2 <quorem+0x10c>
 800b0d4:	3c01      	subs	r4, #1
 800b0d6:	f101 0814 	add.w	r8, r1, #20
 800b0da:	f100 0514 	add.w	r5, r0, #20
 800b0de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0e2:	9301      	str	r3, [sp, #4]
 800b0e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b0e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	429a      	cmp	r2, r3
 800b0f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b0f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0fc:	d331      	bcc.n	800b162 <quorem+0x9c>
 800b0fe:	f04f 0e00 	mov.w	lr, #0
 800b102:	4640      	mov	r0, r8
 800b104:	46ac      	mov	ip, r5
 800b106:	46f2      	mov	sl, lr
 800b108:	f850 2b04 	ldr.w	r2, [r0], #4
 800b10c:	b293      	uxth	r3, r2
 800b10e:	fb06 e303 	mla	r3, r6, r3, lr
 800b112:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b116:	0c1a      	lsrs	r2, r3, #16
 800b118:	b29b      	uxth	r3, r3
 800b11a:	ebaa 0303 	sub.w	r3, sl, r3
 800b11e:	f8dc a000 	ldr.w	sl, [ip]
 800b122:	fa13 f38a 	uxtah	r3, r3, sl
 800b126:	fb06 220e 	mla	r2, r6, lr, r2
 800b12a:	9300      	str	r3, [sp, #0]
 800b12c:	9b00      	ldr	r3, [sp, #0]
 800b12e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b132:	b292      	uxth	r2, r2
 800b134:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b138:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b13c:	f8bd 3000 	ldrh.w	r3, [sp]
 800b140:	4581      	cmp	r9, r0
 800b142:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b146:	f84c 3b04 	str.w	r3, [ip], #4
 800b14a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b14e:	d2db      	bcs.n	800b108 <quorem+0x42>
 800b150:	f855 300b 	ldr.w	r3, [r5, fp]
 800b154:	b92b      	cbnz	r3, 800b162 <quorem+0x9c>
 800b156:	9b01      	ldr	r3, [sp, #4]
 800b158:	3b04      	subs	r3, #4
 800b15a:	429d      	cmp	r5, r3
 800b15c:	461a      	mov	r2, r3
 800b15e:	d32c      	bcc.n	800b1ba <quorem+0xf4>
 800b160:	613c      	str	r4, [r7, #16]
 800b162:	4638      	mov	r0, r7
 800b164:	f7fe fa94 	bl	8009690 <__mcmp>
 800b168:	2800      	cmp	r0, #0
 800b16a:	db22      	blt.n	800b1b2 <quorem+0xec>
 800b16c:	3601      	adds	r6, #1
 800b16e:	4629      	mov	r1, r5
 800b170:	2000      	movs	r0, #0
 800b172:	f858 2b04 	ldr.w	r2, [r8], #4
 800b176:	f8d1 c000 	ldr.w	ip, [r1]
 800b17a:	b293      	uxth	r3, r2
 800b17c:	1ac3      	subs	r3, r0, r3
 800b17e:	0c12      	lsrs	r2, r2, #16
 800b180:	fa13 f38c 	uxtah	r3, r3, ip
 800b184:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b188:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b18c:	b29b      	uxth	r3, r3
 800b18e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b192:	45c1      	cmp	r9, r8
 800b194:	f841 3b04 	str.w	r3, [r1], #4
 800b198:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b19c:	d2e9      	bcs.n	800b172 <quorem+0xac>
 800b19e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b1a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b1a6:	b922      	cbnz	r2, 800b1b2 <quorem+0xec>
 800b1a8:	3b04      	subs	r3, #4
 800b1aa:	429d      	cmp	r5, r3
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	d30a      	bcc.n	800b1c6 <quorem+0x100>
 800b1b0:	613c      	str	r4, [r7, #16]
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	b003      	add	sp, #12
 800b1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ba:	6812      	ldr	r2, [r2, #0]
 800b1bc:	3b04      	subs	r3, #4
 800b1be:	2a00      	cmp	r2, #0
 800b1c0:	d1ce      	bne.n	800b160 <quorem+0x9a>
 800b1c2:	3c01      	subs	r4, #1
 800b1c4:	e7c9      	b.n	800b15a <quorem+0x94>
 800b1c6:	6812      	ldr	r2, [r2, #0]
 800b1c8:	3b04      	subs	r3, #4
 800b1ca:	2a00      	cmp	r2, #0
 800b1cc:	d1f0      	bne.n	800b1b0 <quorem+0xea>
 800b1ce:	3c01      	subs	r4, #1
 800b1d0:	e7eb      	b.n	800b1aa <quorem+0xe4>
 800b1d2:	2000      	movs	r0, #0
 800b1d4:	e7ee      	b.n	800b1b4 <quorem+0xee>
	...

0800b1d8 <_dtoa_r>:
 800b1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1dc:	ed2d 8b04 	vpush	{d8-d9}
 800b1e0:	b093      	sub	sp, #76	; 0x4c
 800b1e2:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b1e6:	9107      	str	r1, [sp, #28]
 800b1e8:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800b1ea:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b1ec:	920a      	str	r2, [sp, #40]	; 0x28
 800b1ee:	ec57 6b10 	vmov	r6, r7, d0
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	930d      	str	r3, [sp, #52]	; 0x34
 800b1f6:	b141      	cbz	r1, 800b20a <_dtoa_r+0x32>
 800b1f8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b1fa:	604a      	str	r2, [r1, #4]
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	4093      	lsls	r3, r2
 800b200:	608b      	str	r3, [r1, #8]
 800b202:	f7fe f83c 	bl	800927e <_Bfree>
 800b206:	2300      	movs	r3, #0
 800b208:	63a3      	str	r3, [r4, #56]	; 0x38
 800b20a:	1e3b      	subs	r3, r7, #0
 800b20c:	bfb9      	ittee	lt
 800b20e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b212:	9303      	strlt	r3, [sp, #12]
 800b214:	2300      	movge	r3, #0
 800b216:	602b      	strge	r3, [r5, #0]
 800b218:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b21c:	4ba2      	ldr	r3, [pc, #648]	; (800b4a8 <_dtoa_r+0x2d0>)
 800b21e:	bfbc      	itt	lt
 800b220:	2201      	movlt	r2, #1
 800b222:	602a      	strlt	r2, [r5, #0]
 800b224:	ea33 0308 	bics.w	r3, r3, r8
 800b228:	d11b      	bne.n	800b262 <_dtoa_r+0x8a>
 800b22a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b22c:	f242 730f 	movw	r3, #9999	; 0x270f
 800b230:	6013      	str	r3, [r2, #0]
 800b232:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b236:	4333      	orrs	r3, r6
 800b238:	f000 858f 	beq.w	800bd5a <_dtoa_r+0xb82>
 800b23c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b23e:	b90b      	cbnz	r3, 800b244 <_dtoa_r+0x6c>
 800b240:	4b9a      	ldr	r3, [pc, #616]	; (800b4ac <_dtoa_r+0x2d4>)
 800b242:	e027      	b.n	800b294 <_dtoa_r+0xbc>
 800b244:	4b99      	ldr	r3, [pc, #612]	; (800b4ac <_dtoa_r+0x2d4>)
 800b246:	9300      	str	r3, [sp, #0]
 800b248:	3303      	adds	r3, #3
 800b24a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b24c:	6013      	str	r3, [r2, #0]
 800b24e:	9800      	ldr	r0, [sp, #0]
 800b250:	b013      	add	sp, #76	; 0x4c
 800b252:	ecbd 8b04 	vpop	{d8-d9}
 800b256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b25a:	4b95      	ldr	r3, [pc, #596]	; (800b4b0 <_dtoa_r+0x2d8>)
 800b25c:	9300      	str	r3, [sp, #0]
 800b25e:	3308      	adds	r3, #8
 800b260:	e7f3      	b.n	800b24a <_dtoa_r+0x72>
 800b262:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b266:	2200      	movs	r2, #0
 800b268:	ec51 0b17 	vmov	r0, r1, d7
 800b26c:	eeb0 8a47 	vmov.f32	s16, s14
 800b270:	eef0 8a67 	vmov.f32	s17, s15
 800b274:	2300      	movs	r3, #0
 800b276:	f7f5 fc2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800b27a:	4681      	mov	r9, r0
 800b27c:	b160      	cbz	r0, 800b298 <_dtoa_r+0xc0>
 800b27e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b280:	2301      	movs	r3, #1
 800b282:	6013      	str	r3, [r2, #0]
 800b284:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b286:	2b00      	cmp	r3, #0
 800b288:	f000 8564 	beq.w	800bd54 <_dtoa_r+0xb7c>
 800b28c:	4b89      	ldr	r3, [pc, #548]	; (800b4b4 <_dtoa_r+0x2dc>)
 800b28e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b290:	6013      	str	r3, [r2, #0]
 800b292:	3b01      	subs	r3, #1
 800b294:	9300      	str	r3, [sp, #0]
 800b296:	e7da      	b.n	800b24e <_dtoa_r+0x76>
 800b298:	aa10      	add	r2, sp, #64	; 0x40
 800b29a:	a911      	add	r1, sp, #68	; 0x44
 800b29c:	4620      	mov	r0, r4
 800b29e:	eeb0 0a48 	vmov.f32	s0, s16
 800b2a2:	eef0 0a68 	vmov.f32	s1, s17
 800b2a6:	f7fe fa99 	bl	80097dc <__d2b>
 800b2aa:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b2ae:	4682      	mov	sl, r0
 800b2b0:	2d00      	cmp	r5, #0
 800b2b2:	d07e      	beq.n	800b3b2 <_dtoa_r+0x1da>
 800b2b4:	ee18 3a90 	vmov	r3, s17
 800b2b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2bc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b2c0:	ec51 0b18 	vmov	r0, r1, d8
 800b2c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b2c8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b2cc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	4b78      	ldr	r3, [pc, #480]	; (800b4b8 <_dtoa_r+0x2e0>)
 800b2d6:	f7f4 ffdf 	bl	8000298 <__aeabi_dsub>
 800b2da:	a36d      	add	r3, pc, #436	; (adr r3, 800b490 <_dtoa_r+0x2b8>)
 800b2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e0:	f7f5 f992 	bl	8000608 <__aeabi_dmul>
 800b2e4:	a36c      	add	r3, pc, #432	; (adr r3, 800b498 <_dtoa_r+0x2c0>)
 800b2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ea:	f7f4 ffd7 	bl	800029c <__adddf3>
 800b2ee:	4606      	mov	r6, r0
 800b2f0:	4628      	mov	r0, r5
 800b2f2:	460f      	mov	r7, r1
 800b2f4:	f7f5 f91e 	bl	8000534 <__aeabi_i2d>
 800b2f8:	a369      	add	r3, pc, #420	; (adr r3, 800b4a0 <_dtoa_r+0x2c8>)
 800b2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fe:	f7f5 f983 	bl	8000608 <__aeabi_dmul>
 800b302:	4602      	mov	r2, r0
 800b304:	460b      	mov	r3, r1
 800b306:	4630      	mov	r0, r6
 800b308:	4639      	mov	r1, r7
 800b30a:	f7f4 ffc7 	bl	800029c <__adddf3>
 800b30e:	4606      	mov	r6, r0
 800b310:	460f      	mov	r7, r1
 800b312:	f7f5 fc29 	bl	8000b68 <__aeabi_d2iz>
 800b316:	2200      	movs	r2, #0
 800b318:	4683      	mov	fp, r0
 800b31a:	2300      	movs	r3, #0
 800b31c:	4630      	mov	r0, r6
 800b31e:	4639      	mov	r1, r7
 800b320:	f7f5 fbe4 	bl	8000aec <__aeabi_dcmplt>
 800b324:	b148      	cbz	r0, 800b33a <_dtoa_r+0x162>
 800b326:	4658      	mov	r0, fp
 800b328:	f7f5 f904 	bl	8000534 <__aeabi_i2d>
 800b32c:	4632      	mov	r2, r6
 800b32e:	463b      	mov	r3, r7
 800b330:	f7f5 fbd2 	bl	8000ad8 <__aeabi_dcmpeq>
 800b334:	b908      	cbnz	r0, 800b33a <_dtoa_r+0x162>
 800b336:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b33a:	f1bb 0f16 	cmp.w	fp, #22
 800b33e:	d856      	bhi.n	800b3ee <_dtoa_r+0x216>
 800b340:	4b5e      	ldr	r3, [pc, #376]	; (800b4bc <_dtoa_r+0x2e4>)
 800b342:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b34a:	ec51 0b18 	vmov	r0, r1, d8
 800b34e:	f7f5 fbcd 	bl	8000aec <__aeabi_dcmplt>
 800b352:	2800      	cmp	r0, #0
 800b354:	d04d      	beq.n	800b3f2 <_dtoa_r+0x21a>
 800b356:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b35a:	2300      	movs	r3, #0
 800b35c:	930c      	str	r3, [sp, #48]	; 0x30
 800b35e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b360:	1b5b      	subs	r3, r3, r5
 800b362:	1e5a      	subs	r2, r3, #1
 800b364:	bf45      	ittet	mi
 800b366:	f1c3 0301 	rsbmi	r3, r3, #1
 800b36a:	9305      	strmi	r3, [sp, #20]
 800b36c:	2300      	movpl	r3, #0
 800b36e:	2300      	movmi	r3, #0
 800b370:	9206      	str	r2, [sp, #24]
 800b372:	bf54      	ite	pl
 800b374:	9305      	strpl	r3, [sp, #20]
 800b376:	9306      	strmi	r3, [sp, #24]
 800b378:	f1bb 0f00 	cmp.w	fp, #0
 800b37c:	db3b      	blt.n	800b3f6 <_dtoa_r+0x21e>
 800b37e:	9b06      	ldr	r3, [sp, #24]
 800b380:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b384:	445b      	add	r3, fp
 800b386:	9306      	str	r3, [sp, #24]
 800b388:	2300      	movs	r3, #0
 800b38a:	9308      	str	r3, [sp, #32]
 800b38c:	9b07      	ldr	r3, [sp, #28]
 800b38e:	2b09      	cmp	r3, #9
 800b390:	d868      	bhi.n	800b464 <_dtoa_r+0x28c>
 800b392:	2b05      	cmp	r3, #5
 800b394:	bfc4      	itt	gt
 800b396:	3b04      	subgt	r3, #4
 800b398:	9307      	strgt	r3, [sp, #28]
 800b39a:	9b07      	ldr	r3, [sp, #28]
 800b39c:	f1a3 0302 	sub.w	r3, r3, #2
 800b3a0:	bfcc      	ite	gt
 800b3a2:	2500      	movgt	r5, #0
 800b3a4:	2501      	movle	r5, #1
 800b3a6:	2b03      	cmp	r3, #3
 800b3a8:	d867      	bhi.n	800b47a <_dtoa_r+0x2a2>
 800b3aa:	e8df f003 	tbb	[pc, r3]
 800b3ae:	3b2e      	.short	0x3b2e
 800b3b0:	5939      	.short	0x5939
 800b3b2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b3b6:	441d      	add	r5, r3
 800b3b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b3bc:	2b20      	cmp	r3, #32
 800b3be:	bfc1      	itttt	gt
 800b3c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b3c4:	fa08 f803 	lslgt.w	r8, r8, r3
 800b3c8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b3cc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b3d0:	bfd6      	itet	le
 800b3d2:	f1c3 0320 	rsble	r3, r3, #32
 800b3d6:	ea48 0003 	orrgt.w	r0, r8, r3
 800b3da:	fa06 f003 	lslle.w	r0, r6, r3
 800b3de:	f7f5 f899 	bl	8000514 <__aeabi_ui2d>
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b3e8:	3d01      	subs	r5, #1
 800b3ea:	920e      	str	r2, [sp, #56]	; 0x38
 800b3ec:	e770      	b.n	800b2d0 <_dtoa_r+0xf8>
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e7b4      	b.n	800b35c <_dtoa_r+0x184>
 800b3f2:	900c      	str	r0, [sp, #48]	; 0x30
 800b3f4:	e7b3      	b.n	800b35e <_dtoa_r+0x186>
 800b3f6:	9b05      	ldr	r3, [sp, #20]
 800b3f8:	eba3 030b 	sub.w	r3, r3, fp
 800b3fc:	9305      	str	r3, [sp, #20]
 800b3fe:	f1cb 0300 	rsb	r3, fp, #0
 800b402:	9308      	str	r3, [sp, #32]
 800b404:	2300      	movs	r3, #0
 800b406:	930b      	str	r3, [sp, #44]	; 0x2c
 800b408:	e7c0      	b.n	800b38c <_dtoa_r+0x1b4>
 800b40a:	2300      	movs	r3, #0
 800b40c:	9309      	str	r3, [sp, #36]	; 0x24
 800b40e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b410:	2b00      	cmp	r3, #0
 800b412:	dc35      	bgt.n	800b480 <_dtoa_r+0x2a8>
 800b414:	2301      	movs	r3, #1
 800b416:	9301      	str	r3, [sp, #4]
 800b418:	9304      	str	r3, [sp, #16]
 800b41a:	461a      	mov	r2, r3
 800b41c:	920a      	str	r2, [sp, #40]	; 0x28
 800b41e:	e00b      	b.n	800b438 <_dtoa_r+0x260>
 800b420:	2301      	movs	r3, #1
 800b422:	e7f3      	b.n	800b40c <_dtoa_r+0x234>
 800b424:	2300      	movs	r3, #0
 800b426:	9309      	str	r3, [sp, #36]	; 0x24
 800b428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b42a:	445b      	add	r3, fp
 800b42c:	9301      	str	r3, [sp, #4]
 800b42e:	3301      	adds	r3, #1
 800b430:	2b01      	cmp	r3, #1
 800b432:	9304      	str	r3, [sp, #16]
 800b434:	bfb8      	it	lt
 800b436:	2301      	movlt	r3, #1
 800b438:	2100      	movs	r1, #0
 800b43a:	2204      	movs	r2, #4
 800b43c:	f102 0014 	add.w	r0, r2, #20
 800b440:	4298      	cmp	r0, r3
 800b442:	d921      	bls.n	800b488 <_dtoa_r+0x2b0>
 800b444:	63e1      	str	r1, [r4, #60]	; 0x3c
 800b446:	4620      	mov	r0, r4
 800b448:	f7fd fef4 	bl	8009234 <_Balloc>
 800b44c:	9000      	str	r0, [sp, #0]
 800b44e:	2800      	cmp	r0, #0
 800b450:	d13a      	bne.n	800b4c8 <_dtoa_r+0x2f0>
 800b452:	4b1b      	ldr	r3, [pc, #108]	; (800b4c0 <_dtoa_r+0x2e8>)
 800b454:	4602      	mov	r2, r0
 800b456:	f240 11af 	movw	r1, #431	; 0x1af
 800b45a:	481a      	ldr	r0, [pc, #104]	; (800b4c4 <_dtoa_r+0x2ec>)
 800b45c:	f7ff fde0 	bl	800b020 <__assert_func>
 800b460:	2301      	movs	r3, #1
 800b462:	e7e0      	b.n	800b426 <_dtoa_r+0x24e>
 800b464:	2501      	movs	r5, #1
 800b466:	2300      	movs	r3, #0
 800b468:	9307      	str	r3, [sp, #28]
 800b46a:	9509      	str	r5, [sp, #36]	; 0x24
 800b46c:	f04f 33ff 	mov.w	r3, #4294967295
 800b470:	9301      	str	r3, [sp, #4]
 800b472:	9304      	str	r3, [sp, #16]
 800b474:	2200      	movs	r2, #0
 800b476:	2312      	movs	r3, #18
 800b478:	e7d0      	b.n	800b41c <_dtoa_r+0x244>
 800b47a:	2301      	movs	r3, #1
 800b47c:	9309      	str	r3, [sp, #36]	; 0x24
 800b47e:	e7f5      	b.n	800b46c <_dtoa_r+0x294>
 800b480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b482:	9301      	str	r3, [sp, #4]
 800b484:	9304      	str	r3, [sp, #16]
 800b486:	e7d7      	b.n	800b438 <_dtoa_r+0x260>
 800b488:	3101      	adds	r1, #1
 800b48a:	0052      	lsls	r2, r2, #1
 800b48c:	e7d6      	b.n	800b43c <_dtoa_r+0x264>
 800b48e:	bf00      	nop
 800b490:	636f4361 	.word	0x636f4361
 800b494:	3fd287a7 	.word	0x3fd287a7
 800b498:	8b60c8b3 	.word	0x8b60c8b3
 800b49c:	3fc68a28 	.word	0x3fc68a28
 800b4a0:	509f79fb 	.word	0x509f79fb
 800b4a4:	3fd34413 	.word	0x3fd34413
 800b4a8:	7ff00000 	.word	0x7ff00000
 800b4ac:	0800dcb5 	.word	0x0800dcb5
 800b4b0:	0800dcac 	.word	0x0800dcac
 800b4b4:	0800dc4f 	.word	0x0800dc4f
 800b4b8:	3ff80000 	.word	0x3ff80000
 800b4bc:	0800db48 	.word	0x0800db48
 800b4c0:	0800dab0 	.word	0x0800dab0
 800b4c4:	0800dcb9 	.word	0x0800dcb9
 800b4c8:	9b00      	ldr	r3, [sp, #0]
 800b4ca:	63a3      	str	r3, [r4, #56]	; 0x38
 800b4cc:	9b04      	ldr	r3, [sp, #16]
 800b4ce:	2b0e      	cmp	r3, #14
 800b4d0:	f200 80a8 	bhi.w	800b624 <_dtoa_r+0x44c>
 800b4d4:	2d00      	cmp	r5, #0
 800b4d6:	f000 80a5 	beq.w	800b624 <_dtoa_r+0x44c>
 800b4da:	f1bb 0f00 	cmp.w	fp, #0
 800b4de:	dd38      	ble.n	800b552 <_dtoa_r+0x37a>
 800b4e0:	4bbf      	ldr	r3, [pc, #764]	; (800b7e0 <_dtoa_r+0x608>)
 800b4e2:	f00b 020f 	and.w	r2, fp, #15
 800b4e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4ea:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b4ee:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b4f2:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b4f6:	d019      	beq.n	800b52c <_dtoa_r+0x354>
 800b4f8:	4bba      	ldr	r3, [pc, #744]	; (800b7e4 <_dtoa_r+0x60c>)
 800b4fa:	ec51 0b18 	vmov	r0, r1, d8
 800b4fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b502:	f7f5 f9ab 	bl	800085c <__aeabi_ddiv>
 800b506:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b50a:	f008 080f 	and.w	r8, r8, #15
 800b50e:	2503      	movs	r5, #3
 800b510:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800b7e4 <_dtoa_r+0x60c>
 800b514:	f1b8 0f00 	cmp.w	r8, #0
 800b518:	d10a      	bne.n	800b530 <_dtoa_r+0x358>
 800b51a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b51e:	4632      	mov	r2, r6
 800b520:	463b      	mov	r3, r7
 800b522:	f7f5 f99b 	bl	800085c <__aeabi_ddiv>
 800b526:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b52a:	e02b      	b.n	800b584 <_dtoa_r+0x3ac>
 800b52c:	2502      	movs	r5, #2
 800b52e:	e7ef      	b.n	800b510 <_dtoa_r+0x338>
 800b530:	f018 0f01 	tst.w	r8, #1
 800b534:	d008      	beq.n	800b548 <_dtoa_r+0x370>
 800b536:	4630      	mov	r0, r6
 800b538:	4639      	mov	r1, r7
 800b53a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b53e:	f7f5 f863 	bl	8000608 <__aeabi_dmul>
 800b542:	3501      	adds	r5, #1
 800b544:	4606      	mov	r6, r0
 800b546:	460f      	mov	r7, r1
 800b548:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b54c:	f109 0908 	add.w	r9, r9, #8
 800b550:	e7e0      	b.n	800b514 <_dtoa_r+0x33c>
 800b552:	f000 809f 	beq.w	800b694 <_dtoa_r+0x4bc>
 800b556:	f1cb 0600 	rsb	r6, fp, #0
 800b55a:	4ba1      	ldr	r3, [pc, #644]	; (800b7e0 <_dtoa_r+0x608>)
 800b55c:	4fa1      	ldr	r7, [pc, #644]	; (800b7e4 <_dtoa_r+0x60c>)
 800b55e:	f006 020f 	and.w	r2, r6, #15
 800b562:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56a:	ec51 0b18 	vmov	r0, r1, d8
 800b56e:	f7f5 f84b 	bl	8000608 <__aeabi_dmul>
 800b572:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b576:	1136      	asrs	r6, r6, #4
 800b578:	2300      	movs	r3, #0
 800b57a:	2502      	movs	r5, #2
 800b57c:	2e00      	cmp	r6, #0
 800b57e:	d17e      	bne.n	800b67e <_dtoa_r+0x4a6>
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1d0      	bne.n	800b526 <_dtoa_r+0x34e>
 800b584:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b586:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	f000 8084 	beq.w	800b698 <_dtoa_r+0x4c0>
 800b590:	4b95      	ldr	r3, [pc, #596]	; (800b7e8 <_dtoa_r+0x610>)
 800b592:	2200      	movs	r2, #0
 800b594:	4640      	mov	r0, r8
 800b596:	4649      	mov	r1, r9
 800b598:	f7f5 faa8 	bl	8000aec <__aeabi_dcmplt>
 800b59c:	2800      	cmp	r0, #0
 800b59e:	d07b      	beq.n	800b698 <_dtoa_r+0x4c0>
 800b5a0:	9b04      	ldr	r3, [sp, #16]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d078      	beq.n	800b698 <_dtoa_r+0x4c0>
 800b5a6:	9b01      	ldr	r3, [sp, #4]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	dd39      	ble.n	800b620 <_dtoa_r+0x448>
 800b5ac:	4b8f      	ldr	r3, [pc, #572]	; (800b7ec <_dtoa_r+0x614>)
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	4640      	mov	r0, r8
 800b5b2:	4649      	mov	r1, r9
 800b5b4:	f7f5 f828 	bl	8000608 <__aeabi_dmul>
 800b5b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5bc:	9e01      	ldr	r6, [sp, #4]
 800b5be:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b5c2:	3501      	adds	r5, #1
 800b5c4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	f7f4 ffb3 	bl	8000534 <__aeabi_i2d>
 800b5ce:	4642      	mov	r2, r8
 800b5d0:	464b      	mov	r3, r9
 800b5d2:	f7f5 f819 	bl	8000608 <__aeabi_dmul>
 800b5d6:	4b86      	ldr	r3, [pc, #536]	; (800b7f0 <_dtoa_r+0x618>)
 800b5d8:	2200      	movs	r2, #0
 800b5da:	f7f4 fe5f 	bl	800029c <__adddf3>
 800b5de:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b5e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5e6:	9303      	str	r3, [sp, #12]
 800b5e8:	2e00      	cmp	r6, #0
 800b5ea:	d158      	bne.n	800b69e <_dtoa_r+0x4c6>
 800b5ec:	4b81      	ldr	r3, [pc, #516]	; (800b7f4 <_dtoa_r+0x61c>)
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	4640      	mov	r0, r8
 800b5f2:	4649      	mov	r1, r9
 800b5f4:	f7f4 fe50 	bl	8000298 <__aeabi_dsub>
 800b5f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5fc:	4680      	mov	r8, r0
 800b5fe:	4689      	mov	r9, r1
 800b600:	f7f5 fa92 	bl	8000b28 <__aeabi_dcmpgt>
 800b604:	2800      	cmp	r0, #0
 800b606:	f040 8295 	bne.w	800bb34 <_dtoa_r+0x95c>
 800b60a:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b60e:	4640      	mov	r0, r8
 800b610:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b614:	4649      	mov	r1, r9
 800b616:	f7f5 fa69 	bl	8000aec <__aeabi_dcmplt>
 800b61a:	2800      	cmp	r0, #0
 800b61c:	f040 8288 	bne.w	800bb30 <_dtoa_r+0x958>
 800b620:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b624:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b626:	2b00      	cmp	r3, #0
 800b628:	f2c0 814d 	blt.w	800b8c6 <_dtoa_r+0x6ee>
 800b62c:	f1bb 0f0e 	cmp.w	fp, #14
 800b630:	f300 8149 	bgt.w	800b8c6 <_dtoa_r+0x6ee>
 800b634:	4b6a      	ldr	r3, [pc, #424]	; (800b7e0 <_dtoa_r+0x608>)
 800b636:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b63a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b63e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b640:	2b00      	cmp	r3, #0
 800b642:	f280 80db 	bge.w	800b7fc <_dtoa_r+0x624>
 800b646:	9b04      	ldr	r3, [sp, #16]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	f300 80d7 	bgt.w	800b7fc <_dtoa_r+0x624>
 800b64e:	f040 826e 	bne.w	800bb2e <_dtoa_r+0x956>
 800b652:	4b68      	ldr	r3, [pc, #416]	; (800b7f4 <_dtoa_r+0x61c>)
 800b654:	2200      	movs	r2, #0
 800b656:	4640      	mov	r0, r8
 800b658:	4649      	mov	r1, r9
 800b65a:	f7f4 ffd5 	bl	8000608 <__aeabi_dmul>
 800b65e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b662:	f7f5 fa57 	bl	8000b14 <__aeabi_dcmpge>
 800b666:	9e04      	ldr	r6, [sp, #16]
 800b668:	4637      	mov	r7, r6
 800b66a:	2800      	cmp	r0, #0
 800b66c:	f040 8244 	bne.w	800baf8 <_dtoa_r+0x920>
 800b670:	9d00      	ldr	r5, [sp, #0]
 800b672:	2331      	movs	r3, #49	; 0x31
 800b674:	f805 3b01 	strb.w	r3, [r5], #1
 800b678:	f10b 0b01 	add.w	fp, fp, #1
 800b67c:	e240      	b.n	800bb00 <_dtoa_r+0x928>
 800b67e:	07f2      	lsls	r2, r6, #31
 800b680:	d505      	bpl.n	800b68e <_dtoa_r+0x4b6>
 800b682:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b686:	f7f4 ffbf 	bl	8000608 <__aeabi_dmul>
 800b68a:	3501      	adds	r5, #1
 800b68c:	2301      	movs	r3, #1
 800b68e:	1076      	asrs	r6, r6, #1
 800b690:	3708      	adds	r7, #8
 800b692:	e773      	b.n	800b57c <_dtoa_r+0x3a4>
 800b694:	2502      	movs	r5, #2
 800b696:	e775      	b.n	800b584 <_dtoa_r+0x3ac>
 800b698:	9e04      	ldr	r6, [sp, #16]
 800b69a:	465f      	mov	r7, fp
 800b69c:	e792      	b.n	800b5c4 <_dtoa_r+0x3ec>
 800b69e:	9900      	ldr	r1, [sp, #0]
 800b6a0:	4b4f      	ldr	r3, [pc, #316]	; (800b7e0 <_dtoa_r+0x608>)
 800b6a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b6a6:	4431      	add	r1, r6
 800b6a8:	9102      	str	r1, [sp, #8]
 800b6aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6ac:	eeb0 9a47 	vmov.f32	s18, s14
 800b6b0:	eef0 9a67 	vmov.f32	s19, s15
 800b6b4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b6b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	d044      	beq.n	800b74a <_dtoa_r+0x572>
 800b6c0:	494d      	ldr	r1, [pc, #308]	; (800b7f8 <_dtoa_r+0x620>)
 800b6c2:	2000      	movs	r0, #0
 800b6c4:	f7f5 f8ca 	bl	800085c <__aeabi_ddiv>
 800b6c8:	ec53 2b19 	vmov	r2, r3, d9
 800b6cc:	f7f4 fde4 	bl	8000298 <__aeabi_dsub>
 800b6d0:	9d00      	ldr	r5, [sp, #0]
 800b6d2:	ec41 0b19 	vmov	d9, r0, r1
 800b6d6:	4649      	mov	r1, r9
 800b6d8:	4640      	mov	r0, r8
 800b6da:	f7f5 fa45 	bl	8000b68 <__aeabi_d2iz>
 800b6de:	4606      	mov	r6, r0
 800b6e0:	f7f4 ff28 	bl	8000534 <__aeabi_i2d>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	460b      	mov	r3, r1
 800b6e8:	4640      	mov	r0, r8
 800b6ea:	4649      	mov	r1, r9
 800b6ec:	f7f4 fdd4 	bl	8000298 <__aeabi_dsub>
 800b6f0:	3630      	adds	r6, #48	; 0x30
 800b6f2:	f805 6b01 	strb.w	r6, [r5], #1
 800b6f6:	ec53 2b19 	vmov	r2, r3, d9
 800b6fa:	4680      	mov	r8, r0
 800b6fc:	4689      	mov	r9, r1
 800b6fe:	f7f5 f9f5 	bl	8000aec <__aeabi_dcmplt>
 800b702:	2800      	cmp	r0, #0
 800b704:	d164      	bne.n	800b7d0 <_dtoa_r+0x5f8>
 800b706:	4642      	mov	r2, r8
 800b708:	464b      	mov	r3, r9
 800b70a:	4937      	ldr	r1, [pc, #220]	; (800b7e8 <_dtoa_r+0x610>)
 800b70c:	2000      	movs	r0, #0
 800b70e:	f7f4 fdc3 	bl	8000298 <__aeabi_dsub>
 800b712:	ec53 2b19 	vmov	r2, r3, d9
 800b716:	f7f5 f9e9 	bl	8000aec <__aeabi_dcmplt>
 800b71a:	2800      	cmp	r0, #0
 800b71c:	f040 80b5 	bne.w	800b88a <_dtoa_r+0x6b2>
 800b720:	9b02      	ldr	r3, [sp, #8]
 800b722:	429d      	cmp	r5, r3
 800b724:	f43f af7c 	beq.w	800b620 <_dtoa_r+0x448>
 800b728:	4b30      	ldr	r3, [pc, #192]	; (800b7ec <_dtoa_r+0x614>)
 800b72a:	ec51 0b19 	vmov	r0, r1, d9
 800b72e:	2200      	movs	r2, #0
 800b730:	f7f4 ff6a 	bl	8000608 <__aeabi_dmul>
 800b734:	4b2d      	ldr	r3, [pc, #180]	; (800b7ec <_dtoa_r+0x614>)
 800b736:	ec41 0b19 	vmov	d9, r0, r1
 800b73a:	2200      	movs	r2, #0
 800b73c:	4640      	mov	r0, r8
 800b73e:	4649      	mov	r1, r9
 800b740:	f7f4 ff62 	bl	8000608 <__aeabi_dmul>
 800b744:	4680      	mov	r8, r0
 800b746:	4689      	mov	r9, r1
 800b748:	e7c5      	b.n	800b6d6 <_dtoa_r+0x4fe>
 800b74a:	ec51 0b17 	vmov	r0, r1, d7
 800b74e:	f7f4 ff5b 	bl	8000608 <__aeabi_dmul>
 800b752:	9b02      	ldr	r3, [sp, #8]
 800b754:	9d00      	ldr	r5, [sp, #0]
 800b756:	930f      	str	r3, [sp, #60]	; 0x3c
 800b758:	ec41 0b19 	vmov	d9, r0, r1
 800b75c:	4649      	mov	r1, r9
 800b75e:	4640      	mov	r0, r8
 800b760:	f7f5 fa02 	bl	8000b68 <__aeabi_d2iz>
 800b764:	4606      	mov	r6, r0
 800b766:	f7f4 fee5 	bl	8000534 <__aeabi_i2d>
 800b76a:	3630      	adds	r6, #48	; 0x30
 800b76c:	4602      	mov	r2, r0
 800b76e:	460b      	mov	r3, r1
 800b770:	4640      	mov	r0, r8
 800b772:	4649      	mov	r1, r9
 800b774:	f7f4 fd90 	bl	8000298 <__aeabi_dsub>
 800b778:	f805 6b01 	strb.w	r6, [r5], #1
 800b77c:	9b02      	ldr	r3, [sp, #8]
 800b77e:	429d      	cmp	r5, r3
 800b780:	4680      	mov	r8, r0
 800b782:	4689      	mov	r9, r1
 800b784:	f04f 0200 	mov.w	r2, #0
 800b788:	d124      	bne.n	800b7d4 <_dtoa_r+0x5fc>
 800b78a:	4b1b      	ldr	r3, [pc, #108]	; (800b7f8 <_dtoa_r+0x620>)
 800b78c:	ec51 0b19 	vmov	r0, r1, d9
 800b790:	f7f4 fd84 	bl	800029c <__adddf3>
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	4640      	mov	r0, r8
 800b79a:	4649      	mov	r1, r9
 800b79c:	f7f5 f9c4 	bl	8000b28 <__aeabi_dcmpgt>
 800b7a0:	2800      	cmp	r0, #0
 800b7a2:	d172      	bne.n	800b88a <_dtoa_r+0x6b2>
 800b7a4:	ec53 2b19 	vmov	r2, r3, d9
 800b7a8:	4913      	ldr	r1, [pc, #76]	; (800b7f8 <_dtoa_r+0x620>)
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	f7f4 fd74 	bl	8000298 <__aeabi_dsub>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4640      	mov	r0, r8
 800b7b6:	4649      	mov	r1, r9
 800b7b8:	f7f5 f998 	bl	8000aec <__aeabi_dcmplt>
 800b7bc:	2800      	cmp	r0, #0
 800b7be:	f43f af2f 	beq.w	800b620 <_dtoa_r+0x448>
 800b7c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b7c4:	1e6b      	subs	r3, r5, #1
 800b7c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b7cc:	2b30      	cmp	r3, #48	; 0x30
 800b7ce:	d0f8      	beq.n	800b7c2 <_dtoa_r+0x5ea>
 800b7d0:	46bb      	mov	fp, r7
 800b7d2:	e049      	b.n	800b868 <_dtoa_r+0x690>
 800b7d4:	4b05      	ldr	r3, [pc, #20]	; (800b7ec <_dtoa_r+0x614>)
 800b7d6:	f7f4 ff17 	bl	8000608 <__aeabi_dmul>
 800b7da:	4680      	mov	r8, r0
 800b7dc:	4689      	mov	r9, r1
 800b7de:	e7bd      	b.n	800b75c <_dtoa_r+0x584>
 800b7e0:	0800db48 	.word	0x0800db48
 800b7e4:	0800db20 	.word	0x0800db20
 800b7e8:	3ff00000 	.word	0x3ff00000
 800b7ec:	40240000 	.word	0x40240000
 800b7f0:	401c0000 	.word	0x401c0000
 800b7f4:	40140000 	.word	0x40140000
 800b7f8:	3fe00000 	.word	0x3fe00000
 800b7fc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b800:	9d00      	ldr	r5, [sp, #0]
 800b802:	4642      	mov	r2, r8
 800b804:	464b      	mov	r3, r9
 800b806:	4630      	mov	r0, r6
 800b808:	4639      	mov	r1, r7
 800b80a:	f7f5 f827 	bl	800085c <__aeabi_ddiv>
 800b80e:	f7f5 f9ab 	bl	8000b68 <__aeabi_d2iz>
 800b812:	9001      	str	r0, [sp, #4]
 800b814:	f7f4 fe8e 	bl	8000534 <__aeabi_i2d>
 800b818:	4642      	mov	r2, r8
 800b81a:	464b      	mov	r3, r9
 800b81c:	f7f4 fef4 	bl	8000608 <__aeabi_dmul>
 800b820:	4602      	mov	r2, r0
 800b822:	460b      	mov	r3, r1
 800b824:	4630      	mov	r0, r6
 800b826:	4639      	mov	r1, r7
 800b828:	f7f4 fd36 	bl	8000298 <__aeabi_dsub>
 800b82c:	9e01      	ldr	r6, [sp, #4]
 800b82e:	9f04      	ldr	r7, [sp, #16]
 800b830:	3630      	adds	r6, #48	; 0x30
 800b832:	f805 6b01 	strb.w	r6, [r5], #1
 800b836:	9e00      	ldr	r6, [sp, #0]
 800b838:	1bae      	subs	r6, r5, r6
 800b83a:	42b7      	cmp	r7, r6
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	d134      	bne.n	800b8ac <_dtoa_r+0x6d4>
 800b842:	f7f4 fd2b 	bl	800029c <__adddf3>
 800b846:	4642      	mov	r2, r8
 800b848:	464b      	mov	r3, r9
 800b84a:	4606      	mov	r6, r0
 800b84c:	460f      	mov	r7, r1
 800b84e:	f7f5 f96b 	bl	8000b28 <__aeabi_dcmpgt>
 800b852:	b9c8      	cbnz	r0, 800b888 <_dtoa_r+0x6b0>
 800b854:	4642      	mov	r2, r8
 800b856:	464b      	mov	r3, r9
 800b858:	4630      	mov	r0, r6
 800b85a:	4639      	mov	r1, r7
 800b85c:	f7f5 f93c 	bl	8000ad8 <__aeabi_dcmpeq>
 800b860:	b110      	cbz	r0, 800b868 <_dtoa_r+0x690>
 800b862:	9b01      	ldr	r3, [sp, #4]
 800b864:	07db      	lsls	r3, r3, #31
 800b866:	d40f      	bmi.n	800b888 <_dtoa_r+0x6b0>
 800b868:	4651      	mov	r1, sl
 800b86a:	4620      	mov	r0, r4
 800b86c:	f7fd fd07 	bl	800927e <_Bfree>
 800b870:	2300      	movs	r3, #0
 800b872:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b874:	702b      	strb	r3, [r5, #0]
 800b876:	f10b 0301 	add.w	r3, fp, #1
 800b87a:	6013      	str	r3, [r2, #0]
 800b87c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f43f ace5 	beq.w	800b24e <_dtoa_r+0x76>
 800b884:	601d      	str	r5, [r3, #0]
 800b886:	e4e2      	b.n	800b24e <_dtoa_r+0x76>
 800b888:	465f      	mov	r7, fp
 800b88a:	462b      	mov	r3, r5
 800b88c:	461d      	mov	r5, r3
 800b88e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b892:	2a39      	cmp	r2, #57	; 0x39
 800b894:	d106      	bne.n	800b8a4 <_dtoa_r+0x6cc>
 800b896:	9a00      	ldr	r2, [sp, #0]
 800b898:	429a      	cmp	r2, r3
 800b89a:	d1f7      	bne.n	800b88c <_dtoa_r+0x6b4>
 800b89c:	9900      	ldr	r1, [sp, #0]
 800b89e:	2230      	movs	r2, #48	; 0x30
 800b8a0:	3701      	adds	r7, #1
 800b8a2:	700a      	strb	r2, [r1, #0]
 800b8a4:	781a      	ldrb	r2, [r3, #0]
 800b8a6:	3201      	adds	r2, #1
 800b8a8:	701a      	strb	r2, [r3, #0]
 800b8aa:	e791      	b.n	800b7d0 <_dtoa_r+0x5f8>
 800b8ac:	4ba3      	ldr	r3, [pc, #652]	; (800bb3c <_dtoa_r+0x964>)
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	f7f4 feaa 	bl	8000608 <__aeabi_dmul>
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	4606      	mov	r6, r0
 800b8ba:	460f      	mov	r7, r1
 800b8bc:	f7f5 f90c 	bl	8000ad8 <__aeabi_dcmpeq>
 800b8c0:	2800      	cmp	r0, #0
 800b8c2:	d09e      	beq.n	800b802 <_dtoa_r+0x62a>
 800b8c4:	e7d0      	b.n	800b868 <_dtoa_r+0x690>
 800b8c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8c8:	2a00      	cmp	r2, #0
 800b8ca:	f000 80ca 	beq.w	800ba62 <_dtoa_r+0x88a>
 800b8ce:	9a07      	ldr	r2, [sp, #28]
 800b8d0:	2a01      	cmp	r2, #1
 800b8d2:	f300 80ad 	bgt.w	800ba30 <_dtoa_r+0x858>
 800b8d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b8d8:	2a00      	cmp	r2, #0
 800b8da:	f000 80a5 	beq.w	800ba28 <_dtoa_r+0x850>
 800b8de:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b8e2:	9e08      	ldr	r6, [sp, #32]
 800b8e4:	9d05      	ldr	r5, [sp, #20]
 800b8e6:	9a05      	ldr	r2, [sp, #20]
 800b8e8:	441a      	add	r2, r3
 800b8ea:	9205      	str	r2, [sp, #20]
 800b8ec:	9a06      	ldr	r2, [sp, #24]
 800b8ee:	2101      	movs	r1, #1
 800b8f0:	441a      	add	r2, r3
 800b8f2:	4620      	mov	r0, r4
 800b8f4:	9206      	str	r2, [sp, #24]
 800b8f6:	f7fd fd5f 	bl	80093b8 <__i2b>
 800b8fa:	4607      	mov	r7, r0
 800b8fc:	b165      	cbz	r5, 800b918 <_dtoa_r+0x740>
 800b8fe:	9b06      	ldr	r3, [sp, #24]
 800b900:	2b00      	cmp	r3, #0
 800b902:	dd09      	ble.n	800b918 <_dtoa_r+0x740>
 800b904:	42ab      	cmp	r3, r5
 800b906:	9a05      	ldr	r2, [sp, #20]
 800b908:	bfa8      	it	ge
 800b90a:	462b      	movge	r3, r5
 800b90c:	1ad2      	subs	r2, r2, r3
 800b90e:	9205      	str	r2, [sp, #20]
 800b910:	9a06      	ldr	r2, [sp, #24]
 800b912:	1aed      	subs	r5, r5, r3
 800b914:	1ad3      	subs	r3, r2, r3
 800b916:	9306      	str	r3, [sp, #24]
 800b918:	9b08      	ldr	r3, [sp, #32]
 800b91a:	b1f3      	cbz	r3, 800b95a <_dtoa_r+0x782>
 800b91c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b91e:	2b00      	cmp	r3, #0
 800b920:	f000 80a3 	beq.w	800ba6a <_dtoa_r+0x892>
 800b924:	2e00      	cmp	r6, #0
 800b926:	dd10      	ble.n	800b94a <_dtoa_r+0x772>
 800b928:	4639      	mov	r1, r7
 800b92a:	4632      	mov	r2, r6
 800b92c:	4620      	mov	r0, r4
 800b92e:	f7fd fe03 	bl	8009538 <__pow5mult>
 800b932:	4652      	mov	r2, sl
 800b934:	4601      	mov	r1, r0
 800b936:	4607      	mov	r7, r0
 800b938:	4620      	mov	r0, r4
 800b93a:	f7fd fd53 	bl	80093e4 <__multiply>
 800b93e:	4651      	mov	r1, sl
 800b940:	4680      	mov	r8, r0
 800b942:	4620      	mov	r0, r4
 800b944:	f7fd fc9b 	bl	800927e <_Bfree>
 800b948:	46c2      	mov	sl, r8
 800b94a:	9b08      	ldr	r3, [sp, #32]
 800b94c:	1b9a      	subs	r2, r3, r6
 800b94e:	d004      	beq.n	800b95a <_dtoa_r+0x782>
 800b950:	4651      	mov	r1, sl
 800b952:	4620      	mov	r0, r4
 800b954:	f7fd fdf0 	bl	8009538 <__pow5mult>
 800b958:	4682      	mov	sl, r0
 800b95a:	2101      	movs	r1, #1
 800b95c:	4620      	mov	r0, r4
 800b95e:	f7fd fd2b 	bl	80093b8 <__i2b>
 800b962:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b964:	2b00      	cmp	r3, #0
 800b966:	4606      	mov	r6, r0
 800b968:	f340 8081 	ble.w	800ba6e <_dtoa_r+0x896>
 800b96c:	461a      	mov	r2, r3
 800b96e:	4601      	mov	r1, r0
 800b970:	4620      	mov	r0, r4
 800b972:	f7fd fde1 	bl	8009538 <__pow5mult>
 800b976:	9b07      	ldr	r3, [sp, #28]
 800b978:	2b01      	cmp	r3, #1
 800b97a:	4606      	mov	r6, r0
 800b97c:	dd7a      	ble.n	800ba74 <_dtoa_r+0x89c>
 800b97e:	f04f 0800 	mov.w	r8, #0
 800b982:	6933      	ldr	r3, [r6, #16]
 800b984:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b988:	6918      	ldr	r0, [r3, #16]
 800b98a:	f7fd fcc7 	bl	800931c <__hi0bits>
 800b98e:	f1c0 0020 	rsb	r0, r0, #32
 800b992:	9b06      	ldr	r3, [sp, #24]
 800b994:	4418      	add	r0, r3
 800b996:	f010 001f 	ands.w	r0, r0, #31
 800b99a:	f000 8094 	beq.w	800bac6 <_dtoa_r+0x8ee>
 800b99e:	f1c0 0320 	rsb	r3, r0, #32
 800b9a2:	2b04      	cmp	r3, #4
 800b9a4:	f340 8085 	ble.w	800bab2 <_dtoa_r+0x8da>
 800b9a8:	9b05      	ldr	r3, [sp, #20]
 800b9aa:	f1c0 001c 	rsb	r0, r0, #28
 800b9ae:	4403      	add	r3, r0
 800b9b0:	9305      	str	r3, [sp, #20]
 800b9b2:	9b06      	ldr	r3, [sp, #24]
 800b9b4:	4403      	add	r3, r0
 800b9b6:	4405      	add	r5, r0
 800b9b8:	9306      	str	r3, [sp, #24]
 800b9ba:	9b05      	ldr	r3, [sp, #20]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	dd05      	ble.n	800b9cc <_dtoa_r+0x7f4>
 800b9c0:	4651      	mov	r1, sl
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	4620      	mov	r0, r4
 800b9c6:	f7fd fdf7 	bl	80095b8 <__lshift>
 800b9ca:	4682      	mov	sl, r0
 800b9cc:	9b06      	ldr	r3, [sp, #24]
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	dd05      	ble.n	800b9de <_dtoa_r+0x806>
 800b9d2:	4631      	mov	r1, r6
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f7fd fdee 	bl	80095b8 <__lshift>
 800b9dc:	4606      	mov	r6, r0
 800b9de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d072      	beq.n	800baca <_dtoa_r+0x8f2>
 800b9e4:	4631      	mov	r1, r6
 800b9e6:	4650      	mov	r0, sl
 800b9e8:	f7fd fe52 	bl	8009690 <__mcmp>
 800b9ec:	2800      	cmp	r0, #0
 800b9ee:	da6c      	bge.n	800baca <_dtoa_r+0x8f2>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	4651      	mov	r1, sl
 800b9f4:	220a      	movs	r2, #10
 800b9f6:	4620      	mov	r0, r4
 800b9f8:	f7fd fc4a 	bl	8009290 <__multadd>
 800b9fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9fe:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ba02:	4682      	mov	sl, r0
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	f000 81af 	beq.w	800bd68 <_dtoa_r+0xb90>
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	4639      	mov	r1, r7
 800ba0e:	220a      	movs	r2, #10
 800ba10:	4620      	mov	r0, r4
 800ba12:	f7fd fc3d 	bl	8009290 <__multadd>
 800ba16:	9b01      	ldr	r3, [sp, #4]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	4607      	mov	r7, r0
 800ba1c:	f300 8096 	bgt.w	800bb4c <_dtoa_r+0x974>
 800ba20:	9b07      	ldr	r3, [sp, #28]
 800ba22:	2b02      	cmp	r3, #2
 800ba24:	dc59      	bgt.n	800bada <_dtoa_r+0x902>
 800ba26:	e091      	b.n	800bb4c <_dtoa_r+0x974>
 800ba28:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba2a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ba2e:	e758      	b.n	800b8e2 <_dtoa_r+0x70a>
 800ba30:	9b04      	ldr	r3, [sp, #16]
 800ba32:	1e5e      	subs	r6, r3, #1
 800ba34:	9b08      	ldr	r3, [sp, #32]
 800ba36:	42b3      	cmp	r3, r6
 800ba38:	bfbf      	itttt	lt
 800ba3a:	9b08      	ldrlt	r3, [sp, #32]
 800ba3c:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ba3e:	9608      	strlt	r6, [sp, #32]
 800ba40:	1af3      	sublt	r3, r6, r3
 800ba42:	bfb4      	ite	lt
 800ba44:	18d2      	addlt	r2, r2, r3
 800ba46:	1b9e      	subge	r6, r3, r6
 800ba48:	9b04      	ldr	r3, [sp, #16]
 800ba4a:	bfbc      	itt	lt
 800ba4c:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ba4e:	2600      	movlt	r6, #0
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	bfb7      	itett	lt
 800ba54:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ba58:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ba5c:	1a9d      	sublt	r5, r3, r2
 800ba5e:	2300      	movlt	r3, #0
 800ba60:	e741      	b.n	800b8e6 <_dtoa_r+0x70e>
 800ba62:	9e08      	ldr	r6, [sp, #32]
 800ba64:	9d05      	ldr	r5, [sp, #20]
 800ba66:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ba68:	e748      	b.n	800b8fc <_dtoa_r+0x724>
 800ba6a:	9a08      	ldr	r2, [sp, #32]
 800ba6c:	e770      	b.n	800b950 <_dtoa_r+0x778>
 800ba6e:	9b07      	ldr	r3, [sp, #28]
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	dc19      	bgt.n	800baa8 <_dtoa_r+0x8d0>
 800ba74:	9b02      	ldr	r3, [sp, #8]
 800ba76:	b9bb      	cbnz	r3, 800baa8 <_dtoa_r+0x8d0>
 800ba78:	9b03      	ldr	r3, [sp, #12]
 800ba7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba7e:	b99b      	cbnz	r3, 800baa8 <_dtoa_r+0x8d0>
 800ba80:	9b03      	ldr	r3, [sp, #12]
 800ba82:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba86:	0d1b      	lsrs	r3, r3, #20
 800ba88:	051b      	lsls	r3, r3, #20
 800ba8a:	b183      	cbz	r3, 800baae <_dtoa_r+0x8d6>
 800ba8c:	9b05      	ldr	r3, [sp, #20]
 800ba8e:	3301      	adds	r3, #1
 800ba90:	9305      	str	r3, [sp, #20]
 800ba92:	9b06      	ldr	r3, [sp, #24]
 800ba94:	3301      	adds	r3, #1
 800ba96:	9306      	str	r3, [sp, #24]
 800ba98:	f04f 0801 	mov.w	r8, #1
 800ba9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	f47f af6f 	bne.w	800b982 <_dtoa_r+0x7aa>
 800baa4:	2001      	movs	r0, #1
 800baa6:	e774      	b.n	800b992 <_dtoa_r+0x7ba>
 800baa8:	f04f 0800 	mov.w	r8, #0
 800baac:	e7f6      	b.n	800ba9c <_dtoa_r+0x8c4>
 800baae:	4698      	mov	r8, r3
 800bab0:	e7f4      	b.n	800ba9c <_dtoa_r+0x8c4>
 800bab2:	d082      	beq.n	800b9ba <_dtoa_r+0x7e2>
 800bab4:	9a05      	ldr	r2, [sp, #20]
 800bab6:	331c      	adds	r3, #28
 800bab8:	441a      	add	r2, r3
 800baba:	9205      	str	r2, [sp, #20]
 800babc:	9a06      	ldr	r2, [sp, #24]
 800babe:	441a      	add	r2, r3
 800bac0:	441d      	add	r5, r3
 800bac2:	9206      	str	r2, [sp, #24]
 800bac4:	e779      	b.n	800b9ba <_dtoa_r+0x7e2>
 800bac6:	4603      	mov	r3, r0
 800bac8:	e7f4      	b.n	800bab4 <_dtoa_r+0x8dc>
 800baca:	9b04      	ldr	r3, [sp, #16]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	dc37      	bgt.n	800bb40 <_dtoa_r+0x968>
 800bad0:	9b07      	ldr	r3, [sp, #28]
 800bad2:	2b02      	cmp	r3, #2
 800bad4:	dd34      	ble.n	800bb40 <_dtoa_r+0x968>
 800bad6:	9b04      	ldr	r3, [sp, #16]
 800bad8:	9301      	str	r3, [sp, #4]
 800bada:	9b01      	ldr	r3, [sp, #4]
 800badc:	b963      	cbnz	r3, 800baf8 <_dtoa_r+0x920>
 800bade:	4631      	mov	r1, r6
 800bae0:	2205      	movs	r2, #5
 800bae2:	4620      	mov	r0, r4
 800bae4:	f7fd fbd4 	bl	8009290 <__multadd>
 800bae8:	4601      	mov	r1, r0
 800baea:	4606      	mov	r6, r0
 800baec:	4650      	mov	r0, sl
 800baee:	f7fd fdcf 	bl	8009690 <__mcmp>
 800baf2:	2800      	cmp	r0, #0
 800baf4:	f73f adbc 	bgt.w	800b670 <_dtoa_r+0x498>
 800baf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bafa:	9d00      	ldr	r5, [sp, #0]
 800bafc:	ea6f 0b03 	mvn.w	fp, r3
 800bb00:	f04f 0800 	mov.w	r8, #0
 800bb04:	4631      	mov	r1, r6
 800bb06:	4620      	mov	r0, r4
 800bb08:	f7fd fbb9 	bl	800927e <_Bfree>
 800bb0c:	2f00      	cmp	r7, #0
 800bb0e:	f43f aeab 	beq.w	800b868 <_dtoa_r+0x690>
 800bb12:	f1b8 0f00 	cmp.w	r8, #0
 800bb16:	d005      	beq.n	800bb24 <_dtoa_r+0x94c>
 800bb18:	45b8      	cmp	r8, r7
 800bb1a:	d003      	beq.n	800bb24 <_dtoa_r+0x94c>
 800bb1c:	4641      	mov	r1, r8
 800bb1e:	4620      	mov	r0, r4
 800bb20:	f7fd fbad 	bl	800927e <_Bfree>
 800bb24:	4639      	mov	r1, r7
 800bb26:	4620      	mov	r0, r4
 800bb28:	f7fd fba9 	bl	800927e <_Bfree>
 800bb2c:	e69c      	b.n	800b868 <_dtoa_r+0x690>
 800bb2e:	2600      	movs	r6, #0
 800bb30:	4637      	mov	r7, r6
 800bb32:	e7e1      	b.n	800baf8 <_dtoa_r+0x920>
 800bb34:	46bb      	mov	fp, r7
 800bb36:	4637      	mov	r7, r6
 800bb38:	e59a      	b.n	800b670 <_dtoa_r+0x498>
 800bb3a:	bf00      	nop
 800bb3c:	40240000 	.word	0x40240000
 800bb40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	f000 80c7 	beq.w	800bcd6 <_dtoa_r+0xafe>
 800bb48:	9b04      	ldr	r3, [sp, #16]
 800bb4a:	9301      	str	r3, [sp, #4]
 800bb4c:	2d00      	cmp	r5, #0
 800bb4e:	dd05      	ble.n	800bb5c <_dtoa_r+0x984>
 800bb50:	4639      	mov	r1, r7
 800bb52:	462a      	mov	r2, r5
 800bb54:	4620      	mov	r0, r4
 800bb56:	f7fd fd2f 	bl	80095b8 <__lshift>
 800bb5a:	4607      	mov	r7, r0
 800bb5c:	f1b8 0f00 	cmp.w	r8, #0
 800bb60:	d05a      	beq.n	800bc18 <_dtoa_r+0xa40>
 800bb62:	6879      	ldr	r1, [r7, #4]
 800bb64:	4620      	mov	r0, r4
 800bb66:	f7fd fb65 	bl	8009234 <_Balloc>
 800bb6a:	4605      	mov	r5, r0
 800bb6c:	b920      	cbnz	r0, 800bb78 <_dtoa_r+0x9a0>
 800bb6e:	4b82      	ldr	r3, [pc, #520]	; (800bd78 <_dtoa_r+0xba0>)
 800bb70:	4602      	mov	r2, r0
 800bb72:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bb76:	e470      	b.n	800b45a <_dtoa_r+0x282>
 800bb78:	693a      	ldr	r2, [r7, #16]
 800bb7a:	3202      	adds	r2, #2
 800bb7c:	0092      	lsls	r2, r2, #2
 800bb7e:	f107 010c 	add.w	r1, r7, #12
 800bb82:	300c      	adds	r0, #12
 800bb84:	f7fc ffcc 	bl	8008b20 <memcpy>
 800bb88:	2201      	movs	r2, #1
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	4620      	mov	r0, r4
 800bb8e:	f7fd fd13 	bl	80095b8 <__lshift>
 800bb92:	9b00      	ldr	r3, [sp, #0]
 800bb94:	3301      	adds	r3, #1
 800bb96:	9304      	str	r3, [sp, #16]
 800bb98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb9c:	4413      	add	r3, r2
 800bb9e:	9308      	str	r3, [sp, #32]
 800bba0:	9b02      	ldr	r3, [sp, #8]
 800bba2:	f003 0301 	and.w	r3, r3, #1
 800bba6:	46b8      	mov	r8, r7
 800bba8:	9306      	str	r3, [sp, #24]
 800bbaa:	4607      	mov	r7, r0
 800bbac:	9b04      	ldr	r3, [sp, #16]
 800bbae:	4631      	mov	r1, r6
 800bbb0:	3b01      	subs	r3, #1
 800bbb2:	4650      	mov	r0, sl
 800bbb4:	9301      	str	r3, [sp, #4]
 800bbb6:	f7ff fa86 	bl	800b0c6 <quorem>
 800bbba:	4641      	mov	r1, r8
 800bbbc:	9002      	str	r0, [sp, #8]
 800bbbe:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bbc2:	4650      	mov	r0, sl
 800bbc4:	f7fd fd64 	bl	8009690 <__mcmp>
 800bbc8:	463a      	mov	r2, r7
 800bbca:	9005      	str	r0, [sp, #20]
 800bbcc:	4631      	mov	r1, r6
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f7fd fd7a 	bl	80096c8 <__mdiff>
 800bbd4:	68c2      	ldr	r2, [r0, #12]
 800bbd6:	4605      	mov	r5, r0
 800bbd8:	bb02      	cbnz	r2, 800bc1c <_dtoa_r+0xa44>
 800bbda:	4601      	mov	r1, r0
 800bbdc:	4650      	mov	r0, sl
 800bbde:	f7fd fd57 	bl	8009690 <__mcmp>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4620      	mov	r0, r4
 800bbe8:	9209      	str	r2, [sp, #36]	; 0x24
 800bbea:	f7fd fb48 	bl	800927e <_Bfree>
 800bbee:	9b07      	ldr	r3, [sp, #28]
 800bbf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbf2:	9d04      	ldr	r5, [sp, #16]
 800bbf4:	ea43 0102 	orr.w	r1, r3, r2
 800bbf8:	9b06      	ldr	r3, [sp, #24]
 800bbfa:	4319      	orrs	r1, r3
 800bbfc:	d110      	bne.n	800bc20 <_dtoa_r+0xa48>
 800bbfe:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc02:	d029      	beq.n	800bc58 <_dtoa_r+0xa80>
 800bc04:	9b05      	ldr	r3, [sp, #20]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	dd02      	ble.n	800bc10 <_dtoa_r+0xa38>
 800bc0a:	9b02      	ldr	r3, [sp, #8]
 800bc0c:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bc10:	9b01      	ldr	r3, [sp, #4]
 800bc12:	f883 9000 	strb.w	r9, [r3]
 800bc16:	e775      	b.n	800bb04 <_dtoa_r+0x92c>
 800bc18:	4638      	mov	r0, r7
 800bc1a:	e7ba      	b.n	800bb92 <_dtoa_r+0x9ba>
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	e7e1      	b.n	800bbe4 <_dtoa_r+0xa0c>
 800bc20:	9b05      	ldr	r3, [sp, #20]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	db04      	blt.n	800bc30 <_dtoa_r+0xa58>
 800bc26:	9907      	ldr	r1, [sp, #28]
 800bc28:	430b      	orrs	r3, r1
 800bc2a:	9906      	ldr	r1, [sp, #24]
 800bc2c:	430b      	orrs	r3, r1
 800bc2e:	d120      	bne.n	800bc72 <_dtoa_r+0xa9a>
 800bc30:	2a00      	cmp	r2, #0
 800bc32:	dded      	ble.n	800bc10 <_dtoa_r+0xa38>
 800bc34:	4651      	mov	r1, sl
 800bc36:	2201      	movs	r2, #1
 800bc38:	4620      	mov	r0, r4
 800bc3a:	f7fd fcbd 	bl	80095b8 <__lshift>
 800bc3e:	4631      	mov	r1, r6
 800bc40:	4682      	mov	sl, r0
 800bc42:	f7fd fd25 	bl	8009690 <__mcmp>
 800bc46:	2800      	cmp	r0, #0
 800bc48:	dc03      	bgt.n	800bc52 <_dtoa_r+0xa7a>
 800bc4a:	d1e1      	bne.n	800bc10 <_dtoa_r+0xa38>
 800bc4c:	f019 0f01 	tst.w	r9, #1
 800bc50:	d0de      	beq.n	800bc10 <_dtoa_r+0xa38>
 800bc52:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc56:	d1d8      	bne.n	800bc0a <_dtoa_r+0xa32>
 800bc58:	9a01      	ldr	r2, [sp, #4]
 800bc5a:	2339      	movs	r3, #57	; 0x39
 800bc5c:	7013      	strb	r3, [r2, #0]
 800bc5e:	462b      	mov	r3, r5
 800bc60:	461d      	mov	r5, r3
 800bc62:	3b01      	subs	r3, #1
 800bc64:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bc68:	2a39      	cmp	r2, #57	; 0x39
 800bc6a:	d06c      	beq.n	800bd46 <_dtoa_r+0xb6e>
 800bc6c:	3201      	adds	r2, #1
 800bc6e:	701a      	strb	r2, [r3, #0]
 800bc70:	e748      	b.n	800bb04 <_dtoa_r+0x92c>
 800bc72:	2a00      	cmp	r2, #0
 800bc74:	dd07      	ble.n	800bc86 <_dtoa_r+0xaae>
 800bc76:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc7a:	d0ed      	beq.n	800bc58 <_dtoa_r+0xa80>
 800bc7c:	9a01      	ldr	r2, [sp, #4]
 800bc7e:	f109 0301 	add.w	r3, r9, #1
 800bc82:	7013      	strb	r3, [r2, #0]
 800bc84:	e73e      	b.n	800bb04 <_dtoa_r+0x92c>
 800bc86:	9b04      	ldr	r3, [sp, #16]
 800bc88:	9a08      	ldr	r2, [sp, #32]
 800bc8a:	f803 9c01 	strb.w	r9, [r3, #-1]
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d043      	beq.n	800bd1a <_dtoa_r+0xb42>
 800bc92:	4651      	mov	r1, sl
 800bc94:	2300      	movs	r3, #0
 800bc96:	220a      	movs	r2, #10
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f7fd faf9 	bl	8009290 <__multadd>
 800bc9e:	45b8      	cmp	r8, r7
 800bca0:	4682      	mov	sl, r0
 800bca2:	f04f 0300 	mov.w	r3, #0
 800bca6:	f04f 020a 	mov.w	r2, #10
 800bcaa:	4641      	mov	r1, r8
 800bcac:	4620      	mov	r0, r4
 800bcae:	d107      	bne.n	800bcc0 <_dtoa_r+0xae8>
 800bcb0:	f7fd faee 	bl	8009290 <__multadd>
 800bcb4:	4680      	mov	r8, r0
 800bcb6:	4607      	mov	r7, r0
 800bcb8:	9b04      	ldr	r3, [sp, #16]
 800bcba:	3301      	adds	r3, #1
 800bcbc:	9304      	str	r3, [sp, #16]
 800bcbe:	e775      	b.n	800bbac <_dtoa_r+0x9d4>
 800bcc0:	f7fd fae6 	bl	8009290 <__multadd>
 800bcc4:	4639      	mov	r1, r7
 800bcc6:	4680      	mov	r8, r0
 800bcc8:	2300      	movs	r3, #0
 800bcca:	220a      	movs	r2, #10
 800bccc:	4620      	mov	r0, r4
 800bcce:	f7fd fadf 	bl	8009290 <__multadd>
 800bcd2:	4607      	mov	r7, r0
 800bcd4:	e7f0      	b.n	800bcb8 <_dtoa_r+0xae0>
 800bcd6:	9b04      	ldr	r3, [sp, #16]
 800bcd8:	9301      	str	r3, [sp, #4]
 800bcda:	9d00      	ldr	r5, [sp, #0]
 800bcdc:	4631      	mov	r1, r6
 800bcde:	4650      	mov	r0, sl
 800bce0:	f7ff f9f1 	bl	800b0c6 <quorem>
 800bce4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bce8:	9b00      	ldr	r3, [sp, #0]
 800bcea:	f805 9b01 	strb.w	r9, [r5], #1
 800bcee:	1aea      	subs	r2, r5, r3
 800bcf0:	9b01      	ldr	r3, [sp, #4]
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	dd07      	ble.n	800bd06 <_dtoa_r+0xb2e>
 800bcf6:	4651      	mov	r1, sl
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	220a      	movs	r2, #10
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	f7fd fac7 	bl	8009290 <__multadd>
 800bd02:	4682      	mov	sl, r0
 800bd04:	e7ea      	b.n	800bcdc <_dtoa_r+0xb04>
 800bd06:	9b01      	ldr	r3, [sp, #4]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	bfc8      	it	gt
 800bd0c:	461d      	movgt	r5, r3
 800bd0e:	9b00      	ldr	r3, [sp, #0]
 800bd10:	bfd8      	it	le
 800bd12:	2501      	movle	r5, #1
 800bd14:	441d      	add	r5, r3
 800bd16:	f04f 0800 	mov.w	r8, #0
 800bd1a:	4651      	mov	r1, sl
 800bd1c:	2201      	movs	r2, #1
 800bd1e:	4620      	mov	r0, r4
 800bd20:	f7fd fc4a 	bl	80095b8 <__lshift>
 800bd24:	4631      	mov	r1, r6
 800bd26:	4682      	mov	sl, r0
 800bd28:	f7fd fcb2 	bl	8009690 <__mcmp>
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	dc96      	bgt.n	800bc5e <_dtoa_r+0xa86>
 800bd30:	d102      	bne.n	800bd38 <_dtoa_r+0xb60>
 800bd32:	f019 0f01 	tst.w	r9, #1
 800bd36:	d192      	bne.n	800bc5e <_dtoa_r+0xa86>
 800bd38:	462b      	mov	r3, r5
 800bd3a:	461d      	mov	r5, r3
 800bd3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd40:	2a30      	cmp	r2, #48	; 0x30
 800bd42:	d0fa      	beq.n	800bd3a <_dtoa_r+0xb62>
 800bd44:	e6de      	b.n	800bb04 <_dtoa_r+0x92c>
 800bd46:	9a00      	ldr	r2, [sp, #0]
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d189      	bne.n	800bc60 <_dtoa_r+0xa88>
 800bd4c:	f10b 0b01 	add.w	fp, fp, #1
 800bd50:	2331      	movs	r3, #49	; 0x31
 800bd52:	e796      	b.n	800bc82 <_dtoa_r+0xaaa>
 800bd54:	4b09      	ldr	r3, [pc, #36]	; (800bd7c <_dtoa_r+0xba4>)
 800bd56:	f7ff ba9d 	b.w	800b294 <_dtoa_r+0xbc>
 800bd5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	f47f aa7c 	bne.w	800b25a <_dtoa_r+0x82>
 800bd62:	4b07      	ldr	r3, [pc, #28]	; (800bd80 <_dtoa_r+0xba8>)
 800bd64:	f7ff ba96 	b.w	800b294 <_dtoa_r+0xbc>
 800bd68:	9b01      	ldr	r3, [sp, #4]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	dcb5      	bgt.n	800bcda <_dtoa_r+0xb02>
 800bd6e:	9b07      	ldr	r3, [sp, #28]
 800bd70:	2b02      	cmp	r3, #2
 800bd72:	f73f aeb2 	bgt.w	800bada <_dtoa_r+0x902>
 800bd76:	e7b0      	b.n	800bcda <_dtoa_r+0xb02>
 800bd78:	0800dab0 	.word	0x0800dab0
 800bd7c:	0800dc4e 	.word	0x0800dc4e
 800bd80:	0800dcac 	.word	0x0800dcac

0800bd84 <fiprintf>:
 800bd84:	b40e      	push	{r1, r2, r3}
 800bd86:	b503      	push	{r0, r1, lr}
 800bd88:	4601      	mov	r1, r0
 800bd8a:	ab03      	add	r3, sp, #12
 800bd8c:	4805      	ldr	r0, [pc, #20]	; (800bda4 <fiprintf+0x20>)
 800bd8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd92:	6800      	ldr	r0, [r0, #0]
 800bd94:	9301      	str	r3, [sp, #4]
 800bd96:	f000 f8b7 	bl	800bf08 <_vfiprintf_r>
 800bd9a:	b002      	add	sp, #8
 800bd9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bda0:	b003      	add	sp, #12
 800bda2:	4770      	bx	lr
 800bda4:	20000438 	.word	0x20000438

0800bda8 <__ssprint_r>:
 800bda8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdac:	6813      	ldr	r3, [r2, #0]
 800bdae:	9301      	str	r3, [sp, #4]
 800bdb0:	6893      	ldr	r3, [r2, #8]
 800bdb2:	4680      	mov	r8, r0
 800bdb4:	460c      	mov	r4, r1
 800bdb6:	4617      	mov	r7, r2
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d157      	bne.n	800be6c <__ssprint_r+0xc4>
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	607b      	str	r3, [r7, #4]
 800bdc2:	b003      	add	sp, #12
 800bdc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc8:	9b01      	ldr	r3, [sp, #4]
 800bdca:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800bdce:	3308      	adds	r3, #8
 800bdd0:	9301      	str	r3, [sp, #4]
 800bdd2:	68a6      	ldr	r6, [r4, #8]
 800bdd4:	6820      	ldr	r0, [r4, #0]
 800bdd6:	f1bb 0f00 	cmp.w	fp, #0
 800bdda:	d0f5      	beq.n	800bdc8 <__ssprint_r+0x20>
 800bddc:	45b3      	cmp	fp, r6
 800bdde:	d32d      	bcc.n	800be3c <__ssprint_r+0x94>
 800bde0:	89a2      	ldrh	r2, [r4, #12]
 800bde2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bde6:	d029      	beq.n	800be3c <__ssprint_r+0x94>
 800bde8:	6921      	ldr	r1, [r4, #16]
 800bdea:	6965      	ldr	r5, [r4, #20]
 800bdec:	eba0 0901 	sub.w	r9, r0, r1
 800bdf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bdf4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bdf8:	f109 0001 	add.w	r0, r9, #1
 800bdfc:	106d      	asrs	r5, r5, #1
 800bdfe:	4458      	add	r0, fp
 800be00:	4285      	cmp	r5, r0
 800be02:	bf38      	it	cc
 800be04:	4605      	movcc	r5, r0
 800be06:	0553      	lsls	r3, r2, #21
 800be08:	d534      	bpl.n	800be74 <__ssprint_r+0xcc>
 800be0a:	4629      	mov	r1, r5
 800be0c:	4640      	mov	r0, r8
 800be0e:	f7fc ffb9 	bl	8008d84 <_malloc_r>
 800be12:	4606      	mov	r6, r0
 800be14:	2800      	cmp	r0, #0
 800be16:	d038      	beq.n	800be8a <__ssprint_r+0xe2>
 800be18:	464a      	mov	r2, r9
 800be1a:	6921      	ldr	r1, [r4, #16]
 800be1c:	f7fc fe80 	bl	8008b20 <memcpy>
 800be20:	89a2      	ldrh	r2, [r4, #12]
 800be22:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800be26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800be2a:	81a2      	strh	r2, [r4, #12]
 800be2c:	6126      	str	r6, [r4, #16]
 800be2e:	6165      	str	r5, [r4, #20]
 800be30:	444e      	add	r6, r9
 800be32:	eba5 0509 	sub.w	r5, r5, r9
 800be36:	6026      	str	r6, [r4, #0]
 800be38:	60a5      	str	r5, [r4, #8]
 800be3a:	465e      	mov	r6, fp
 800be3c:	455e      	cmp	r6, fp
 800be3e:	bf28      	it	cs
 800be40:	465e      	movcs	r6, fp
 800be42:	4632      	mov	r2, r6
 800be44:	4651      	mov	r1, sl
 800be46:	6820      	ldr	r0, [r4, #0]
 800be48:	f000 ff3d 	bl	800ccc6 <memmove>
 800be4c:	68a2      	ldr	r2, [r4, #8]
 800be4e:	1b92      	subs	r2, r2, r6
 800be50:	60a2      	str	r2, [r4, #8]
 800be52:	6822      	ldr	r2, [r4, #0]
 800be54:	4432      	add	r2, r6
 800be56:	6022      	str	r2, [r4, #0]
 800be58:	68ba      	ldr	r2, [r7, #8]
 800be5a:	eba2 030b 	sub.w	r3, r2, fp
 800be5e:	44da      	add	sl, fp
 800be60:	60bb      	str	r3, [r7, #8]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d0aa      	beq.n	800bdbc <__ssprint_r+0x14>
 800be66:	f04f 0b00 	mov.w	fp, #0
 800be6a:	e7b2      	b.n	800bdd2 <__ssprint_r+0x2a>
 800be6c:	f04f 0a00 	mov.w	sl, #0
 800be70:	46d3      	mov	fp, sl
 800be72:	e7ae      	b.n	800bdd2 <__ssprint_r+0x2a>
 800be74:	462a      	mov	r2, r5
 800be76:	4640      	mov	r0, r8
 800be78:	f000 ff46 	bl	800cd08 <_realloc_r>
 800be7c:	4606      	mov	r6, r0
 800be7e:	2800      	cmp	r0, #0
 800be80:	d1d4      	bne.n	800be2c <__ssprint_r+0x84>
 800be82:	6921      	ldr	r1, [r4, #16]
 800be84:	4640      	mov	r0, r8
 800be86:	f7fc febd 	bl	8008c04 <_free_r>
 800be8a:	230c      	movs	r3, #12
 800be8c:	f8c8 3000 	str.w	r3, [r8]
 800be90:	89a3      	ldrh	r3, [r4, #12]
 800be92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be96:	81a3      	strh	r3, [r4, #12]
 800be98:	2300      	movs	r3, #0
 800be9a:	60bb      	str	r3, [r7, #8]
 800be9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bea0:	e78d      	b.n	800bdbe <__ssprint_r+0x16>

0800bea2 <__sprint_r>:
 800bea2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea6:	6893      	ldr	r3, [r2, #8]
 800bea8:	4680      	mov	r8, r0
 800beaa:	460f      	mov	r7, r1
 800beac:	4614      	mov	r4, r2
 800beae:	b343      	cbz	r3, 800bf02 <__sprint_r+0x60>
 800beb0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800beb2:	049d      	lsls	r5, r3, #18
 800beb4:	d522      	bpl.n	800befc <__sprint_r+0x5a>
 800beb6:	6815      	ldr	r5, [r2, #0]
 800beb8:	3508      	adds	r5, #8
 800beba:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800bebe:	f04f 0900 	mov.w	r9, #0
 800bec2:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800bec6:	45ca      	cmp	sl, r9
 800bec8:	dc0d      	bgt.n	800bee6 <__sprint_r+0x44>
 800beca:	68a3      	ldr	r3, [r4, #8]
 800becc:	f026 0603 	bic.w	r6, r6, #3
 800bed0:	1b98      	subs	r0, r3, r6
 800bed2:	60a0      	str	r0, [r4, #8]
 800bed4:	3508      	adds	r5, #8
 800bed6:	2800      	cmp	r0, #0
 800bed8:	d1ef      	bne.n	800beba <__sprint_r+0x18>
 800beda:	2300      	movs	r3, #0
 800bedc:	60a3      	str	r3, [r4, #8]
 800bede:	2300      	movs	r3, #0
 800bee0:	6063      	str	r3, [r4, #4]
 800bee2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee6:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800beea:	463a      	mov	r2, r7
 800beec:	4640      	mov	r0, r8
 800beee:	f000 fec0 	bl	800cc72 <_fputwc_r>
 800bef2:	1c43      	adds	r3, r0, #1
 800bef4:	d0f1      	beq.n	800beda <__sprint_r+0x38>
 800bef6:	f109 0901 	add.w	r9, r9, #1
 800befa:	e7e4      	b.n	800bec6 <__sprint_r+0x24>
 800befc:	f000 fcd6 	bl	800c8ac <__sfvwrite_r>
 800bf00:	e7eb      	b.n	800beda <__sprint_r+0x38>
 800bf02:	4618      	mov	r0, r3
 800bf04:	e7eb      	b.n	800bede <__sprint_r+0x3c>
	...

0800bf08 <_vfiprintf_r>:
 800bf08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf0c:	ed2d 8b02 	vpush	{d8}
 800bf10:	b0bb      	sub	sp, #236	; 0xec
 800bf12:	460f      	mov	r7, r1
 800bf14:	9201      	str	r2, [sp, #4]
 800bf16:	461d      	mov	r5, r3
 800bf18:	461c      	mov	r4, r3
 800bf1a:	4681      	mov	r9, r0
 800bf1c:	b118      	cbz	r0, 800bf26 <_vfiprintf_r+0x1e>
 800bf1e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800bf20:	b90b      	cbnz	r3, 800bf26 <_vfiprintf_r+0x1e>
 800bf22:	f7fc fce1 	bl	80088e8 <__sinit>
 800bf26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf28:	07d8      	lsls	r0, r3, #31
 800bf2a:	d405      	bmi.n	800bf38 <_vfiprintf_r+0x30>
 800bf2c:	89bb      	ldrh	r3, [r7, #12]
 800bf2e:	0599      	lsls	r1, r3, #22
 800bf30:	d402      	bmi.n	800bf38 <_vfiprintf_r+0x30>
 800bf32:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bf34:	f7fc fdf2 	bl	8008b1c <__retarget_lock_acquire_recursive>
 800bf38:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800bf3c:	049a      	lsls	r2, r3, #18
 800bf3e:	d406      	bmi.n	800bf4e <_vfiprintf_r+0x46>
 800bf40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bf44:	81bb      	strh	r3, [r7, #12]
 800bf46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bf4c:	667b      	str	r3, [r7, #100]	; 0x64
 800bf4e:	89bb      	ldrh	r3, [r7, #12]
 800bf50:	071e      	lsls	r6, r3, #28
 800bf52:	d501      	bpl.n	800bf58 <_vfiprintf_r+0x50>
 800bf54:	693b      	ldr	r3, [r7, #16]
 800bf56:	b9bb      	cbnz	r3, 800bf88 <_vfiprintf_r+0x80>
 800bf58:	4639      	mov	r1, r7
 800bf5a:	4648      	mov	r0, r9
 800bf5c:	f000 fdf0 	bl	800cb40 <__swsetup_r>
 800bf60:	b190      	cbz	r0, 800bf88 <_vfiprintf_r+0x80>
 800bf62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf64:	07d8      	lsls	r0, r3, #31
 800bf66:	d508      	bpl.n	800bf7a <_vfiprintf_r+0x72>
 800bf68:	f04f 33ff 	mov.w	r3, #4294967295
 800bf6c:	9302      	str	r3, [sp, #8]
 800bf6e:	9802      	ldr	r0, [sp, #8]
 800bf70:	b03b      	add	sp, #236	; 0xec
 800bf72:	ecbd 8b02 	vpop	{d8}
 800bf76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf7a:	89bb      	ldrh	r3, [r7, #12]
 800bf7c:	0599      	lsls	r1, r3, #22
 800bf7e:	d4f3      	bmi.n	800bf68 <_vfiprintf_r+0x60>
 800bf80:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bf82:	f7fc fdcc 	bl	8008b1e <__retarget_lock_release_recursive>
 800bf86:	e7ef      	b.n	800bf68 <_vfiprintf_r+0x60>
 800bf88:	89bb      	ldrh	r3, [r7, #12]
 800bf8a:	f003 021a 	and.w	r2, r3, #26
 800bf8e:	2a0a      	cmp	r2, #10
 800bf90:	d116      	bne.n	800bfc0 <_vfiprintf_r+0xb8>
 800bf92:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800bf96:	2a00      	cmp	r2, #0
 800bf98:	db12      	blt.n	800bfc0 <_vfiprintf_r+0xb8>
 800bf9a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800bf9c:	07d2      	lsls	r2, r2, #31
 800bf9e:	d404      	bmi.n	800bfaa <_vfiprintf_r+0xa2>
 800bfa0:	059e      	lsls	r6, r3, #22
 800bfa2:	d402      	bmi.n	800bfaa <_vfiprintf_r+0xa2>
 800bfa4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800bfa6:	f7fc fdba 	bl	8008b1e <__retarget_lock_release_recursive>
 800bfaa:	9a01      	ldr	r2, [sp, #4]
 800bfac:	462b      	mov	r3, r5
 800bfae:	4639      	mov	r1, r7
 800bfb0:	4648      	mov	r0, r9
 800bfb2:	b03b      	add	sp, #236	; 0xec
 800bfb4:	ecbd 8b02 	vpop	{d8}
 800bfb8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfbc:	f000 bc36 	b.w	800c82c <__sbprintf>
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800bfc6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800bfca:	ae11      	add	r6, sp, #68	; 0x44
 800bfcc:	ee08 3a10 	vmov	s16, r3
 800bfd0:	960e      	str	r6, [sp, #56]	; 0x38
 800bfd2:	9307      	str	r3, [sp, #28]
 800bfd4:	9302      	str	r3, [sp, #8]
 800bfd6:	9b01      	ldr	r3, [sp, #4]
 800bfd8:	461d      	mov	r5, r3
 800bfda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfde:	b10a      	cbz	r2, 800bfe4 <_vfiprintf_r+0xdc>
 800bfe0:	2a25      	cmp	r2, #37	; 0x25
 800bfe2:	d1f9      	bne.n	800bfd8 <_vfiprintf_r+0xd0>
 800bfe4:	9b01      	ldr	r3, [sp, #4]
 800bfe6:	ebb5 0803 	subs.w	r8, r5, r3
 800bfea:	d00d      	beq.n	800c008 <_vfiprintf_r+0x100>
 800bfec:	e9c6 3800 	strd	r3, r8, [r6]
 800bff0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bff2:	4443      	add	r3, r8
 800bff4:	9310      	str	r3, [sp, #64]	; 0x40
 800bff6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bff8:	3301      	adds	r3, #1
 800bffa:	2b07      	cmp	r3, #7
 800bffc:	930f      	str	r3, [sp, #60]	; 0x3c
 800bffe:	dc76      	bgt.n	800c0ee <_vfiprintf_r+0x1e6>
 800c000:	3608      	adds	r6, #8
 800c002:	9b02      	ldr	r3, [sp, #8]
 800c004:	4443      	add	r3, r8
 800c006:	9302      	str	r3, [sp, #8]
 800c008:	782b      	ldrb	r3, [r5, #0]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	f000 83d0 	beq.w	800c7b0 <_vfiprintf_r+0x8a8>
 800c010:	2300      	movs	r3, #0
 800c012:	f04f 32ff 	mov.w	r2, #4294967295
 800c016:	3501      	adds	r5, #1
 800c018:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c01c:	9200      	str	r2, [sp, #0]
 800c01e:	9303      	str	r3, [sp, #12]
 800c020:	469a      	mov	sl, r3
 800c022:	462a      	mov	r2, r5
 800c024:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c028:	9201      	str	r2, [sp, #4]
 800c02a:	f1a3 0220 	sub.w	r2, r3, #32
 800c02e:	2a5a      	cmp	r2, #90	; 0x5a
 800c030:	f200 831c 	bhi.w	800c66c <_vfiprintf_r+0x764>
 800c034:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c038:	031a007e 	.word	0x031a007e
 800c03c:	0086031a 	.word	0x0086031a
 800c040:	031a031a 	.word	0x031a031a
 800c044:	0065031a 	.word	0x0065031a
 800c048:	031a031a 	.word	0x031a031a
 800c04c:	00930089 	.word	0x00930089
 800c050:	0090031a 	.word	0x0090031a
 800c054:	031a0095 	.word	0x031a0095
 800c058:	00b300b0 	.word	0x00b300b0
 800c05c:	00b300b3 	.word	0x00b300b3
 800c060:	00b300b3 	.word	0x00b300b3
 800c064:	00b300b3 	.word	0x00b300b3
 800c068:	00b300b3 	.word	0x00b300b3
 800c06c:	031a031a 	.word	0x031a031a
 800c070:	031a031a 	.word	0x031a031a
 800c074:	031a031a 	.word	0x031a031a
 800c078:	031a031a 	.word	0x031a031a
 800c07c:	00dd031a 	.word	0x00dd031a
 800c080:	031a00eb 	.word	0x031a00eb
 800c084:	031a031a 	.word	0x031a031a
 800c088:	031a031a 	.word	0x031a031a
 800c08c:	031a031a 	.word	0x031a031a
 800c090:	031a031a 	.word	0x031a031a
 800c094:	013b031a 	.word	0x013b031a
 800c098:	031a031a 	.word	0x031a031a
 800c09c:	0180031a 	.word	0x0180031a
 800c0a0:	025e031a 	.word	0x025e031a
 800c0a4:	031a031a 	.word	0x031a031a
 800c0a8:	031a027e 	.word	0x031a027e
 800c0ac:	031a031a 	.word	0x031a031a
 800c0b0:	031a031a 	.word	0x031a031a
 800c0b4:	031a031a 	.word	0x031a031a
 800c0b8:	031a031a 	.word	0x031a031a
 800c0bc:	00dd031a 	.word	0x00dd031a
 800c0c0:	031a00ed 	.word	0x031a00ed
 800c0c4:	031a031a 	.word	0x031a031a
 800c0c8:	00ed00c3 	.word	0x00ed00c3
 800c0cc:	031a00d7 	.word	0x031a00d7
 800c0d0:	031a00d0 	.word	0x031a00d0
 800c0d4:	013d0119 	.word	0x013d0119
 800c0d8:	00d70172 	.word	0x00d70172
 800c0dc:	0180031a 	.word	0x0180031a
 800c0e0:	0260007c 	.word	0x0260007c
 800c0e4:	031a031a 	.word	0x031a031a
 800c0e8:	031a029a 	.word	0x031a029a
 800c0ec:	007c      	.short	0x007c
 800c0ee:	aa0e      	add	r2, sp, #56	; 0x38
 800c0f0:	4639      	mov	r1, r7
 800c0f2:	4648      	mov	r0, r9
 800c0f4:	f7ff fed5 	bl	800bea2 <__sprint_r>
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	f040 8338 	bne.w	800c76e <_vfiprintf_r+0x866>
 800c0fe:	ae11      	add	r6, sp, #68	; 0x44
 800c100:	e77f      	b.n	800c002 <_vfiprintf_r+0xfa>
 800c102:	4648      	mov	r0, r9
 800c104:	f7fe fee0 	bl	800aec8 <_localeconv_r>
 800c108:	6843      	ldr	r3, [r0, #4]
 800c10a:	4618      	mov	r0, r3
 800c10c:	ee08 3a10 	vmov	s16, r3
 800c110:	f7f4 f866 	bl	80001e0 <strlen>
 800c114:	9007      	str	r0, [sp, #28]
 800c116:	4648      	mov	r0, r9
 800c118:	f7fe fed6 	bl	800aec8 <_localeconv_r>
 800c11c:	6883      	ldr	r3, [r0, #8]
 800c11e:	9306      	str	r3, [sp, #24]
 800c120:	9b07      	ldr	r3, [sp, #28]
 800c122:	b12b      	cbz	r3, 800c130 <_vfiprintf_r+0x228>
 800c124:	9b06      	ldr	r3, [sp, #24]
 800c126:	b11b      	cbz	r3, 800c130 <_vfiprintf_r+0x228>
 800c128:	781b      	ldrb	r3, [r3, #0]
 800c12a:	b10b      	cbz	r3, 800c130 <_vfiprintf_r+0x228>
 800c12c:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800c130:	9d01      	ldr	r5, [sp, #4]
 800c132:	e776      	b.n	800c022 <_vfiprintf_r+0x11a>
 800c134:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1f9      	bne.n	800c130 <_vfiprintf_r+0x228>
 800c13c:	2320      	movs	r3, #32
 800c13e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c142:	e7f5      	b.n	800c130 <_vfiprintf_r+0x228>
 800c144:	f04a 0a01 	orr.w	sl, sl, #1
 800c148:	e7f2      	b.n	800c130 <_vfiprintf_r+0x228>
 800c14a:	f854 3b04 	ldr.w	r3, [r4], #4
 800c14e:	9303      	str	r3, [sp, #12]
 800c150:	2b00      	cmp	r3, #0
 800c152:	daed      	bge.n	800c130 <_vfiprintf_r+0x228>
 800c154:	425b      	negs	r3, r3
 800c156:	9303      	str	r3, [sp, #12]
 800c158:	f04a 0a04 	orr.w	sl, sl, #4
 800c15c:	e7e8      	b.n	800c130 <_vfiprintf_r+0x228>
 800c15e:	232b      	movs	r3, #43	; 0x2b
 800c160:	e7ed      	b.n	800c13e <_vfiprintf_r+0x236>
 800c162:	9a01      	ldr	r2, [sp, #4]
 800c164:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c168:	2b2a      	cmp	r3, #42	; 0x2a
 800c16a:	d112      	bne.n	800c192 <_vfiprintf_r+0x28a>
 800c16c:	f854 3b04 	ldr.w	r3, [r4], #4
 800c170:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c174:	e9cd 3200 	strd	r3, r2, [sp]
 800c178:	e7da      	b.n	800c130 <_vfiprintf_r+0x228>
 800c17a:	9b00      	ldr	r3, [sp, #0]
 800c17c:	200a      	movs	r0, #10
 800c17e:	fb00 1303 	mla	r3, r0, r3, r1
 800c182:	9300      	str	r3, [sp, #0]
 800c184:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c188:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c18c:	2909      	cmp	r1, #9
 800c18e:	d9f4      	bls.n	800c17a <_vfiprintf_r+0x272>
 800c190:	e74a      	b.n	800c028 <_vfiprintf_r+0x120>
 800c192:	2100      	movs	r1, #0
 800c194:	9100      	str	r1, [sp, #0]
 800c196:	e7f7      	b.n	800c188 <_vfiprintf_r+0x280>
 800c198:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800c19c:	e7c8      	b.n	800c130 <_vfiprintf_r+0x228>
 800c19e:	2100      	movs	r1, #0
 800c1a0:	9a01      	ldr	r2, [sp, #4]
 800c1a2:	9103      	str	r1, [sp, #12]
 800c1a4:	9903      	ldr	r1, [sp, #12]
 800c1a6:	3b30      	subs	r3, #48	; 0x30
 800c1a8:	200a      	movs	r0, #10
 800c1aa:	fb00 3301 	mla	r3, r0, r1, r3
 800c1ae:	9303      	str	r3, [sp, #12]
 800c1b0:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c1b4:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c1b8:	2909      	cmp	r1, #9
 800c1ba:	d9f3      	bls.n	800c1a4 <_vfiprintf_r+0x29c>
 800c1bc:	e734      	b.n	800c028 <_vfiprintf_r+0x120>
 800c1be:	9b01      	ldr	r3, [sp, #4]
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	2b68      	cmp	r3, #104	; 0x68
 800c1c4:	bf01      	itttt	eq
 800c1c6:	9b01      	ldreq	r3, [sp, #4]
 800c1c8:	3301      	addeq	r3, #1
 800c1ca:	9301      	streq	r3, [sp, #4]
 800c1cc:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800c1d0:	bf18      	it	ne
 800c1d2:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800c1d6:	e7ab      	b.n	800c130 <_vfiprintf_r+0x228>
 800c1d8:	9b01      	ldr	r3, [sp, #4]
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	2b6c      	cmp	r3, #108	; 0x6c
 800c1de:	d105      	bne.n	800c1ec <_vfiprintf_r+0x2e4>
 800c1e0:	9b01      	ldr	r3, [sp, #4]
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	9301      	str	r3, [sp, #4]
 800c1e6:	f04a 0a20 	orr.w	sl, sl, #32
 800c1ea:	e7a1      	b.n	800c130 <_vfiprintf_r+0x228>
 800c1ec:	f04a 0a10 	orr.w	sl, sl, #16
 800c1f0:	e79e      	b.n	800c130 <_vfiprintf_r+0x228>
 800c1f2:	46a0      	mov	r8, r4
 800c1f4:	f858 3b04 	ldr.w	r3, [r8], #4
 800c1f8:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c202:	2201      	movs	r2, #1
 800c204:	9200      	str	r2, [sp, #0]
 800c206:	461d      	mov	r5, r3
 800c208:	f10d 0b84 	add.w	fp, sp, #132	; 0x84
 800c20c:	e0a9      	b.n	800c362 <_vfiprintf_r+0x45a>
 800c20e:	f04a 0a10 	orr.w	sl, sl, #16
 800c212:	f01a 0f20 	tst.w	sl, #32
 800c216:	d011      	beq.n	800c23c <_vfiprintf_r+0x334>
 800c218:	3407      	adds	r4, #7
 800c21a:	f024 0307 	bic.w	r3, r4, #7
 800c21e:	4698      	mov	r8, r3
 800c220:	685d      	ldr	r5, [r3, #4]
 800c222:	f858 4b08 	ldr.w	r4, [r8], #8
 800c226:	2d00      	cmp	r5, #0
 800c228:	da06      	bge.n	800c238 <_vfiprintf_r+0x330>
 800c22a:	4264      	negs	r4, r4
 800c22c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800c230:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800c234:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c238:	2301      	movs	r3, #1
 800c23a:	e04a      	b.n	800c2d2 <_vfiprintf_r+0x3ca>
 800c23c:	46a0      	mov	r8, r4
 800c23e:	f01a 0f10 	tst.w	sl, #16
 800c242:	f858 5b04 	ldr.w	r5, [r8], #4
 800c246:	d002      	beq.n	800c24e <_vfiprintf_r+0x346>
 800c248:	462c      	mov	r4, r5
 800c24a:	17ed      	asrs	r5, r5, #31
 800c24c:	e7eb      	b.n	800c226 <_vfiprintf_r+0x31e>
 800c24e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c252:	d003      	beq.n	800c25c <_vfiprintf_r+0x354>
 800c254:	b22c      	sxth	r4, r5
 800c256:	f345 35c0 	sbfx	r5, r5, #15, #1
 800c25a:	e7e4      	b.n	800c226 <_vfiprintf_r+0x31e>
 800c25c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c260:	d0f2      	beq.n	800c248 <_vfiprintf_r+0x340>
 800c262:	b26c      	sxtb	r4, r5
 800c264:	f345 15c0 	sbfx	r5, r5, #7, #1
 800c268:	e7dd      	b.n	800c226 <_vfiprintf_r+0x31e>
 800c26a:	f01a 0f20 	tst.w	sl, #32
 800c26e:	f104 0804 	add.w	r8, r4, #4
 800c272:	d007      	beq.n	800c284 <_vfiprintf_r+0x37c>
 800c274:	9a02      	ldr	r2, [sp, #8]
 800c276:	6823      	ldr	r3, [r4, #0]
 800c278:	9902      	ldr	r1, [sp, #8]
 800c27a:	17d2      	asrs	r2, r2, #31
 800c27c:	e9c3 1200 	strd	r1, r2, [r3]
 800c280:	4644      	mov	r4, r8
 800c282:	e6a8      	b.n	800bfd6 <_vfiprintf_r+0xce>
 800c284:	f01a 0f10 	tst.w	sl, #16
 800c288:	d003      	beq.n	800c292 <_vfiprintf_r+0x38a>
 800c28a:	6823      	ldr	r3, [r4, #0]
 800c28c:	9a02      	ldr	r2, [sp, #8]
 800c28e:	601a      	str	r2, [r3, #0]
 800c290:	e7f6      	b.n	800c280 <_vfiprintf_r+0x378>
 800c292:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800c296:	d003      	beq.n	800c2a0 <_vfiprintf_r+0x398>
 800c298:	6823      	ldr	r3, [r4, #0]
 800c29a:	9a02      	ldr	r2, [sp, #8]
 800c29c:	801a      	strh	r2, [r3, #0]
 800c29e:	e7ef      	b.n	800c280 <_vfiprintf_r+0x378>
 800c2a0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800c2a4:	d0f1      	beq.n	800c28a <_vfiprintf_r+0x382>
 800c2a6:	6823      	ldr	r3, [r4, #0]
 800c2a8:	9a02      	ldr	r2, [sp, #8]
 800c2aa:	701a      	strb	r2, [r3, #0]
 800c2ac:	e7e8      	b.n	800c280 <_vfiprintf_r+0x378>
 800c2ae:	f04a 0a10 	orr.w	sl, sl, #16
 800c2b2:	f01a 0320 	ands.w	r3, sl, #32
 800c2b6:	d01f      	beq.n	800c2f8 <_vfiprintf_r+0x3f0>
 800c2b8:	3407      	adds	r4, #7
 800c2ba:	f024 0307 	bic.w	r3, r4, #7
 800c2be:	4698      	mov	r8, r3
 800c2c0:	685d      	ldr	r5, [r3, #4]
 800c2c2:	f858 4b08 	ldr.w	r4, [r8], #8
 800c2c6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800c2d2:	9a00      	ldr	r2, [sp, #0]
 800c2d4:	3201      	adds	r2, #1
 800c2d6:	f000 8278 	beq.w	800c7ca <_vfiprintf_r+0x8c2>
 800c2da:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800c2de:	9204      	str	r2, [sp, #16]
 800c2e0:	ea54 0205 	orrs.w	r2, r4, r5
 800c2e4:	f040 8277 	bne.w	800c7d6 <_vfiprintf_r+0x8ce>
 800c2e8:	9a00      	ldr	r2, [sp, #0]
 800c2ea:	2a00      	cmp	r2, #0
 800c2ec:	f000 81b3 	beq.w	800c656 <_vfiprintf_r+0x74e>
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	f040 8273 	bne.w	800c7dc <_vfiprintf_r+0x8d4>
 800c2f6:	e151      	b.n	800c59c <_vfiprintf_r+0x694>
 800c2f8:	46a0      	mov	r8, r4
 800c2fa:	f01a 0510 	ands.w	r5, sl, #16
 800c2fe:	f858 4b04 	ldr.w	r4, [r8], #4
 800c302:	d001      	beq.n	800c308 <_vfiprintf_r+0x400>
 800c304:	461d      	mov	r5, r3
 800c306:	e7de      	b.n	800c2c6 <_vfiprintf_r+0x3be>
 800c308:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800c30c:	d001      	beq.n	800c312 <_vfiprintf_r+0x40a>
 800c30e:	b2a4      	uxth	r4, r4
 800c310:	e7d9      	b.n	800c2c6 <_vfiprintf_r+0x3be>
 800c312:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800c316:	d0d6      	beq.n	800c2c6 <_vfiprintf_r+0x3be>
 800c318:	b2e4      	uxtb	r4, r4
 800c31a:	e7f3      	b.n	800c304 <_vfiprintf_r+0x3fc>
 800c31c:	46a0      	mov	r8, r4
 800c31e:	f647 0330 	movw	r3, #30768	; 0x7830
 800c322:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800c326:	f858 4b04 	ldr.w	r4, [r8], #4
 800c32a:	4b9f      	ldr	r3, [pc, #636]	; (800c5a8 <_vfiprintf_r+0x6a0>)
 800c32c:	9305      	str	r3, [sp, #20]
 800c32e:	2500      	movs	r5, #0
 800c330:	f04a 0a02 	orr.w	sl, sl, #2
 800c334:	2302      	movs	r3, #2
 800c336:	e7c9      	b.n	800c2cc <_vfiprintf_r+0x3c4>
 800c338:	9b00      	ldr	r3, [sp, #0]
 800c33a:	46a0      	mov	r8, r4
 800c33c:	2500      	movs	r5, #0
 800c33e:	1c5c      	adds	r4, r3, #1
 800c340:	f858 bb04 	ldr.w	fp, [r8], #4
 800c344:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800c348:	f000 80cf 	beq.w	800c4ea <_vfiprintf_r+0x5e2>
 800c34c:	461a      	mov	r2, r3
 800c34e:	4629      	mov	r1, r5
 800c350:	4658      	mov	r0, fp
 800c352:	f7f3 ff4d 	bl	80001f0 <memchr>
 800c356:	2800      	cmp	r0, #0
 800c358:	f000 8192 	beq.w	800c680 <_vfiprintf_r+0x778>
 800c35c:	eba0 030b 	sub.w	r3, r0, fp
 800c360:	9300      	str	r3, [sp, #0]
 800c362:	9b00      	ldr	r3, [sp, #0]
 800c364:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 800c368:	42ab      	cmp	r3, r5
 800c36a:	bfb8      	it	lt
 800c36c:	462b      	movlt	r3, r5
 800c36e:	9304      	str	r3, [sp, #16]
 800c370:	b10a      	cbz	r2, 800c376 <_vfiprintf_r+0x46e>
 800c372:	3301      	adds	r3, #1
 800c374:	9304      	str	r3, [sp, #16]
 800c376:	f01a 0302 	ands.w	r3, sl, #2
 800c37a:	9308      	str	r3, [sp, #32]
 800c37c:	bf1e      	ittt	ne
 800c37e:	9b04      	ldrne	r3, [sp, #16]
 800c380:	3302      	addne	r3, #2
 800c382:	9304      	strne	r3, [sp, #16]
 800c384:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800c388:	9309      	str	r3, [sp, #36]	; 0x24
 800c38a:	d11f      	bne.n	800c3cc <_vfiprintf_r+0x4c4>
 800c38c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800c390:	1a9c      	subs	r4, r3, r2
 800c392:	2c00      	cmp	r4, #0
 800c394:	dd1a      	ble.n	800c3cc <_vfiprintf_r+0x4c4>
 800c396:	4b85      	ldr	r3, [pc, #532]	; (800c5ac <_vfiprintf_r+0x6a4>)
 800c398:	6033      	str	r3, [r6, #0]
 800c39a:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 800c39e:	2c10      	cmp	r4, #16
 800c3a0:	f102 0201 	add.w	r2, r2, #1
 800c3a4:	f106 0008 	add.w	r0, r6, #8
 800c3a8:	f300 816c 	bgt.w	800c684 <_vfiprintf_r+0x77c>
 800c3ac:	6074      	str	r4, [r6, #4]
 800c3ae:	2a07      	cmp	r2, #7
 800c3b0:	4464      	add	r4, ip
 800c3b2:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c3b6:	f340 8178 	ble.w	800c6aa <_vfiprintf_r+0x7a2>
 800c3ba:	aa0e      	add	r2, sp, #56	; 0x38
 800c3bc:	4639      	mov	r1, r7
 800c3be:	4648      	mov	r0, r9
 800c3c0:	f7ff fd6f 	bl	800bea2 <__sprint_r>
 800c3c4:	2800      	cmp	r0, #0
 800c3c6:	f040 81d2 	bne.w	800c76e <_vfiprintf_r+0x866>
 800c3ca:	ae11      	add	r6, sp, #68	; 0x44
 800c3cc:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 800c3d0:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c3d4:	b160      	cbz	r0, 800c3f0 <_vfiprintf_r+0x4e8>
 800c3d6:	f10d 0033 	add.w	r0, sp, #51	; 0x33
 800c3da:	3201      	adds	r2, #1
 800c3dc:	6030      	str	r0, [r6, #0]
 800c3de:	2001      	movs	r0, #1
 800c3e0:	4401      	add	r1, r0
 800c3e2:	2a07      	cmp	r2, #7
 800c3e4:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c3e8:	6070      	str	r0, [r6, #4]
 800c3ea:	f300 8160 	bgt.w	800c6ae <_vfiprintf_r+0x7a6>
 800c3ee:	3608      	adds	r6, #8
 800c3f0:	9b08      	ldr	r3, [sp, #32]
 800c3f2:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c3f6:	b15b      	cbz	r3, 800c410 <_vfiprintf_r+0x508>
 800c3f8:	a80d      	add	r0, sp, #52	; 0x34
 800c3fa:	3201      	adds	r2, #1
 800c3fc:	6030      	str	r0, [r6, #0]
 800c3fe:	2002      	movs	r0, #2
 800c400:	4401      	add	r1, r0
 800c402:	2a07      	cmp	r2, #7
 800c404:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c408:	6070      	str	r0, [r6, #4]
 800c40a:	f300 8159 	bgt.w	800c6c0 <_vfiprintf_r+0x7b8>
 800c40e:	3608      	adds	r6, #8
 800c410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c412:	2b80      	cmp	r3, #128	; 0x80
 800c414:	d11f      	bne.n	800c456 <_vfiprintf_r+0x54e>
 800c416:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800c41a:	1a9c      	subs	r4, r3, r2
 800c41c:	2c00      	cmp	r4, #0
 800c41e:	dd1a      	ble.n	800c456 <_vfiprintf_r+0x54e>
 800c420:	4b63      	ldr	r3, [pc, #396]	; (800c5b0 <_vfiprintf_r+0x6a8>)
 800c422:	6033      	str	r3, [r6, #0]
 800c424:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 800c428:	2c10      	cmp	r4, #16
 800c42a:	f102 0201 	add.w	r2, r2, #1
 800c42e:	f106 0008 	add.w	r0, r6, #8
 800c432:	f300 814e 	bgt.w	800c6d2 <_vfiprintf_r+0x7ca>
 800c436:	6074      	str	r4, [r6, #4]
 800c438:	2a07      	cmp	r2, #7
 800c43a:	4464      	add	r4, ip
 800c43c:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c440:	f340 815a 	ble.w	800c6f8 <_vfiprintf_r+0x7f0>
 800c444:	aa0e      	add	r2, sp, #56	; 0x38
 800c446:	4639      	mov	r1, r7
 800c448:	4648      	mov	r0, r9
 800c44a:	f7ff fd2a 	bl	800bea2 <__sprint_r>
 800c44e:	2800      	cmp	r0, #0
 800c450:	f040 818d 	bne.w	800c76e <_vfiprintf_r+0x866>
 800c454:	ae11      	add	r6, sp, #68	; 0x44
 800c456:	9b00      	ldr	r3, [sp, #0]
 800c458:	1aec      	subs	r4, r5, r3
 800c45a:	2c00      	cmp	r4, #0
 800c45c:	dd1b      	ble.n	800c496 <_vfiprintf_r+0x58e>
 800c45e:	4d54      	ldr	r5, [pc, #336]	; (800c5b0 <_vfiprintf_r+0x6a8>)
 800c460:	2310      	movs	r3, #16
 800c462:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c466:	2c10      	cmp	r4, #16
 800c468:	f102 0201 	add.w	r2, r2, #1
 800c46c:	f106 0008 	add.w	r0, r6, #8
 800c470:	6035      	str	r5, [r6, #0]
 800c472:	f300 8143 	bgt.w	800c6fc <_vfiprintf_r+0x7f4>
 800c476:	6074      	str	r4, [r6, #4]
 800c478:	2a07      	cmp	r2, #7
 800c47a:	440c      	add	r4, r1
 800c47c:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c480:	f340 814d 	ble.w	800c71e <_vfiprintf_r+0x816>
 800c484:	aa0e      	add	r2, sp, #56	; 0x38
 800c486:	4639      	mov	r1, r7
 800c488:	4648      	mov	r0, r9
 800c48a:	f7ff fd0a 	bl	800bea2 <__sprint_r>
 800c48e:	2800      	cmp	r0, #0
 800c490:	f040 816d 	bne.w	800c76e <_vfiprintf_r+0x866>
 800c494:	ae11      	add	r6, sp, #68	; 0x44
 800c496:	9b00      	ldr	r3, [sp, #0]
 800c498:	9a00      	ldr	r2, [sp, #0]
 800c49a:	6073      	str	r3, [r6, #4]
 800c49c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c49e:	f8c6 b000 	str.w	fp, [r6]
 800c4a2:	4413      	add	r3, r2
 800c4a4:	9310      	str	r3, [sp, #64]	; 0x40
 800c4a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	2b07      	cmp	r3, #7
 800c4ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4ae:	f300 8138 	bgt.w	800c722 <_vfiprintf_r+0x81a>
 800c4b2:	f106 0308 	add.w	r3, r6, #8
 800c4b6:	f01a 0f04 	tst.w	sl, #4
 800c4ba:	f040 813a 	bne.w	800c732 <_vfiprintf_r+0x82a>
 800c4be:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c4c2:	9904      	ldr	r1, [sp, #16]
 800c4c4:	428a      	cmp	r2, r1
 800c4c6:	bfac      	ite	ge
 800c4c8:	189b      	addge	r3, r3, r2
 800c4ca:	185b      	addlt	r3, r3, r1
 800c4cc:	9302      	str	r3, [sp, #8]
 800c4ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c4d0:	b13b      	cbz	r3, 800c4e2 <_vfiprintf_r+0x5da>
 800c4d2:	aa0e      	add	r2, sp, #56	; 0x38
 800c4d4:	4639      	mov	r1, r7
 800c4d6:	4648      	mov	r0, r9
 800c4d8:	f7ff fce3 	bl	800bea2 <__sprint_r>
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	f040 8146 	bne.w	800c76e <_vfiprintf_r+0x866>
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4e6:	ae11      	add	r6, sp, #68	; 0x44
 800c4e8:	e6ca      	b.n	800c280 <_vfiprintf_r+0x378>
 800c4ea:	4658      	mov	r0, fp
 800c4ec:	f7f3 fe78 	bl	80001e0 <strlen>
 800c4f0:	9000      	str	r0, [sp, #0]
 800c4f2:	e736      	b.n	800c362 <_vfiprintf_r+0x45a>
 800c4f4:	f04a 0a10 	orr.w	sl, sl, #16
 800c4f8:	f01a 0320 	ands.w	r3, sl, #32
 800c4fc:	d008      	beq.n	800c510 <_vfiprintf_r+0x608>
 800c4fe:	3407      	adds	r4, #7
 800c500:	f024 0307 	bic.w	r3, r4, #7
 800c504:	4698      	mov	r8, r3
 800c506:	685d      	ldr	r5, [r3, #4]
 800c508:	f858 4b08 	ldr.w	r4, [r8], #8
 800c50c:	2301      	movs	r3, #1
 800c50e:	e6dd      	b.n	800c2cc <_vfiprintf_r+0x3c4>
 800c510:	46a0      	mov	r8, r4
 800c512:	f01a 0510 	ands.w	r5, sl, #16
 800c516:	f858 4b04 	ldr.w	r4, [r8], #4
 800c51a:	d001      	beq.n	800c520 <_vfiprintf_r+0x618>
 800c51c:	461d      	mov	r5, r3
 800c51e:	e7f5      	b.n	800c50c <_vfiprintf_r+0x604>
 800c520:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 800c524:	d001      	beq.n	800c52a <_vfiprintf_r+0x622>
 800c526:	b2a4      	uxth	r4, r4
 800c528:	e7f0      	b.n	800c50c <_vfiprintf_r+0x604>
 800c52a:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800c52e:	d0ed      	beq.n	800c50c <_vfiprintf_r+0x604>
 800c530:	b2e4      	uxtb	r4, r4
 800c532:	e7f3      	b.n	800c51c <_vfiprintf_r+0x614>
 800c534:	4a1f      	ldr	r2, [pc, #124]	; (800c5b4 <_vfiprintf_r+0x6ac>)
 800c536:	9205      	str	r2, [sp, #20]
 800c538:	f01a 0220 	ands.w	r2, sl, #32
 800c53c:	d018      	beq.n	800c570 <_vfiprintf_r+0x668>
 800c53e:	3407      	adds	r4, #7
 800c540:	f024 0207 	bic.w	r2, r4, #7
 800c544:	4690      	mov	r8, r2
 800c546:	6855      	ldr	r5, [r2, #4]
 800c548:	f858 4b08 	ldr.w	r4, [r8], #8
 800c54c:	f01a 0f01 	tst.w	sl, #1
 800c550:	d009      	beq.n	800c566 <_vfiprintf_r+0x65e>
 800c552:	ea54 0205 	orrs.w	r2, r4, r5
 800c556:	bf1f      	itttt	ne
 800c558:	2230      	movne	r2, #48	; 0x30
 800c55a:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800c55e:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800c562:	f04a 0a02 	orrne.w	sl, sl, #2
 800c566:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c56a:	e6e3      	b.n	800c334 <_vfiprintf_r+0x42c>
 800c56c:	4a0e      	ldr	r2, [pc, #56]	; (800c5a8 <_vfiprintf_r+0x6a0>)
 800c56e:	e7e2      	b.n	800c536 <_vfiprintf_r+0x62e>
 800c570:	46a0      	mov	r8, r4
 800c572:	f01a 0510 	ands.w	r5, sl, #16
 800c576:	f858 4b04 	ldr.w	r4, [r8], #4
 800c57a:	d001      	beq.n	800c580 <_vfiprintf_r+0x678>
 800c57c:	4615      	mov	r5, r2
 800c57e:	e7e5      	b.n	800c54c <_vfiprintf_r+0x644>
 800c580:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 800c584:	d001      	beq.n	800c58a <_vfiprintf_r+0x682>
 800c586:	b2a4      	uxth	r4, r4
 800c588:	e7e0      	b.n	800c54c <_vfiprintf_r+0x644>
 800c58a:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 800c58e:	d0dd      	beq.n	800c54c <_vfiprintf_r+0x644>
 800c590:	b2e4      	uxtb	r4, r4
 800c592:	e7f3      	b.n	800c57c <_vfiprintf_r+0x674>
 800c594:	2c0a      	cmp	r4, #10
 800c596:	f175 0300 	sbcs.w	r3, r5, #0
 800c59a:	d20d      	bcs.n	800c5b8 <_vfiprintf_r+0x6b0>
 800c59c:	3430      	adds	r4, #48	; 0x30
 800c59e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800c5a2:	f10d 0be7 	add.w	fp, sp, #231	; 0xe7
 800c5a6:	e135      	b.n	800c814 <_vfiprintf_r+0x90c>
 800c5a8:	0800dc2c 	.word	0x0800dc2c
 800c5ac:	0800dd11 	.word	0x0800dd11
 800c5b0:	0800dd21 	.word	0x0800dd21
 800c5b4:	0800dc3d 	.word	0x0800dc3d
 800c5b8:	ab3a      	add	r3, sp, #232	; 0xe8
 800c5ba:	9308      	str	r3, [sp, #32]
 800c5bc:	9b04      	ldr	r3, [sp, #16]
 800c5be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c5c2:	f04f 0a00 	mov.w	sl, #0
 800c5c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c5c8:	220a      	movs	r2, #10
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	4620      	mov	r0, r4
 800c5ce:	4629      	mov	r1, r5
 800c5d0:	f7f4 fb42 	bl	8000c58 <__aeabi_uldivmod>
 800c5d4:	9b08      	ldr	r3, [sp, #32]
 800c5d6:	3230      	adds	r2, #48	; 0x30
 800c5d8:	f103 3bff 	add.w	fp, r3, #4294967295
 800c5dc:	f803 2c01 	strb.w	r2, [r3, #-1]
 800c5e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5e2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c5e6:	f10a 0a01 	add.w	sl, sl, #1
 800c5ea:	b1d3      	cbz	r3, 800c622 <_vfiprintf_r+0x71a>
 800c5ec:	9b06      	ldr	r3, [sp, #24]
 800c5ee:	781a      	ldrb	r2, [r3, #0]
 800c5f0:	4552      	cmp	r2, sl
 800c5f2:	d116      	bne.n	800c622 <_vfiprintf_r+0x71a>
 800c5f4:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800c5f8:	d013      	beq.n	800c622 <_vfiprintf_r+0x71a>
 800c5fa:	2c0a      	cmp	r4, #10
 800c5fc:	f175 0200 	sbcs.w	r2, r5, #0
 800c600:	d30f      	bcc.n	800c622 <_vfiprintf_r+0x71a>
 800c602:	9b07      	ldr	r3, [sp, #28]
 800c604:	ebab 0b03 	sub.w	fp, fp, r3
 800c608:	461a      	mov	r2, r3
 800c60a:	ee18 1a10 	vmov	r1, s16
 800c60e:	4658      	mov	r0, fp
 800c610:	f7fe fc47 	bl	800aea2 <strncpy>
 800c614:	9b06      	ldr	r3, [sp, #24]
 800c616:	785a      	ldrb	r2, [r3, #1]
 800c618:	b16a      	cbz	r2, 800c636 <_vfiprintf_r+0x72e>
 800c61a:	3301      	adds	r3, #1
 800c61c:	9306      	str	r3, [sp, #24]
 800c61e:	f04f 0a00 	mov.w	sl, #0
 800c622:	2c0a      	cmp	r4, #10
 800c624:	f175 0500 	sbcs.w	r5, r5, #0
 800c628:	f0c0 80f4 	bcc.w	800c814 <_vfiprintf_r+0x90c>
 800c62c:	e9dd 450a 	ldrd	r4, r5, [sp, #40]	; 0x28
 800c630:	f8cd b020 	str.w	fp, [sp, #32]
 800c634:	e7c8      	b.n	800c5c8 <_vfiprintf_r+0x6c0>
 800c636:	4692      	mov	sl, r2
 800c638:	e7f3      	b.n	800c622 <_vfiprintf_r+0x71a>
 800c63a:	f004 020f 	and.w	r2, r4, #15
 800c63e:	9b05      	ldr	r3, [sp, #20]
 800c640:	0924      	lsrs	r4, r4, #4
 800c642:	5c9a      	ldrb	r2, [r3, r2]
 800c644:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800c648:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800c64c:	092d      	lsrs	r5, r5, #4
 800c64e:	ea54 0205 	orrs.w	r2, r4, r5
 800c652:	d1f2      	bne.n	800c63a <_vfiprintf_r+0x732>
 800c654:	e0de      	b.n	800c814 <_vfiprintf_r+0x90c>
 800c656:	b933      	cbnz	r3, 800c666 <_vfiprintf_r+0x75e>
 800c658:	f01a 0f01 	tst.w	sl, #1
 800c65c:	d003      	beq.n	800c666 <_vfiprintf_r+0x75e>
 800c65e:	2330      	movs	r3, #48	; 0x30
 800c660:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800c664:	e79d      	b.n	800c5a2 <_vfiprintf_r+0x69a>
 800c666:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 800c66a:	e0d3      	b.n	800c814 <_vfiprintf_r+0x90c>
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	f000 809f 	beq.w	800c7b0 <_vfiprintf_r+0x8a8>
 800c672:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800c676:	2300      	movs	r3, #0
 800c678:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c67c:	46a0      	mov	r8, r4
 800c67e:	e5c0      	b.n	800c202 <_vfiprintf_r+0x2fa>
 800c680:	4605      	mov	r5, r0
 800c682:	e66e      	b.n	800c362 <_vfiprintf_r+0x45a>
 800c684:	2110      	movs	r1, #16
 800c686:	6071      	str	r1, [r6, #4]
 800c688:	2a07      	cmp	r2, #7
 800c68a:	4461      	add	r1, ip
 800c68c:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c690:	dd08      	ble.n	800c6a4 <_vfiprintf_r+0x79c>
 800c692:	aa0e      	add	r2, sp, #56	; 0x38
 800c694:	4639      	mov	r1, r7
 800c696:	4648      	mov	r0, r9
 800c698:	f7ff fc03 	bl	800bea2 <__sprint_r>
 800c69c:	2800      	cmp	r0, #0
 800c69e:	d166      	bne.n	800c76e <_vfiprintf_r+0x866>
 800c6a0:	4b60      	ldr	r3, [pc, #384]	; (800c824 <_vfiprintf_r+0x91c>)
 800c6a2:	a811      	add	r0, sp, #68	; 0x44
 800c6a4:	3c10      	subs	r4, #16
 800c6a6:	4606      	mov	r6, r0
 800c6a8:	e676      	b.n	800c398 <_vfiprintf_r+0x490>
 800c6aa:	4606      	mov	r6, r0
 800c6ac:	e68e      	b.n	800c3cc <_vfiprintf_r+0x4c4>
 800c6ae:	aa0e      	add	r2, sp, #56	; 0x38
 800c6b0:	4639      	mov	r1, r7
 800c6b2:	4648      	mov	r0, r9
 800c6b4:	f7ff fbf5 	bl	800bea2 <__sprint_r>
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	d158      	bne.n	800c76e <_vfiprintf_r+0x866>
 800c6bc:	ae11      	add	r6, sp, #68	; 0x44
 800c6be:	e697      	b.n	800c3f0 <_vfiprintf_r+0x4e8>
 800c6c0:	aa0e      	add	r2, sp, #56	; 0x38
 800c6c2:	4639      	mov	r1, r7
 800c6c4:	4648      	mov	r0, r9
 800c6c6:	f7ff fbec 	bl	800bea2 <__sprint_r>
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	d14f      	bne.n	800c76e <_vfiprintf_r+0x866>
 800c6ce:	ae11      	add	r6, sp, #68	; 0x44
 800c6d0:	e69e      	b.n	800c410 <_vfiprintf_r+0x508>
 800c6d2:	2110      	movs	r1, #16
 800c6d4:	6071      	str	r1, [r6, #4]
 800c6d6:	2a07      	cmp	r2, #7
 800c6d8:	4461      	add	r1, ip
 800c6da:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c6de:	dd08      	ble.n	800c6f2 <_vfiprintf_r+0x7ea>
 800c6e0:	aa0e      	add	r2, sp, #56	; 0x38
 800c6e2:	4639      	mov	r1, r7
 800c6e4:	4648      	mov	r0, r9
 800c6e6:	f7ff fbdc 	bl	800bea2 <__sprint_r>
 800c6ea:	2800      	cmp	r0, #0
 800c6ec:	d13f      	bne.n	800c76e <_vfiprintf_r+0x866>
 800c6ee:	4b4e      	ldr	r3, [pc, #312]	; (800c828 <_vfiprintf_r+0x920>)
 800c6f0:	a811      	add	r0, sp, #68	; 0x44
 800c6f2:	3c10      	subs	r4, #16
 800c6f4:	4606      	mov	r6, r0
 800c6f6:	e694      	b.n	800c422 <_vfiprintf_r+0x51a>
 800c6f8:	4606      	mov	r6, r0
 800c6fa:	e6ac      	b.n	800c456 <_vfiprintf_r+0x54e>
 800c6fc:	3110      	adds	r1, #16
 800c6fe:	2a07      	cmp	r2, #7
 800c700:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c704:	6073      	str	r3, [r6, #4]
 800c706:	dd07      	ble.n	800c718 <_vfiprintf_r+0x810>
 800c708:	aa0e      	add	r2, sp, #56	; 0x38
 800c70a:	4639      	mov	r1, r7
 800c70c:	4648      	mov	r0, r9
 800c70e:	f7ff fbc8 	bl	800bea2 <__sprint_r>
 800c712:	bb60      	cbnz	r0, 800c76e <_vfiprintf_r+0x866>
 800c714:	a811      	add	r0, sp, #68	; 0x44
 800c716:	2310      	movs	r3, #16
 800c718:	3c10      	subs	r4, #16
 800c71a:	4606      	mov	r6, r0
 800c71c:	e6a1      	b.n	800c462 <_vfiprintf_r+0x55a>
 800c71e:	4606      	mov	r6, r0
 800c720:	e6b9      	b.n	800c496 <_vfiprintf_r+0x58e>
 800c722:	aa0e      	add	r2, sp, #56	; 0x38
 800c724:	4639      	mov	r1, r7
 800c726:	4648      	mov	r0, r9
 800c728:	f7ff fbbb 	bl	800bea2 <__sprint_r>
 800c72c:	b9f8      	cbnz	r0, 800c76e <_vfiprintf_r+0x866>
 800c72e:	ab11      	add	r3, sp, #68	; 0x44
 800c730:	e6c1      	b.n	800c4b6 <_vfiprintf_r+0x5ae>
 800c732:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 800c736:	1a54      	subs	r4, r2, r1
 800c738:	2c00      	cmp	r4, #0
 800c73a:	f77f aec0 	ble.w	800c4be <_vfiprintf_r+0x5b6>
 800c73e:	4d39      	ldr	r5, [pc, #228]	; (800c824 <_vfiprintf_r+0x91c>)
 800c740:	2610      	movs	r6, #16
 800c742:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800c746:	2c10      	cmp	r4, #16
 800c748:	f102 0201 	add.w	r2, r2, #1
 800c74c:	601d      	str	r5, [r3, #0]
 800c74e:	dc1d      	bgt.n	800c78c <_vfiprintf_r+0x884>
 800c750:	605c      	str	r4, [r3, #4]
 800c752:	2a07      	cmp	r2, #7
 800c754:	440c      	add	r4, r1
 800c756:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800c75a:	f77f aeb0 	ble.w	800c4be <_vfiprintf_r+0x5b6>
 800c75e:	aa0e      	add	r2, sp, #56	; 0x38
 800c760:	4639      	mov	r1, r7
 800c762:	4648      	mov	r0, r9
 800c764:	f7ff fb9d 	bl	800bea2 <__sprint_r>
 800c768:	2800      	cmp	r0, #0
 800c76a:	f43f aea8 	beq.w	800c4be <_vfiprintf_r+0x5b6>
 800c76e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c770:	07d9      	lsls	r1, r3, #31
 800c772:	d405      	bmi.n	800c780 <_vfiprintf_r+0x878>
 800c774:	89bb      	ldrh	r3, [r7, #12]
 800c776:	059a      	lsls	r2, r3, #22
 800c778:	d402      	bmi.n	800c780 <_vfiprintf_r+0x878>
 800c77a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c77c:	f7fc f9cf 	bl	8008b1e <__retarget_lock_release_recursive>
 800c780:	89bb      	ldrh	r3, [r7, #12]
 800c782:	065b      	lsls	r3, r3, #25
 800c784:	f57f abf3 	bpl.w	800bf6e <_vfiprintf_r+0x66>
 800c788:	f7ff bbee 	b.w	800bf68 <_vfiprintf_r+0x60>
 800c78c:	3110      	adds	r1, #16
 800c78e:	2a07      	cmp	r2, #7
 800c790:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800c794:	605e      	str	r6, [r3, #4]
 800c796:	dc02      	bgt.n	800c79e <_vfiprintf_r+0x896>
 800c798:	3308      	adds	r3, #8
 800c79a:	3c10      	subs	r4, #16
 800c79c:	e7d1      	b.n	800c742 <_vfiprintf_r+0x83a>
 800c79e:	aa0e      	add	r2, sp, #56	; 0x38
 800c7a0:	4639      	mov	r1, r7
 800c7a2:	4648      	mov	r0, r9
 800c7a4:	f7ff fb7d 	bl	800bea2 <__sprint_r>
 800c7a8:	2800      	cmp	r0, #0
 800c7aa:	d1e0      	bne.n	800c76e <_vfiprintf_r+0x866>
 800c7ac:	ab11      	add	r3, sp, #68	; 0x44
 800c7ae:	e7f4      	b.n	800c79a <_vfiprintf_r+0x892>
 800c7b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c7b2:	b913      	cbnz	r3, 800c7ba <_vfiprintf_r+0x8b2>
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c7b8:	e7d9      	b.n	800c76e <_vfiprintf_r+0x866>
 800c7ba:	aa0e      	add	r2, sp, #56	; 0x38
 800c7bc:	4639      	mov	r1, r7
 800c7be:	4648      	mov	r0, r9
 800c7c0:	f7ff fb6f 	bl	800bea2 <__sprint_r>
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	d0f5      	beq.n	800c7b4 <_vfiprintf_r+0x8ac>
 800c7c8:	e7d1      	b.n	800c76e <_vfiprintf_r+0x866>
 800c7ca:	ea54 0205 	orrs.w	r2, r4, r5
 800c7ce:	f8cd a010 	str.w	sl, [sp, #16]
 800c7d2:	f43f ad8d 	beq.w	800c2f0 <_vfiprintf_r+0x3e8>
 800c7d6:	2b01      	cmp	r3, #1
 800c7d8:	f43f aedc 	beq.w	800c594 <_vfiprintf_r+0x68c>
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 800c7e2:	f43f af2a 	beq.w	800c63a <_vfiprintf_r+0x732>
 800c7e6:	f004 0207 	and.w	r2, r4, #7
 800c7ea:	08e4      	lsrs	r4, r4, #3
 800c7ec:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800c7f0:	08ed      	lsrs	r5, r5, #3
 800c7f2:	3230      	adds	r2, #48	; 0x30
 800c7f4:	ea54 0005 	orrs.w	r0, r4, r5
 800c7f8:	4659      	mov	r1, fp
 800c7fa:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 800c7fe:	d1f2      	bne.n	800c7e6 <_vfiprintf_r+0x8de>
 800c800:	9b04      	ldr	r3, [sp, #16]
 800c802:	07d8      	lsls	r0, r3, #31
 800c804:	d506      	bpl.n	800c814 <_vfiprintf_r+0x90c>
 800c806:	2a30      	cmp	r2, #48	; 0x30
 800c808:	d004      	beq.n	800c814 <_vfiprintf_r+0x90c>
 800c80a:	2230      	movs	r2, #48	; 0x30
 800c80c:	f80b 2c01 	strb.w	r2, [fp, #-1]
 800c810:	f1a1 0b02 	sub.w	fp, r1, #2
 800c814:	ab3a      	add	r3, sp, #232	; 0xe8
 800c816:	eba3 030b 	sub.w	r3, r3, fp
 800c81a:	9d00      	ldr	r5, [sp, #0]
 800c81c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c820:	9300      	str	r3, [sp, #0]
 800c822:	e59e      	b.n	800c362 <_vfiprintf_r+0x45a>
 800c824:	0800dd11 	.word	0x0800dd11
 800c828:	0800dd21 	.word	0x0800dd21

0800c82c <__sbprintf>:
 800c82c:	b570      	push	{r4, r5, r6, lr}
 800c82e:	460c      	mov	r4, r1
 800c830:	8989      	ldrh	r1, [r1, #12]
 800c832:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 800c836:	f021 0102 	bic.w	r1, r1, #2
 800c83a:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c83e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800c840:	911b      	str	r1, [sp, #108]	; 0x6c
 800c842:	89e1      	ldrh	r1, [r4, #14]
 800c844:	f8ad 1016 	strh.w	r1, [sp, #22]
 800c848:	69e1      	ldr	r1, [r4, #28]
 800c84a:	9109      	str	r1, [sp, #36]	; 0x24
 800c84c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c84e:	910b      	str	r1, [sp, #44]	; 0x2c
 800c850:	a91c      	add	r1, sp, #112	; 0x70
 800c852:	9102      	str	r1, [sp, #8]
 800c854:	9106      	str	r1, [sp, #24]
 800c856:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c85a:	4606      	mov	r6, r0
 800c85c:	9104      	str	r1, [sp, #16]
 800c85e:	9107      	str	r1, [sp, #28]
 800c860:	a818      	add	r0, sp, #96	; 0x60
 800c862:	2100      	movs	r1, #0
 800c864:	e9cd 3200 	strd	r3, r2, [sp]
 800c868:	9108      	str	r1, [sp, #32]
 800c86a:	f7fc f955 	bl	8008b18 <__retarget_lock_init_recursive>
 800c86e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c872:	a902      	add	r1, sp, #8
 800c874:	4630      	mov	r0, r6
 800c876:	f7ff fb47 	bl	800bf08 <_vfiprintf_r>
 800c87a:	1e05      	subs	r5, r0, #0
 800c87c:	db07      	blt.n	800c88e <__sbprintf+0x62>
 800c87e:	a902      	add	r1, sp, #8
 800c880:	4630      	mov	r0, r6
 800c882:	f7fe fae9 	bl	800ae58 <_fflush_r>
 800c886:	2800      	cmp	r0, #0
 800c888:	bf18      	it	ne
 800c88a:	f04f 35ff 	movne.w	r5, #4294967295
 800c88e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800c892:	9818      	ldr	r0, [sp, #96]	; 0x60
 800c894:	065b      	lsls	r3, r3, #25
 800c896:	bf42      	ittt	mi
 800c898:	89a3      	ldrhmi	r3, [r4, #12]
 800c89a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800c89e:	81a3      	strhmi	r3, [r4, #12]
 800c8a0:	f7fc f93b 	bl	8008b1a <__retarget_lock_close_recursive>
 800c8a4:	4628      	mov	r0, r5
 800c8a6:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800c8aa:	bd70      	pop	{r4, r5, r6, pc}

0800c8ac <__sfvwrite_r>:
 800c8ac:	6893      	ldr	r3, [r2, #8]
 800c8ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b2:	4606      	mov	r6, r0
 800c8b4:	460c      	mov	r4, r1
 800c8b6:	4691      	mov	r9, r2
 800c8b8:	b91b      	cbnz	r3, 800c8c2 <__sfvwrite_r+0x16>
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	b003      	add	sp, #12
 800c8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c2:	898b      	ldrh	r3, [r1, #12]
 800c8c4:	0718      	lsls	r0, r3, #28
 800c8c6:	d54f      	bpl.n	800c968 <__sfvwrite_r+0xbc>
 800c8c8:	690b      	ldr	r3, [r1, #16]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d04c      	beq.n	800c968 <__sfvwrite_r+0xbc>
 800c8ce:	89a3      	ldrh	r3, [r4, #12]
 800c8d0:	f8d9 8000 	ldr.w	r8, [r9]
 800c8d4:	f013 0702 	ands.w	r7, r3, #2
 800c8d8:	d16b      	bne.n	800c9b2 <__sfvwrite_r+0x106>
 800c8da:	f013 0301 	ands.w	r3, r3, #1
 800c8de:	f000 809b 	beq.w	800ca18 <__sfvwrite_r+0x16c>
 800c8e2:	4638      	mov	r0, r7
 800c8e4:	46ba      	mov	sl, r7
 800c8e6:	46bb      	mov	fp, r7
 800c8e8:	f1bb 0f00 	cmp.w	fp, #0
 800c8ec:	f000 8102 	beq.w	800caf4 <__sfvwrite_r+0x248>
 800c8f0:	b950      	cbnz	r0, 800c908 <__sfvwrite_r+0x5c>
 800c8f2:	465a      	mov	r2, fp
 800c8f4:	210a      	movs	r1, #10
 800c8f6:	4650      	mov	r0, sl
 800c8f8:	f7f3 fc7a 	bl	80001f0 <memchr>
 800c8fc:	2800      	cmp	r0, #0
 800c8fe:	f000 80ff 	beq.w	800cb00 <__sfvwrite_r+0x254>
 800c902:	3001      	adds	r0, #1
 800c904:	eba0 070a 	sub.w	r7, r0, sl
 800c908:	6820      	ldr	r0, [r4, #0]
 800c90a:	6921      	ldr	r1, [r4, #16]
 800c90c:	68a5      	ldr	r5, [r4, #8]
 800c90e:	6963      	ldr	r3, [r4, #20]
 800c910:	455f      	cmp	r7, fp
 800c912:	463a      	mov	r2, r7
 800c914:	bf28      	it	cs
 800c916:	465a      	movcs	r2, fp
 800c918:	4288      	cmp	r0, r1
 800c91a:	f240 80f4 	bls.w	800cb06 <__sfvwrite_r+0x25a>
 800c91e:	441d      	add	r5, r3
 800c920:	42aa      	cmp	r2, r5
 800c922:	f340 80f0 	ble.w	800cb06 <__sfvwrite_r+0x25a>
 800c926:	4651      	mov	r1, sl
 800c928:	462a      	mov	r2, r5
 800c92a:	f000 f9cc 	bl	800ccc6 <memmove>
 800c92e:	6823      	ldr	r3, [r4, #0]
 800c930:	442b      	add	r3, r5
 800c932:	6023      	str	r3, [r4, #0]
 800c934:	4621      	mov	r1, r4
 800c936:	4630      	mov	r0, r6
 800c938:	f7fe fa8e 	bl	800ae58 <_fflush_r>
 800c93c:	2800      	cmp	r0, #0
 800c93e:	d166      	bne.n	800ca0e <__sfvwrite_r+0x162>
 800c940:	1b7f      	subs	r7, r7, r5
 800c942:	f040 80f8 	bne.w	800cb36 <__sfvwrite_r+0x28a>
 800c946:	4621      	mov	r1, r4
 800c948:	4630      	mov	r0, r6
 800c94a:	f7fe fa85 	bl	800ae58 <_fflush_r>
 800c94e:	2800      	cmp	r0, #0
 800c950:	d15d      	bne.n	800ca0e <__sfvwrite_r+0x162>
 800c952:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c956:	1b5b      	subs	r3, r3, r5
 800c958:	44aa      	add	sl, r5
 800c95a:	ebab 0b05 	sub.w	fp, fp, r5
 800c95e:	f8c9 3008 	str.w	r3, [r9, #8]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d1c0      	bne.n	800c8e8 <__sfvwrite_r+0x3c>
 800c966:	e7a8      	b.n	800c8ba <__sfvwrite_r+0xe>
 800c968:	4621      	mov	r1, r4
 800c96a:	4630      	mov	r0, r6
 800c96c:	f000 f8e8 	bl	800cb40 <__swsetup_r>
 800c970:	2800      	cmp	r0, #0
 800c972:	d0ac      	beq.n	800c8ce <__sfvwrite_r+0x22>
 800c974:	f04f 30ff 	mov.w	r0, #4294967295
 800c978:	e7a0      	b.n	800c8bc <__sfvwrite_r+0x10>
 800c97a:	e9d8 a500 	ldrd	sl, r5, [r8]
 800c97e:	f108 0808 	add.w	r8, r8, #8
 800c982:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 800c986:	69e1      	ldr	r1, [r4, #28]
 800c988:	2d00      	cmp	r5, #0
 800c98a:	d0f6      	beq.n	800c97a <__sfvwrite_r+0xce>
 800c98c:	42bd      	cmp	r5, r7
 800c98e:	462b      	mov	r3, r5
 800c990:	4652      	mov	r2, sl
 800c992:	bf28      	it	cs
 800c994:	463b      	movcs	r3, r7
 800c996:	4630      	mov	r0, r6
 800c998:	47d8      	blx	fp
 800c99a:	2800      	cmp	r0, #0
 800c99c:	dd37      	ble.n	800ca0e <__sfvwrite_r+0x162>
 800c99e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c9a2:	1a1b      	subs	r3, r3, r0
 800c9a4:	4482      	add	sl, r0
 800c9a6:	1a2d      	subs	r5, r5, r0
 800c9a8:	f8c9 3008 	str.w	r3, [r9, #8]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d1e8      	bne.n	800c982 <__sfvwrite_r+0xd6>
 800c9b0:	e783      	b.n	800c8ba <__sfvwrite_r+0xe>
 800c9b2:	f04f 0a00 	mov.w	sl, #0
 800c9b6:	4f61      	ldr	r7, [pc, #388]	; (800cb3c <__sfvwrite_r+0x290>)
 800c9b8:	4655      	mov	r5, sl
 800c9ba:	e7e2      	b.n	800c982 <__sfvwrite_r+0xd6>
 800c9bc:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800c9c0:	f108 0808 	add.w	r8, r8, #8
 800c9c4:	6820      	ldr	r0, [r4, #0]
 800c9c6:	68a2      	ldr	r2, [r4, #8]
 800c9c8:	f1ba 0f00 	cmp.w	sl, #0
 800c9cc:	d0f6      	beq.n	800c9bc <__sfvwrite_r+0x110>
 800c9ce:	89a3      	ldrh	r3, [r4, #12]
 800c9d0:	0599      	lsls	r1, r3, #22
 800c9d2:	d563      	bpl.n	800ca9c <__sfvwrite_r+0x1f0>
 800c9d4:	4552      	cmp	r2, sl
 800c9d6:	d836      	bhi.n	800ca46 <__sfvwrite_r+0x19a>
 800c9d8:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c9dc:	d033      	beq.n	800ca46 <__sfvwrite_r+0x19a>
 800c9de:	6921      	ldr	r1, [r4, #16]
 800c9e0:	6965      	ldr	r5, [r4, #20]
 800c9e2:	eba0 0b01 	sub.w	fp, r0, r1
 800c9e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c9ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c9ee:	f10b 0201 	add.w	r2, fp, #1
 800c9f2:	106d      	asrs	r5, r5, #1
 800c9f4:	4452      	add	r2, sl
 800c9f6:	4295      	cmp	r5, r2
 800c9f8:	bf38      	it	cc
 800c9fa:	4615      	movcc	r5, r2
 800c9fc:	055b      	lsls	r3, r3, #21
 800c9fe:	d53d      	bpl.n	800ca7c <__sfvwrite_r+0x1d0>
 800ca00:	4629      	mov	r1, r5
 800ca02:	4630      	mov	r0, r6
 800ca04:	f7fc f9be 	bl	8008d84 <_malloc_r>
 800ca08:	b948      	cbnz	r0, 800ca1e <__sfvwrite_r+0x172>
 800ca0a:	230c      	movs	r3, #12
 800ca0c:	6033      	str	r3, [r6, #0]
 800ca0e:	89a3      	ldrh	r3, [r4, #12]
 800ca10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca14:	81a3      	strh	r3, [r4, #12]
 800ca16:	e7ad      	b.n	800c974 <__sfvwrite_r+0xc8>
 800ca18:	461f      	mov	r7, r3
 800ca1a:	469a      	mov	sl, r3
 800ca1c:	e7d2      	b.n	800c9c4 <__sfvwrite_r+0x118>
 800ca1e:	465a      	mov	r2, fp
 800ca20:	6921      	ldr	r1, [r4, #16]
 800ca22:	9001      	str	r0, [sp, #4]
 800ca24:	f7fc f87c 	bl	8008b20 <memcpy>
 800ca28:	89a2      	ldrh	r2, [r4, #12]
 800ca2a:	9b01      	ldr	r3, [sp, #4]
 800ca2c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ca30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ca34:	81a2      	strh	r2, [r4, #12]
 800ca36:	6123      	str	r3, [r4, #16]
 800ca38:	6165      	str	r5, [r4, #20]
 800ca3a:	445b      	add	r3, fp
 800ca3c:	eba5 050b 	sub.w	r5, r5, fp
 800ca40:	6023      	str	r3, [r4, #0]
 800ca42:	4652      	mov	r2, sl
 800ca44:	60a5      	str	r5, [r4, #8]
 800ca46:	4552      	cmp	r2, sl
 800ca48:	bf28      	it	cs
 800ca4a:	4652      	movcs	r2, sl
 800ca4c:	6820      	ldr	r0, [r4, #0]
 800ca4e:	9201      	str	r2, [sp, #4]
 800ca50:	4639      	mov	r1, r7
 800ca52:	f000 f938 	bl	800ccc6 <memmove>
 800ca56:	68a3      	ldr	r3, [r4, #8]
 800ca58:	9a01      	ldr	r2, [sp, #4]
 800ca5a:	1a9b      	subs	r3, r3, r2
 800ca5c:	60a3      	str	r3, [r4, #8]
 800ca5e:	6823      	ldr	r3, [r4, #0]
 800ca60:	4413      	add	r3, r2
 800ca62:	4655      	mov	r5, sl
 800ca64:	6023      	str	r3, [r4, #0]
 800ca66:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ca6a:	1b5b      	subs	r3, r3, r5
 800ca6c:	442f      	add	r7, r5
 800ca6e:	ebaa 0a05 	sub.w	sl, sl, r5
 800ca72:	f8c9 3008 	str.w	r3, [r9, #8]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d1a4      	bne.n	800c9c4 <__sfvwrite_r+0x118>
 800ca7a:	e71e      	b.n	800c8ba <__sfvwrite_r+0xe>
 800ca7c:	462a      	mov	r2, r5
 800ca7e:	4630      	mov	r0, r6
 800ca80:	f000 f942 	bl	800cd08 <_realloc_r>
 800ca84:	4603      	mov	r3, r0
 800ca86:	2800      	cmp	r0, #0
 800ca88:	d1d5      	bne.n	800ca36 <__sfvwrite_r+0x18a>
 800ca8a:	6921      	ldr	r1, [r4, #16]
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	f7fc f8b9 	bl	8008c04 <_free_r>
 800ca92:	89a3      	ldrh	r3, [r4, #12]
 800ca94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca98:	81a3      	strh	r3, [r4, #12]
 800ca9a:	e7b6      	b.n	800ca0a <__sfvwrite_r+0x15e>
 800ca9c:	6923      	ldr	r3, [r4, #16]
 800ca9e:	4283      	cmp	r3, r0
 800caa0:	d302      	bcc.n	800caa8 <__sfvwrite_r+0x1fc>
 800caa2:	6961      	ldr	r1, [r4, #20]
 800caa4:	4551      	cmp	r1, sl
 800caa6:	d915      	bls.n	800cad4 <__sfvwrite_r+0x228>
 800caa8:	4552      	cmp	r2, sl
 800caaa:	bf28      	it	cs
 800caac:	4652      	movcs	r2, sl
 800caae:	4639      	mov	r1, r7
 800cab0:	4615      	mov	r5, r2
 800cab2:	f000 f908 	bl	800ccc6 <memmove>
 800cab6:	68a3      	ldr	r3, [r4, #8]
 800cab8:	6822      	ldr	r2, [r4, #0]
 800caba:	1b5b      	subs	r3, r3, r5
 800cabc:	442a      	add	r2, r5
 800cabe:	60a3      	str	r3, [r4, #8]
 800cac0:	6022      	str	r2, [r4, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d1cf      	bne.n	800ca66 <__sfvwrite_r+0x1ba>
 800cac6:	4621      	mov	r1, r4
 800cac8:	4630      	mov	r0, r6
 800caca:	f7fe f9c5 	bl	800ae58 <_fflush_r>
 800cace:	2800      	cmp	r0, #0
 800cad0:	d0c9      	beq.n	800ca66 <__sfvwrite_r+0x1ba>
 800cad2:	e79c      	b.n	800ca0e <__sfvwrite_r+0x162>
 800cad4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cad8:	459a      	cmp	sl, r3
 800cada:	bf38      	it	cc
 800cadc:	4653      	movcc	r3, sl
 800cade:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cae0:	fb93 f3f1 	sdiv	r3, r3, r1
 800cae4:	463a      	mov	r2, r7
 800cae6:	434b      	muls	r3, r1
 800cae8:	4630      	mov	r0, r6
 800caea:	69e1      	ldr	r1, [r4, #28]
 800caec:	47a8      	blx	r5
 800caee:	1e05      	subs	r5, r0, #0
 800caf0:	dcb9      	bgt.n	800ca66 <__sfvwrite_r+0x1ba>
 800caf2:	e78c      	b.n	800ca0e <__sfvwrite_r+0x162>
 800caf4:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800caf8:	2000      	movs	r0, #0
 800cafa:	f108 0808 	add.w	r8, r8, #8
 800cafe:	e6f3      	b.n	800c8e8 <__sfvwrite_r+0x3c>
 800cb00:	f10b 0701 	add.w	r7, fp, #1
 800cb04:	e700      	b.n	800c908 <__sfvwrite_r+0x5c>
 800cb06:	4293      	cmp	r3, r2
 800cb08:	dc08      	bgt.n	800cb1c <__sfvwrite_r+0x270>
 800cb0a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cb0c:	69e1      	ldr	r1, [r4, #28]
 800cb0e:	4652      	mov	r2, sl
 800cb10:	4630      	mov	r0, r6
 800cb12:	47a8      	blx	r5
 800cb14:	1e05      	subs	r5, r0, #0
 800cb16:	f73f af13 	bgt.w	800c940 <__sfvwrite_r+0x94>
 800cb1a:	e778      	b.n	800ca0e <__sfvwrite_r+0x162>
 800cb1c:	4651      	mov	r1, sl
 800cb1e:	9201      	str	r2, [sp, #4]
 800cb20:	f000 f8d1 	bl	800ccc6 <memmove>
 800cb24:	9a01      	ldr	r2, [sp, #4]
 800cb26:	68a3      	ldr	r3, [r4, #8]
 800cb28:	1a9b      	subs	r3, r3, r2
 800cb2a:	60a3      	str	r3, [r4, #8]
 800cb2c:	6823      	ldr	r3, [r4, #0]
 800cb2e:	4413      	add	r3, r2
 800cb30:	6023      	str	r3, [r4, #0]
 800cb32:	4615      	mov	r5, r2
 800cb34:	e704      	b.n	800c940 <__sfvwrite_r+0x94>
 800cb36:	2001      	movs	r0, #1
 800cb38:	e70b      	b.n	800c952 <__sfvwrite_r+0xa6>
 800cb3a:	bf00      	nop
 800cb3c:	7ffffc00 	.word	0x7ffffc00

0800cb40 <__swsetup_r>:
 800cb40:	b538      	push	{r3, r4, r5, lr}
 800cb42:	4b2a      	ldr	r3, [pc, #168]	; (800cbec <__swsetup_r+0xac>)
 800cb44:	4605      	mov	r5, r0
 800cb46:	6818      	ldr	r0, [r3, #0]
 800cb48:	460c      	mov	r4, r1
 800cb4a:	b118      	cbz	r0, 800cb54 <__swsetup_r+0x14>
 800cb4c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800cb4e:	b90b      	cbnz	r3, 800cb54 <__swsetup_r+0x14>
 800cb50:	f7fb feca 	bl	80088e8 <__sinit>
 800cb54:	89a3      	ldrh	r3, [r4, #12]
 800cb56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb5a:	0718      	lsls	r0, r3, #28
 800cb5c:	d422      	bmi.n	800cba4 <__swsetup_r+0x64>
 800cb5e:	06d9      	lsls	r1, r3, #27
 800cb60:	d407      	bmi.n	800cb72 <__swsetup_r+0x32>
 800cb62:	2309      	movs	r3, #9
 800cb64:	602b      	str	r3, [r5, #0]
 800cb66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cb6a:	81a3      	strh	r3, [r4, #12]
 800cb6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb70:	e034      	b.n	800cbdc <__swsetup_r+0x9c>
 800cb72:	0758      	lsls	r0, r3, #29
 800cb74:	d512      	bpl.n	800cb9c <__swsetup_r+0x5c>
 800cb76:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cb78:	b141      	cbz	r1, 800cb8c <__swsetup_r+0x4c>
 800cb7a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cb7e:	4299      	cmp	r1, r3
 800cb80:	d002      	beq.n	800cb88 <__swsetup_r+0x48>
 800cb82:	4628      	mov	r0, r5
 800cb84:	f7fc f83e 	bl	8008c04 <_free_r>
 800cb88:	2300      	movs	r3, #0
 800cb8a:	6323      	str	r3, [r4, #48]	; 0x30
 800cb8c:	89a3      	ldrh	r3, [r4, #12]
 800cb8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cb92:	81a3      	strh	r3, [r4, #12]
 800cb94:	2300      	movs	r3, #0
 800cb96:	6063      	str	r3, [r4, #4]
 800cb98:	6923      	ldr	r3, [r4, #16]
 800cb9a:	6023      	str	r3, [r4, #0]
 800cb9c:	89a3      	ldrh	r3, [r4, #12]
 800cb9e:	f043 0308 	orr.w	r3, r3, #8
 800cba2:	81a3      	strh	r3, [r4, #12]
 800cba4:	6923      	ldr	r3, [r4, #16]
 800cba6:	b94b      	cbnz	r3, 800cbbc <__swsetup_r+0x7c>
 800cba8:	89a3      	ldrh	r3, [r4, #12]
 800cbaa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cbae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbb2:	d003      	beq.n	800cbbc <__swsetup_r+0x7c>
 800cbb4:	4621      	mov	r1, r4
 800cbb6:	4628      	mov	r0, r5
 800cbb8:	f000 fa8c 	bl	800d0d4 <__smakebuf_r>
 800cbbc:	89a0      	ldrh	r0, [r4, #12]
 800cbbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cbc2:	f010 0301 	ands.w	r3, r0, #1
 800cbc6:	d00a      	beq.n	800cbde <__swsetup_r+0x9e>
 800cbc8:	2300      	movs	r3, #0
 800cbca:	60a3      	str	r3, [r4, #8]
 800cbcc:	6963      	ldr	r3, [r4, #20]
 800cbce:	425b      	negs	r3, r3
 800cbd0:	61a3      	str	r3, [r4, #24]
 800cbd2:	6923      	ldr	r3, [r4, #16]
 800cbd4:	b943      	cbnz	r3, 800cbe8 <__swsetup_r+0xa8>
 800cbd6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cbda:	d1c4      	bne.n	800cb66 <__swsetup_r+0x26>
 800cbdc:	bd38      	pop	{r3, r4, r5, pc}
 800cbde:	0781      	lsls	r1, r0, #30
 800cbe0:	bf58      	it	pl
 800cbe2:	6963      	ldrpl	r3, [r4, #20]
 800cbe4:	60a3      	str	r3, [r4, #8]
 800cbe6:	e7f4      	b.n	800cbd2 <__swsetup_r+0x92>
 800cbe8:	2000      	movs	r0, #0
 800cbea:	e7f7      	b.n	800cbdc <__swsetup_r+0x9c>
 800cbec:	20000438 	.word	0x20000438

0800cbf0 <__fputwc>:
 800cbf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cbf4:	4680      	mov	r8, r0
 800cbf6:	460e      	mov	r6, r1
 800cbf8:	4615      	mov	r5, r2
 800cbfa:	f7fb ff17 	bl	8008a2c <__locale_mb_cur_max>
 800cbfe:	2801      	cmp	r0, #1
 800cc00:	d11c      	bne.n	800cc3c <__fputwc+0x4c>
 800cc02:	1e73      	subs	r3, r6, #1
 800cc04:	2bfe      	cmp	r3, #254	; 0xfe
 800cc06:	d819      	bhi.n	800cc3c <__fputwc+0x4c>
 800cc08:	f88d 6004 	strb.w	r6, [sp, #4]
 800cc0c:	4604      	mov	r4, r0
 800cc0e:	2700      	movs	r7, #0
 800cc10:	f10d 0904 	add.w	r9, sp, #4
 800cc14:	42a7      	cmp	r7, r4
 800cc16:	d020      	beq.n	800cc5a <__fputwc+0x6a>
 800cc18:	68ab      	ldr	r3, [r5, #8]
 800cc1a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	60ab      	str	r3, [r5, #8]
 800cc24:	da04      	bge.n	800cc30 <__fputwc+0x40>
 800cc26:	69aa      	ldr	r2, [r5, #24]
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	db1a      	blt.n	800cc62 <__fputwc+0x72>
 800cc2c:	290a      	cmp	r1, #10
 800cc2e:	d018      	beq.n	800cc62 <__fputwc+0x72>
 800cc30:	682b      	ldr	r3, [r5, #0]
 800cc32:	1c5a      	adds	r2, r3, #1
 800cc34:	602a      	str	r2, [r5, #0]
 800cc36:	7019      	strb	r1, [r3, #0]
 800cc38:	3701      	adds	r7, #1
 800cc3a:	e7eb      	b.n	800cc14 <__fputwc+0x24>
 800cc3c:	a901      	add	r1, sp, #4
 800cc3e:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800cc42:	4632      	mov	r2, r6
 800cc44:	4640      	mov	r0, r8
 800cc46:	f000 fa07 	bl	800d058 <_wcrtomb_r>
 800cc4a:	1c41      	adds	r1, r0, #1
 800cc4c:	4604      	mov	r4, r0
 800cc4e:	d1de      	bne.n	800cc0e <__fputwc+0x1e>
 800cc50:	89ab      	ldrh	r3, [r5, #12]
 800cc52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc56:	81ab      	strh	r3, [r5, #12]
 800cc58:	4606      	mov	r6, r0
 800cc5a:	4630      	mov	r0, r6
 800cc5c:	b003      	add	sp, #12
 800cc5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc62:	462a      	mov	r2, r5
 800cc64:	4640      	mov	r0, r8
 800cc66:	f000 fa71 	bl	800d14c <__swbuf_r>
 800cc6a:	1c42      	adds	r2, r0, #1
 800cc6c:	d1e4      	bne.n	800cc38 <__fputwc+0x48>
 800cc6e:	4606      	mov	r6, r0
 800cc70:	e7f3      	b.n	800cc5a <__fputwc+0x6a>

0800cc72 <_fputwc_r>:
 800cc72:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800cc74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cc76:	4614      	mov	r4, r2
 800cc78:	07da      	lsls	r2, r3, #31
 800cc7a:	4605      	mov	r5, r0
 800cc7c:	d407      	bmi.n	800cc8e <_fputwc_r+0x1c>
 800cc7e:	89a3      	ldrh	r3, [r4, #12]
 800cc80:	059b      	lsls	r3, r3, #22
 800cc82:	d404      	bmi.n	800cc8e <_fputwc_r+0x1c>
 800cc84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc86:	9101      	str	r1, [sp, #4]
 800cc88:	f7fb ff48 	bl	8008b1c <__retarget_lock_acquire_recursive>
 800cc8c:	9901      	ldr	r1, [sp, #4]
 800cc8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc92:	0498      	lsls	r0, r3, #18
 800cc94:	d406      	bmi.n	800cca4 <_fputwc_r+0x32>
 800cc96:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cc9a:	81a3      	strh	r3, [r4, #12]
 800cc9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800cca2:	6663      	str	r3, [r4, #100]	; 0x64
 800cca4:	4622      	mov	r2, r4
 800cca6:	4628      	mov	r0, r5
 800cca8:	f7ff ffa2 	bl	800cbf0 <__fputwc>
 800ccac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ccae:	07da      	lsls	r2, r3, #31
 800ccb0:	4605      	mov	r5, r0
 800ccb2:	d405      	bmi.n	800ccc0 <_fputwc_r+0x4e>
 800ccb4:	89a3      	ldrh	r3, [r4, #12]
 800ccb6:	059b      	lsls	r3, r3, #22
 800ccb8:	d402      	bmi.n	800ccc0 <_fputwc_r+0x4e>
 800ccba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ccbc:	f7fb ff2f 	bl	8008b1e <__retarget_lock_release_recursive>
 800ccc0:	4628      	mov	r0, r5
 800ccc2:	b003      	add	sp, #12
 800ccc4:	bd30      	pop	{r4, r5, pc}

0800ccc6 <memmove>:
 800ccc6:	4288      	cmp	r0, r1
 800ccc8:	b510      	push	{r4, lr}
 800ccca:	eb01 0402 	add.w	r4, r1, r2
 800ccce:	d902      	bls.n	800ccd6 <memmove+0x10>
 800ccd0:	4284      	cmp	r4, r0
 800ccd2:	4623      	mov	r3, r4
 800ccd4:	d807      	bhi.n	800cce6 <memmove+0x20>
 800ccd6:	1e43      	subs	r3, r0, #1
 800ccd8:	42a1      	cmp	r1, r4
 800ccda:	d008      	beq.n	800ccee <memmove+0x28>
 800ccdc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cce0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cce4:	e7f8      	b.n	800ccd8 <memmove+0x12>
 800cce6:	4402      	add	r2, r0
 800cce8:	4601      	mov	r1, r0
 800ccea:	428a      	cmp	r2, r1
 800ccec:	d100      	bne.n	800ccf0 <memmove+0x2a>
 800ccee:	bd10      	pop	{r4, pc}
 800ccf0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ccf4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ccf8:	e7f7      	b.n	800ccea <memmove+0x24>

0800ccfa <abort>:
 800ccfa:	b508      	push	{r3, lr}
 800ccfc:	2006      	movs	r0, #6
 800ccfe:	f000 fa97 	bl	800d230 <raise>
 800cd02:	2001      	movs	r0, #1
 800cd04:	f000 fb20 	bl	800d348 <_exit>

0800cd08 <_realloc_r>:
 800cd08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd0c:	4682      	mov	sl, r0
 800cd0e:	460c      	mov	r4, r1
 800cd10:	b929      	cbnz	r1, 800cd1e <_realloc_r+0x16>
 800cd12:	4611      	mov	r1, r2
 800cd14:	b003      	add	sp, #12
 800cd16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd1a:	f7fc b833 	b.w	8008d84 <_malloc_r>
 800cd1e:	9201      	str	r2, [sp, #4]
 800cd20:	f7fc fa7c 	bl	800921c <__malloc_lock>
 800cd24:	9a01      	ldr	r2, [sp, #4]
 800cd26:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800cd2a:	f102 080b 	add.w	r8, r2, #11
 800cd2e:	f1b8 0f16 	cmp.w	r8, #22
 800cd32:	d90b      	bls.n	800cd4c <_realloc_r+0x44>
 800cd34:	f038 0807 	bics.w	r8, r8, #7
 800cd38:	d50a      	bpl.n	800cd50 <_realloc_r+0x48>
 800cd3a:	230c      	movs	r3, #12
 800cd3c:	f8ca 3000 	str.w	r3, [sl]
 800cd40:	f04f 0b00 	mov.w	fp, #0
 800cd44:	4658      	mov	r0, fp
 800cd46:	b003      	add	sp, #12
 800cd48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd4c:	f04f 0810 	mov.w	r8, #16
 800cd50:	4590      	cmp	r8, r2
 800cd52:	d3f2      	bcc.n	800cd3a <_realloc_r+0x32>
 800cd54:	f025 0603 	bic.w	r6, r5, #3
 800cd58:	45b0      	cmp	r8, r6
 800cd5a:	f1a4 0908 	sub.w	r9, r4, #8
 800cd5e:	f340 8170 	ble.w	800d042 <_realloc_r+0x33a>
 800cd62:	499c      	ldr	r1, [pc, #624]	; (800cfd4 <_realloc_r+0x2cc>)
 800cd64:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800cd68:	eb09 0306 	add.w	r3, r9, r6
 800cd6c:	459c      	cmp	ip, r3
 800cd6e:	6859      	ldr	r1, [r3, #4]
 800cd70:	d005      	beq.n	800cd7e <_realloc_r+0x76>
 800cd72:	f021 0001 	bic.w	r0, r1, #1
 800cd76:	4418      	add	r0, r3
 800cd78:	6840      	ldr	r0, [r0, #4]
 800cd7a:	07c7      	lsls	r7, r0, #31
 800cd7c:	d447      	bmi.n	800ce0e <_realloc_r+0x106>
 800cd7e:	f021 0103 	bic.w	r1, r1, #3
 800cd82:	459c      	cmp	ip, r3
 800cd84:	eb06 0701 	add.w	r7, r6, r1
 800cd88:	d119      	bne.n	800cdbe <_realloc_r+0xb6>
 800cd8a:	f108 0010 	add.w	r0, r8, #16
 800cd8e:	42b8      	cmp	r0, r7
 800cd90:	dc3f      	bgt.n	800ce12 <_realloc_r+0x10a>
 800cd92:	eb09 0308 	add.w	r3, r9, r8
 800cd96:	4a8f      	ldr	r2, [pc, #572]	; (800cfd4 <_realloc_r+0x2cc>)
 800cd98:	eba7 0708 	sub.w	r7, r7, r8
 800cd9c:	f047 0701 	orr.w	r7, r7, #1
 800cda0:	6093      	str	r3, [r2, #8]
 800cda2:	605f      	str	r7, [r3, #4]
 800cda4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cda8:	f003 0301 	and.w	r3, r3, #1
 800cdac:	ea43 0308 	orr.w	r3, r3, r8
 800cdb0:	f844 3c04 	str.w	r3, [r4, #-4]
 800cdb4:	4650      	mov	r0, sl
 800cdb6:	f7fc fa37 	bl	8009228 <__malloc_unlock>
 800cdba:	46a3      	mov	fp, r4
 800cdbc:	e7c2      	b.n	800cd44 <_realloc_r+0x3c>
 800cdbe:	45b8      	cmp	r8, r7
 800cdc0:	dc27      	bgt.n	800ce12 <_realloc_r+0x10a>
 800cdc2:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800cdc6:	60da      	str	r2, [r3, #12]
 800cdc8:	6093      	str	r3, [r2, #8]
 800cdca:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800cdce:	eba7 0008 	sub.w	r0, r7, r8
 800cdd2:	280f      	cmp	r0, #15
 800cdd4:	f003 0301 	and.w	r3, r3, #1
 800cdd8:	eb09 0207 	add.w	r2, r9, r7
 800cddc:	f240 8133 	bls.w	800d046 <_realloc_r+0x33e>
 800cde0:	eb09 0108 	add.w	r1, r9, r8
 800cde4:	ea48 0303 	orr.w	r3, r8, r3
 800cde8:	f040 0001 	orr.w	r0, r0, #1
 800cdec:	f8c9 3004 	str.w	r3, [r9, #4]
 800cdf0:	6048      	str	r0, [r1, #4]
 800cdf2:	6853      	ldr	r3, [r2, #4]
 800cdf4:	f043 0301 	orr.w	r3, r3, #1
 800cdf8:	6053      	str	r3, [r2, #4]
 800cdfa:	3108      	adds	r1, #8
 800cdfc:	4650      	mov	r0, sl
 800cdfe:	f7fb ff01 	bl	8008c04 <_free_r>
 800ce02:	4650      	mov	r0, sl
 800ce04:	f7fc fa10 	bl	8009228 <__malloc_unlock>
 800ce08:	f109 0b08 	add.w	fp, r9, #8
 800ce0c:	e79a      	b.n	800cd44 <_realloc_r+0x3c>
 800ce0e:	2100      	movs	r1, #0
 800ce10:	460b      	mov	r3, r1
 800ce12:	07e8      	lsls	r0, r5, #31
 800ce14:	f100 80c6 	bmi.w	800cfa4 <_realloc_r+0x29c>
 800ce18:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ce1c:	eba9 0505 	sub.w	r5, r9, r5
 800ce20:	6868      	ldr	r0, [r5, #4]
 800ce22:	f020 0003 	bic.w	r0, r0, #3
 800ce26:	eb00 0b06 	add.w	fp, r0, r6
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	f000 8086 	beq.w	800cf3c <_realloc_r+0x234>
 800ce30:	459c      	cmp	ip, r3
 800ce32:	eb01 070b 	add.w	r7, r1, fp
 800ce36:	d149      	bne.n	800cecc <_realloc_r+0x1c4>
 800ce38:	f108 0310 	add.w	r3, r8, #16
 800ce3c:	42bb      	cmp	r3, r7
 800ce3e:	dc7d      	bgt.n	800cf3c <_realloc_r+0x234>
 800ce40:	46ab      	mov	fp, r5
 800ce42:	68eb      	ldr	r3, [r5, #12]
 800ce44:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800ce48:	60d3      	str	r3, [r2, #12]
 800ce4a:	609a      	str	r2, [r3, #8]
 800ce4c:	1f32      	subs	r2, r6, #4
 800ce4e:	2a24      	cmp	r2, #36	; 0x24
 800ce50:	d837      	bhi.n	800cec2 <_realloc_r+0x1ba>
 800ce52:	2a13      	cmp	r2, #19
 800ce54:	d933      	bls.n	800cebe <_realloc_r+0x1b6>
 800ce56:	6823      	ldr	r3, [r4, #0]
 800ce58:	60ab      	str	r3, [r5, #8]
 800ce5a:	6863      	ldr	r3, [r4, #4]
 800ce5c:	60eb      	str	r3, [r5, #12]
 800ce5e:	2a1b      	cmp	r2, #27
 800ce60:	d81b      	bhi.n	800ce9a <_realloc_r+0x192>
 800ce62:	3408      	adds	r4, #8
 800ce64:	f105 0310 	add.w	r3, r5, #16
 800ce68:	6822      	ldr	r2, [r4, #0]
 800ce6a:	601a      	str	r2, [r3, #0]
 800ce6c:	6862      	ldr	r2, [r4, #4]
 800ce6e:	605a      	str	r2, [r3, #4]
 800ce70:	68a2      	ldr	r2, [r4, #8]
 800ce72:	609a      	str	r2, [r3, #8]
 800ce74:	eb05 0308 	add.w	r3, r5, r8
 800ce78:	4a56      	ldr	r2, [pc, #344]	; (800cfd4 <_realloc_r+0x2cc>)
 800ce7a:	eba7 0708 	sub.w	r7, r7, r8
 800ce7e:	f047 0701 	orr.w	r7, r7, #1
 800ce82:	6093      	str	r3, [r2, #8]
 800ce84:	605f      	str	r7, [r3, #4]
 800ce86:	686b      	ldr	r3, [r5, #4]
 800ce88:	f003 0301 	and.w	r3, r3, #1
 800ce8c:	ea43 0308 	orr.w	r3, r3, r8
 800ce90:	606b      	str	r3, [r5, #4]
 800ce92:	4650      	mov	r0, sl
 800ce94:	f7fc f9c8 	bl	8009228 <__malloc_unlock>
 800ce98:	e754      	b.n	800cd44 <_realloc_r+0x3c>
 800ce9a:	68a3      	ldr	r3, [r4, #8]
 800ce9c:	612b      	str	r3, [r5, #16]
 800ce9e:	68e3      	ldr	r3, [r4, #12]
 800cea0:	616b      	str	r3, [r5, #20]
 800cea2:	2a24      	cmp	r2, #36	; 0x24
 800cea4:	bf01      	itttt	eq
 800cea6:	6923      	ldreq	r3, [r4, #16]
 800cea8:	61ab      	streq	r3, [r5, #24]
 800ceaa:	6962      	ldreq	r2, [r4, #20]
 800ceac:	61ea      	streq	r2, [r5, #28]
 800ceae:	bf19      	ittee	ne
 800ceb0:	3410      	addne	r4, #16
 800ceb2:	f105 0318 	addne.w	r3, r5, #24
 800ceb6:	f105 0320 	addeq.w	r3, r5, #32
 800ceba:	3418      	addeq	r4, #24
 800cebc:	e7d4      	b.n	800ce68 <_realloc_r+0x160>
 800cebe:	465b      	mov	r3, fp
 800cec0:	e7d2      	b.n	800ce68 <_realloc_r+0x160>
 800cec2:	4621      	mov	r1, r4
 800cec4:	4658      	mov	r0, fp
 800cec6:	f7ff fefe 	bl	800ccc6 <memmove>
 800ceca:	e7d3      	b.n	800ce74 <_realloc_r+0x16c>
 800cecc:	45b8      	cmp	r8, r7
 800cece:	dc35      	bgt.n	800cf3c <_realloc_r+0x234>
 800ced0:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ced4:	4628      	mov	r0, r5
 800ced6:	60da      	str	r2, [r3, #12]
 800ced8:	6093      	str	r3, [r2, #8]
 800ceda:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800cede:	68eb      	ldr	r3, [r5, #12]
 800cee0:	60d3      	str	r3, [r2, #12]
 800cee2:	609a      	str	r2, [r3, #8]
 800cee4:	1f32      	subs	r2, r6, #4
 800cee6:	2a24      	cmp	r2, #36	; 0x24
 800cee8:	d824      	bhi.n	800cf34 <_realloc_r+0x22c>
 800ceea:	2a13      	cmp	r2, #19
 800ceec:	d908      	bls.n	800cf00 <_realloc_r+0x1f8>
 800ceee:	6823      	ldr	r3, [r4, #0]
 800cef0:	60ab      	str	r3, [r5, #8]
 800cef2:	6863      	ldr	r3, [r4, #4]
 800cef4:	60eb      	str	r3, [r5, #12]
 800cef6:	2a1b      	cmp	r2, #27
 800cef8:	d80a      	bhi.n	800cf10 <_realloc_r+0x208>
 800cefa:	3408      	adds	r4, #8
 800cefc:	f105 0010 	add.w	r0, r5, #16
 800cf00:	6823      	ldr	r3, [r4, #0]
 800cf02:	6003      	str	r3, [r0, #0]
 800cf04:	6863      	ldr	r3, [r4, #4]
 800cf06:	6043      	str	r3, [r0, #4]
 800cf08:	68a3      	ldr	r3, [r4, #8]
 800cf0a:	6083      	str	r3, [r0, #8]
 800cf0c:	46a9      	mov	r9, r5
 800cf0e:	e75c      	b.n	800cdca <_realloc_r+0xc2>
 800cf10:	68a3      	ldr	r3, [r4, #8]
 800cf12:	612b      	str	r3, [r5, #16]
 800cf14:	68e3      	ldr	r3, [r4, #12]
 800cf16:	616b      	str	r3, [r5, #20]
 800cf18:	2a24      	cmp	r2, #36	; 0x24
 800cf1a:	bf01      	itttt	eq
 800cf1c:	6923      	ldreq	r3, [r4, #16]
 800cf1e:	61ab      	streq	r3, [r5, #24]
 800cf20:	6963      	ldreq	r3, [r4, #20]
 800cf22:	61eb      	streq	r3, [r5, #28]
 800cf24:	bf19      	ittee	ne
 800cf26:	3410      	addne	r4, #16
 800cf28:	f105 0018 	addne.w	r0, r5, #24
 800cf2c:	f105 0020 	addeq.w	r0, r5, #32
 800cf30:	3418      	addeq	r4, #24
 800cf32:	e7e5      	b.n	800cf00 <_realloc_r+0x1f8>
 800cf34:	4621      	mov	r1, r4
 800cf36:	f7ff fec6 	bl	800ccc6 <memmove>
 800cf3a:	e7e7      	b.n	800cf0c <_realloc_r+0x204>
 800cf3c:	45d8      	cmp	r8, fp
 800cf3e:	dc31      	bgt.n	800cfa4 <_realloc_r+0x29c>
 800cf40:	4628      	mov	r0, r5
 800cf42:	68eb      	ldr	r3, [r5, #12]
 800cf44:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800cf48:	60d3      	str	r3, [r2, #12]
 800cf4a:	609a      	str	r2, [r3, #8]
 800cf4c:	1f32      	subs	r2, r6, #4
 800cf4e:	2a24      	cmp	r2, #36	; 0x24
 800cf50:	d824      	bhi.n	800cf9c <_realloc_r+0x294>
 800cf52:	2a13      	cmp	r2, #19
 800cf54:	d908      	bls.n	800cf68 <_realloc_r+0x260>
 800cf56:	6823      	ldr	r3, [r4, #0]
 800cf58:	60ab      	str	r3, [r5, #8]
 800cf5a:	6863      	ldr	r3, [r4, #4]
 800cf5c:	60eb      	str	r3, [r5, #12]
 800cf5e:	2a1b      	cmp	r2, #27
 800cf60:	d80a      	bhi.n	800cf78 <_realloc_r+0x270>
 800cf62:	3408      	adds	r4, #8
 800cf64:	f105 0010 	add.w	r0, r5, #16
 800cf68:	6823      	ldr	r3, [r4, #0]
 800cf6a:	6003      	str	r3, [r0, #0]
 800cf6c:	6863      	ldr	r3, [r4, #4]
 800cf6e:	6043      	str	r3, [r0, #4]
 800cf70:	68a3      	ldr	r3, [r4, #8]
 800cf72:	6083      	str	r3, [r0, #8]
 800cf74:	465f      	mov	r7, fp
 800cf76:	e7c9      	b.n	800cf0c <_realloc_r+0x204>
 800cf78:	68a3      	ldr	r3, [r4, #8]
 800cf7a:	612b      	str	r3, [r5, #16]
 800cf7c:	68e3      	ldr	r3, [r4, #12]
 800cf7e:	616b      	str	r3, [r5, #20]
 800cf80:	2a24      	cmp	r2, #36	; 0x24
 800cf82:	bf01      	itttt	eq
 800cf84:	6923      	ldreq	r3, [r4, #16]
 800cf86:	61ab      	streq	r3, [r5, #24]
 800cf88:	6963      	ldreq	r3, [r4, #20]
 800cf8a:	61eb      	streq	r3, [r5, #28]
 800cf8c:	bf19      	ittee	ne
 800cf8e:	3410      	addne	r4, #16
 800cf90:	f105 0018 	addne.w	r0, r5, #24
 800cf94:	f105 0020 	addeq.w	r0, r5, #32
 800cf98:	3418      	addeq	r4, #24
 800cf9a:	e7e5      	b.n	800cf68 <_realloc_r+0x260>
 800cf9c:	4621      	mov	r1, r4
 800cf9e:	f7ff fe92 	bl	800ccc6 <memmove>
 800cfa2:	e7e7      	b.n	800cf74 <_realloc_r+0x26c>
 800cfa4:	4611      	mov	r1, r2
 800cfa6:	4650      	mov	r0, sl
 800cfa8:	f7fb feec 	bl	8008d84 <_malloc_r>
 800cfac:	4683      	mov	fp, r0
 800cfae:	2800      	cmp	r0, #0
 800cfb0:	f43f af6f 	beq.w	800ce92 <_realloc_r+0x18a>
 800cfb4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cfb8:	f023 0301 	bic.w	r3, r3, #1
 800cfbc:	444b      	add	r3, r9
 800cfbe:	f1a0 0208 	sub.w	r2, r0, #8
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	d108      	bne.n	800cfd8 <_realloc_r+0x2d0>
 800cfc6:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800cfca:	f027 0703 	bic.w	r7, r7, #3
 800cfce:	4437      	add	r7, r6
 800cfd0:	e6fb      	b.n	800cdca <_realloc_r+0xc2>
 800cfd2:	bf00      	nop
 800cfd4:	20000440 	.word	0x20000440
 800cfd8:	1f32      	subs	r2, r6, #4
 800cfda:	2a24      	cmp	r2, #36	; 0x24
 800cfdc:	d82d      	bhi.n	800d03a <_realloc_r+0x332>
 800cfde:	2a13      	cmp	r2, #19
 800cfe0:	d928      	bls.n	800d034 <_realloc_r+0x32c>
 800cfe2:	6823      	ldr	r3, [r4, #0]
 800cfe4:	6003      	str	r3, [r0, #0]
 800cfe6:	6863      	ldr	r3, [r4, #4]
 800cfe8:	6043      	str	r3, [r0, #4]
 800cfea:	2a1b      	cmp	r2, #27
 800cfec:	d80e      	bhi.n	800d00c <_realloc_r+0x304>
 800cfee:	f104 0208 	add.w	r2, r4, #8
 800cff2:	f100 0308 	add.w	r3, r0, #8
 800cff6:	6811      	ldr	r1, [r2, #0]
 800cff8:	6019      	str	r1, [r3, #0]
 800cffa:	6851      	ldr	r1, [r2, #4]
 800cffc:	6059      	str	r1, [r3, #4]
 800cffe:	6892      	ldr	r2, [r2, #8]
 800d000:	609a      	str	r2, [r3, #8]
 800d002:	4621      	mov	r1, r4
 800d004:	4650      	mov	r0, sl
 800d006:	f7fb fdfd 	bl	8008c04 <_free_r>
 800d00a:	e742      	b.n	800ce92 <_realloc_r+0x18a>
 800d00c:	68a3      	ldr	r3, [r4, #8]
 800d00e:	6083      	str	r3, [r0, #8]
 800d010:	68e3      	ldr	r3, [r4, #12]
 800d012:	60c3      	str	r3, [r0, #12]
 800d014:	2a24      	cmp	r2, #36	; 0x24
 800d016:	bf01      	itttt	eq
 800d018:	6923      	ldreq	r3, [r4, #16]
 800d01a:	6103      	streq	r3, [r0, #16]
 800d01c:	6961      	ldreq	r1, [r4, #20]
 800d01e:	6141      	streq	r1, [r0, #20]
 800d020:	bf19      	ittee	ne
 800d022:	f104 0210 	addne.w	r2, r4, #16
 800d026:	f100 0310 	addne.w	r3, r0, #16
 800d02a:	f104 0218 	addeq.w	r2, r4, #24
 800d02e:	f100 0318 	addeq.w	r3, r0, #24
 800d032:	e7e0      	b.n	800cff6 <_realloc_r+0x2ee>
 800d034:	4603      	mov	r3, r0
 800d036:	4622      	mov	r2, r4
 800d038:	e7dd      	b.n	800cff6 <_realloc_r+0x2ee>
 800d03a:	4621      	mov	r1, r4
 800d03c:	f7ff fe43 	bl	800ccc6 <memmove>
 800d040:	e7df      	b.n	800d002 <_realloc_r+0x2fa>
 800d042:	4637      	mov	r7, r6
 800d044:	e6c1      	b.n	800cdca <_realloc_r+0xc2>
 800d046:	431f      	orrs	r7, r3
 800d048:	f8c9 7004 	str.w	r7, [r9, #4]
 800d04c:	6853      	ldr	r3, [r2, #4]
 800d04e:	f043 0301 	orr.w	r3, r3, #1
 800d052:	6053      	str	r3, [r2, #4]
 800d054:	e6d5      	b.n	800ce02 <_realloc_r+0xfa>
 800d056:	bf00      	nop

0800d058 <_wcrtomb_r>:
 800d058:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d05a:	4c09      	ldr	r4, [pc, #36]	; (800d080 <_wcrtomb_r+0x28>)
 800d05c:	b085      	sub	sp, #20
 800d05e:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d062:	4605      	mov	r5, r0
 800d064:	461e      	mov	r6, r3
 800d066:	b909      	cbnz	r1, 800d06c <_wcrtomb_r+0x14>
 800d068:	460a      	mov	r2, r1
 800d06a:	a901      	add	r1, sp, #4
 800d06c:	47b8      	blx	r7
 800d06e:	1c43      	adds	r3, r0, #1
 800d070:	bf01      	itttt	eq
 800d072:	2300      	moveq	r3, #0
 800d074:	6033      	streq	r3, [r6, #0]
 800d076:	238a      	moveq	r3, #138	; 0x8a
 800d078:	602b      	streq	r3, [r5, #0]
 800d07a:	b005      	add	sp, #20
 800d07c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d07e:	bf00      	nop
 800d080:	200001a8 	.word	0x200001a8

0800d084 <__swhatbuf_r>:
 800d084:	b570      	push	{r4, r5, r6, lr}
 800d086:	460c      	mov	r4, r1
 800d088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d08c:	2900      	cmp	r1, #0
 800d08e:	b096      	sub	sp, #88	; 0x58
 800d090:	4615      	mov	r5, r2
 800d092:	461e      	mov	r6, r3
 800d094:	da07      	bge.n	800d0a6 <__swhatbuf_r+0x22>
 800d096:	89a1      	ldrh	r1, [r4, #12]
 800d098:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 800d09c:	d017      	beq.n	800d0ce <__swhatbuf_r+0x4a>
 800d09e:	2100      	movs	r1, #0
 800d0a0:	2340      	movs	r3, #64	; 0x40
 800d0a2:	4608      	mov	r0, r1
 800d0a4:	e00f      	b.n	800d0c6 <__swhatbuf_r+0x42>
 800d0a6:	466a      	mov	r2, sp
 800d0a8:	f000 f8ca 	bl	800d240 <_fstat_r>
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	dbf2      	blt.n	800d096 <__swhatbuf_r+0x12>
 800d0b0:	9901      	ldr	r1, [sp, #4]
 800d0b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d0b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d0ba:	4259      	negs	r1, r3
 800d0bc:	4159      	adcs	r1, r3
 800d0be:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d0c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0c6:	6031      	str	r1, [r6, #0]
 800d0c8:	602b      	str	r3, [r5, #0]
 800d0ca:	b016      	add	sp, #88	; 0x58
 800d0cc:	bd70      	pop	{r4, r5, r6, pc}
 800d0ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0d2:	e7e6      	b.n	800d0a2 <__swhatbuf_r+0x1e>

0800d0d4 <__smakebuf_r>:
 800d0d4:	898b      	ldrh	r3, [r1, #12]
 800d0d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d0d8:	079d      	lsls	r5, r3, #30
 800d0da:	4606      	mov	r6, r0
 800d0dc:	460c      	mov	r4, r1
 800d0de:	d507      	bpl.n	800d0f0 <__smakebuf_r+0x1c>
 800d0e0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800d0e4:	6023      	str	r3, [r4, #0]
 800d0e6:	6123      	str	r3, [r4, #16]
 800d0e8:	2301      	movs	r3, #1
 800d0ea:	6163      	str	r3, [r4, #20]
 800d0ec:	b002      	add	sp, #8
 800d0ee:	bd70      	pop	{r4, r5, r6, pc}
 800d0f0:	ab01      	add	r3, sp, #4
 800d0f2:	466a      	mov	r2, sp
 800d0f4:	f7ff ffc6 	bl	800d084 <__swhatbuf_r>
 800d0f8:	9900      	ldr	r1, [sp, #0]
 800d0fa:	4605      	mov	r5, r0
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	f7fb fe41 	bl	8008d84 <_malloc_r>
 800d102:	b948      	cbnz	r0, 800d118 <__smakebuf_r+0x44>
 800d104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d108:	059a      	lsls	r2, r3, #22
 800d10a:	d4ef      	bmi.n	800d0ec <__smakebuf_r+0x18>
 800d10c:	f023 0303 	bic.w	r3, r3, #3
 800d110:	f043 0302 	orr.w	r3, r3, #2
 800d114:	81a3      	strh	r3, [r4, #12]
 800d116:	e7e3      	b.n	800d0e0 <__smakebuf_r+0xc>
 800d118:	89a3      	ldrh	r3, [r4, #12]
 800d11a:	6020      	str	r0, [r4, #0]
 800d11c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d120:	81a3      	strh	r3, [r4, #12]
 800d122:	9b00      	ldr	r3, [sp, #0]
 800d124:	6163      	str	r3, [r4, #20]
 800d126:	9b01      	ldr	r3, [sp, #4]
 800d128:	6120      	str	r0, [r4, #16]
 800d12a:	b15b      	cbz	r3, 800d144 <__smakebuf_r+0x70>
 800d12c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d130:	4630      	mov	r0, r6
 800d132:	f000 f897 	bl	800d264 <_isatty_r>
 800d136:	b128      	cbz	r0, 800d144 <__smakebuf_r+0x70>
 800d138:	89a3      	ldrh	r3, [r4, #12]
 800d13a:	f023 0303 	bic.w	r3, r3, #3
 800d13e:	f043 0301 	orr.w	r3, r3, #1
 800d142:	81a3      	strh	r3, [r4, #12]
 800d144:	89a3      	ldrh	r3, [r4, #12]
 800d146:	431d      	orrs	r5, r3
 800d148:	81a5      	strh	r5, [r4, #12]
 800d14a:	e7cf      	b.n	800d0ec <__smakebuf_r+0x18>

0800d14c <__swbuf_r>:
 800d14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d14e:	460e      	mov	r6, r1
 800d150:	4614      	mov	r4, r2
 800d152:	4605      	mov	r5, r0
 800d154:	b118      	cbz	r0, 800d15e <__swbuf_r+0x12>
 800d156:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d158:	b90b      	cbnz	r3, 800d15e <__swbuf_r+0x12>
 800d15a:	f7fb fbc5 	bl	80088e8 <__sinit>
 800d15e:	69a3      	ldr	r3, [r4, #24]
 800d160:	60a3      	str	r3, [r4, #8]
 800d162:	89a3      	ldrh	r3, [r4, #12]
 800d164:	0719      	lsls	r1, r3, #28
 800d166:	d529      	bpl.n	800d1bc <__swbuf_r+0x70>
 800d168:	6923      	ldr	r3, [r4, #16]
 800d16a:	b33b      	cbz	r3, 800d1bc <__swbuf_r+0x70>
 800d16c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d170:	b2f6      	uxtb	r6, r6
 800d172:	049a      	lsls	r2, r3, #18
 800d174:	4637      	mov	r7, r6
 800d176:	d52a      	bpl.n	800d1ce <__swbuf_r+0x82>
 800d178:	6823      	ldr	r3, [r4, #0]
 800d17a:	6922      	ldr	r2, [r4, #16]
 800d17c:	1a98      	subs	r0, r3, r2
 800d17e:	6963      	ldr	r3, [r4, #20]
 800d180:	4283      	cmp	r3, r0
 800d182:	dc04      	bgt.n	800d18e <__swbuf_r+0x42>
 800d184:	4621      	mov	r1, r4
 800d186:	4628      	mov	r0, r5
 800d188:	f7fd fe66 	bl	800ae58 <_fflush_r>
 800d18c:	b9e0      	cbnz	r0, 800d1c8 <__swbuf_r+0x7c>
 800d18e:	68a3      	ldr	r3, [r4, #8]
 800d190:	3b01      	subs	r3, #1
 800d192:	60a3      	str	r3, [r4, #8]
 800d194:	6823      	ldr	r3, [r4, #0]
 800d196:	1c5a      	adds	r2, r3, #1
 800d198:	6022      	str	r2, [r4, #0]
 800d19a:	701e      	strb	r6, [r3, #0]
 800d19c:	6962      	ldr	r2, [r4, #20]
 800d19e:	1c43      	adds	r3, r0, #1
 800d1a0:	429a      	cmp	r2, r3
 800d1a2:	d004      	beq.n	800d1ae <__swbuf_r+0x62>
 800d1a4:	89a3      	ldrh	r3, [r4, #12]
 800d1a6:	07db      	lsls	r3, r3, #31
 800d1a8:	d506      	bpl.n	800d1b8 <__swbuf_r+0x6c>
 800d1aa:	2e0a      	cmp	r6, #10
 800d1ac:	d104      	bne.n	800d1b8 <__swbuf_r+0x6c>
 800d1ae:	4621      	mov	r1, r4
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	f7fd fe51 	bl	800ae58 <_fflush_r>
 800d1b6:	b938      	cbnz	r0, 800d1c8 <__swbuf_r+0x7c>
 800d1b8:	4638      	mov	r0, r7
 800d1ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1bc:	4621      	mov	r1, r4
 800d1be:	4628      	mov	r0, r5
 800d1c0:	f7ff fcbe 	bl	800cb40 <__swsetup_r>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	d0d1      	beq.n	800d16c <__swbuf_r+0x20>
 800d1c8:	f04f 37ff 	mov.w	r7, #4294967295
 800d1cc:	e7f4      	b.n	800d1b8 <__swbuf_r+0x6c>
 800d1ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d1d2:	81a3      	strh	r3, [r4, #12]
 800d1d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d1d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d1da:	6663      	str	r3, [r4, #100]	; 0x64
 800d1dc:	e7cc      	b.n	800d178 <__swbuf_r+0x2c>

0800d1de <_raise_r>:
 800d1de:	291f      	cmp	r1, #31
 800d1e0:	b538      	push	{r3, r4, r5, lr}
 800d1e2:	4604      	mov	r4, r0
 800d1e4:	460d      	mov	r5, r1
 800d1e6:	d904      	bls.n	800d1f2 <_raise_r+0x14>
 800d1e8:	2316      	movs	r3, #22
 800d1ea:	6003      	str	r3, [r0, #0]
 800d1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d1f0:	bd38      	pop	{r3, r4, r5, pc}
 800d1f2:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 800d1f6:	b112      	cbz	r2, 800d1fe <_raise_r+0x20>
 800d1f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1fc:	b94b      	cbnz	r3, 800d212 <_raise_r+0x34>
 800d1fe:	4620      	mov	r0, r4
 800d200:	f000 f852 	bl	800d2a8 <_getpid_r>
 800d204:	462a      	mov	r2, r5
 800d206:	4601      	mov	r1, r0
 800d208:	4620      	mov	r0, r4
 800d20a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d20e:	f000 b839 	b.w	800d284 <_kill_r>
 800d212:	2b01      	cmp	r3, #1
 800d214:	d00a      	beq.n	800d22c <_raise_r+0x4e>
 800d216:	1c59      	adds	r1, r3, #1
 800d218:	d103      	bne.n	800d222 <_raise_r+0x44>
 800d21a:	2316      	movs	r3, #22
 800d21c:	6003      	str	r3, [r0, #0]
 800d21e:	2001      	movs	r0, #1
 800d220:	e7e6      	b.n	800d1f0 <_raise_r+0x12>
 800d222:	2400      	movs	r4, #0
 800d224:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d228:	4628      	mov	r0, r5
 800d22a:	4798      	blx	r3
 800d22c:	2000      	movs	r0, #0
 800d22e:	e7df      	b.n	800d1f0 <_raise_r+0x12>

0800d230 <raise>:
 800d230:	4b02      	ldr	r3, [pc, #8]	; (800d23c <raise+0xc>)
 800d232:	4601      	mov	r1, r0
 800d234:	6818      	ldr	r0, [r3, #0]
 800d236:	f7ff bfd2 	b.w	800d1de <_raise_r>
 800d23a:	bf00      	nop
 800d23c:	20000438 	.word	0x20000438

0800d240 <_fstat_r>:
 800d240:	b538      	push	{r3, r4, r5, lr}
 800d242:	4d07      	ldr	r5, [pc, #28]	; (800d260 <_fstat_r+0x20>)
 800d244:	2300      	movs	r3, #0
 800d246:	4604      	mov	r4, r0
 800d248:	4608      	mov	r0, r1
 800d24a:	4611      	mov	r1, r2
 800d24c:	602b      	str	r3, [r5, #0]
 800d24e:	f000 f835 	bl	800d2bc <_fstat>
 800d252:	1c43      	adds	r3, r0, #1
 800d254:	d102      	bne.n	800d25c <_fstat_r+0x1c>
 800d256:	682b      	ldr	r3, [r5, #0]
 800d258:	b103      	cbz	r3, 800d25c <_fstat_r+0x1c>
 800d25a:	6023      	str	r3, [r4, #0]
 800d25c:	bd38      	pop	{r3, r4, r5, pc}
 800d25e:	bf00      	nop
 800d260:	200081e8 	.word	0x200081e8

0800d264 <_isatty_r>:
 800d264:	b538      	push	{r3, r4, r5, lr}
 800d266:	4d06      	ldr	r5, [pc, #24]	; (800d280 <_isatty_r+0x1c>)
 800d268:	2300      	movs	r3, #0
 800d26a:	4604      	mov	r4, r0
 800d26c:	4608      	mov	r0, r1
 800d26e:	602b      	str	r3, [r5, #0]
 800d270:	f000 f834 	bl	800d2dc <_isatty>
 800d274:	1c43      	adds	r3, r0, #1
 800d276:	d102      	bne.n	800d27e <_isatty_r+0x1a>
 800d278:	682b      	ldr	r3, [r5, #0]
 800d27a:	b103      	cbz	r3, 800d27e <_isatty_r+0x1a>
 800d27c:	6023      	str	r3, [r4, #0]
 800d27e:	bd38      	pop	{r3, r4, r5, pc}
 800d280:	200081e8 	.word	0x200081e8

0800d284 <_kill_r>:
 800d284:	b538      	push	{r3, r4, r5, lr}
 800d286:	4d07      	ldr	r5, [pc, #28]	; (800d2a4 <_kill_r+0x20>)
 800d288:	2300      	movs	r3, #0
 800d28a:	4604      	mov	r4, r0
 800d28c:	4608      	mov	r0, r1
 800d28e:	4611      	mov	r1, r2
 800d290:	602b      	str	r3, [r5, #0]
 800d292:	f000 f82b 	bl	800d2ec <_kill>
 800d296:	1c43      	adds	r3, r0, #1
 800d298:	d102      	bne.n	800d2a0 <_kill_r+0x1c>
 800d29a:	682b      	ldr	r3, [r5, #0]
 800d29c:	b103      	cbz	r3, 800d2a0 <_kill_r+0x1c>
 800d29e:	6023      	str	r3, [r4, #0]
 800d2a0:	bd38      	pop	{r3, r4, r5, pc}
 800d2a2:	bf00      	nop
 800d2a4:	200081e8 	.word	0x200081e8

0800d2a8 <_getpid_r>:
 800d2a8:	f000 b810 	b.w	800d2cc <_getpid>

0800d2ac <_close>:
 800d2ac:	4b02      	ldr	r3, [pc, #8]	; (800d2b8 <_close+0xc>)
 800d2ae:	2258      	movs	r2, #88	; 0x58
 800d2b0:	601a      	str	r2, [r3, #0]
 800d2b2:	f04f 30ff 	mov.w	r0, #4294967295
 800d2b6:	4770      	bx	lr
 800d2b8:	200081e8 	.word	0x200081e8

0800d2bc <_fstat>:
 800d2bc:	4b02      	ldr	r3, [pc, #8]	; (800d2c8 <_fstat+0xc>)
 800d2be:	2258      	movs	r2, #88	; 0x58
 800d2c0:	601a      	str	r2, [r3, #0]
 800d2c2:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c6:	4770      	bx	lr
 800d2c8:	200081e8 	.word	0x200081e8

0800d2cc <_getpid>:
 800d2cc:	4b02      	ldr	r3, [pc, #8]	; (800d2d8 <_getpid+0xc>)
 800d2ce:	2258      	movs	r2, #88	; 0x58
 800d2d0:	601a      	str	r2, [r3, #0]
 800d2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800d2d6:	4770      	bx	lr
 800d2d8:	200081e8 	.word	0x200081e8

0800d2dc <_isatty>:
 800d2dc:	4b02      	ldr	r3, [pc, #8]	; (800d2e8 <_isatty+0xc>)
 800d2de:	2258      	movs	r2, #88	; 0x58
 800d2e0:	601a      	str	r2, [r3, #0]
 800d2e2:	2000      	movs	r0, #0
 800d2e4:	4770      	bx	lr
 800d2e6:	bf00      	nop
 800d2e8:	200081e8 	.word	0x200081e8

0800d2ec <_kill>:
 800d2ec:	4b02      	ldr	r3, [pc, #8]	; (800d2f8 <_kill+0xc>)
 800d2ee:	2258      	movs	r2, #88	; 0x58
 800d2f0:	601a      	str	r2, [r3, #0]
 800d2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d2f6:	4770      	bx	lr
 800d2f8:	200081e8 	.word	0x200081e8

0800d2fc <_lseek>:
 800d2fc:	4b02      	ldr	r3, [pc, #8]	; (800d308 <_lseek+0xc>)
 800d2fe:	2258      	movs	r2, #88	; 0x58
 800d300:	601a      	str	r2, [r3, #0]
 800d302:	f04f 30ff 	mov.w	r0, #4294967295
 800d306:	4770      	bx	lr
 800d308:	200081e8 	.word	0x200081e8

0800d30c <_read>:
 800d30c:	4b02      	ldr	r3, [pc, #8]	; (800d318 <_read+0xc>)
 800d30e:	2258      	movs	r2, #88	; 0x58
 800d310:	601a      	str	r2, [r3, #0]
 800d312:	f04f 30ff 	mov.w	r0, #4294967295
 800d316:	4770      	bx	lr
 800d318:	200081e8 	.word	0x200081e8

0800d31c <_sbrk>:
 800d31c:	4a04      	ldr	r2, [pc, #16]	; (800d330 <_sbrk+0x14>)
 800d31e:	6811      	ldr	r1, [r2, #0]
 800d320:	4603      	mov	r3, r0
 800d322:	b909      	cbnz	r1, 800d328 <_sbrk+0xc>
 800d324:	4903      	ldr	r1, [pc, #12]	; (800d334 <_sbrk+0x18>)
 800d326:	6011      	str	r1, [r2, #0]
 800d328:	6810      	ldr	r0, [r2, #0]
 800d32a:	4403      	add	r3, r0
 800d32c:	6013      	str	r3, [r2, #0]
 800d32e:	4770      	bx	lr
 800d330:	200083b8 	.word	0x200083b8
 800d334:	200083c0 	.word	0x200083c0

0800d338 <_write>:
 800d338:	4b02      	ldr	r3, [pc, #8]	; (800d344 <_write+0xc>)
 800d33a:	2258      	movs	r2, #88	; 0x58
 800d33c:	601a      	str	r2, [r3, #0]
 800d33e:	f04f 30ff 	mov.w	r0, #4294967295
 800d342:	4770      	bx	lr
 800d344:	200081e8 	.word	0x200081e8

0800d348 <_exit>:
 800d348:	e7fe      	b.n	800d348 <_exit>
	...

0800d34c <_init>:
 800d34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d34e:	bf00      	nop
 800d350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d352:	bc08      	pop	{r3}
 800d354:	469e      	mov	lr, r3
 800d356:	4770      	bx	lr

0800d358 <_fini>:
 800d358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d35a:	bf00      	nop
 800d35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d35e:	bc08      	pop	{r3}
 800d360:	469e      	mov	lr, r3
 800d362:	4770      	bx	lr
