verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../project_simple_add.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_simple_add.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/simple_add_axi_lite_interface_verilog.v" \
"../../../../project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg.v" \
"../../../../project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/synth_reg_w_init.v" \
"../../../../project_simple_add.gen/sources_1/bd/design_1/ipshared/fddb/hdl/convert_type.v" \
"../../../bd/design_1/ip/design_1_simple_add_0_0/sim/design_1_simple_add_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
