// Seed: 3883208167
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4,
    output wire id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output reg id_9,
    input id_10,
    input id_11,
    input logic id_12,
    output id_13,
    output logic id_14,
    input logic id_15
);
  initial begin
    id_2 = 1;
    for (id_6 = id_15; id_15; id_2 = id_7) begin
      id_9  <= -id_12;
      id_2  <= 1'b0;
      id_13 <= 1'h0;
    end
    id_5[1 : 1'b0] <= 1;
  end
endmodule
