
project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068e4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  08006a78  08006a78  00007a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800706c  0800706c  000091cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800706c  0800706c  0000806c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007074  08007074  000091cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007074  08007074  00008074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007078  08007078  00008078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  0800707c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000674  200001cc  08007248  000091cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000840  08007248  00009840  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b7f3  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024cb  00000000  00000000  000149ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00016ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae4  00000000  00000000  00017d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000126ec  00000000  00000000  00018854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010149  00000000  00000000  0002af40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005d7e1  00000000  00000000  0003b089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009886a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000519c  00000000  00000000  000988b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000d6  00000000  00000000  0009da4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001cc 	.word	0x200001cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006a5c 	.word	0x08006a5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d0 	.word	0x200001d0
 80001cc:	08006a5c 	.word	0x08006a5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_AUTOINJECMODE(ADC_InitStruct->ADC_AutoInjMode));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfRegChannel));

  /*---------------------------- ADCx CFGR Configuration -----------------*/
  /* Get the ADCx CFGR value */
  tmpreg1 = ADCx->CFGR;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	68db      	ldr	r3, [r3, #12]
 8000c5a:	60fb      	str	r3, [r7, #12]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc8 <ADC_Init+0x80>)
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution|                 
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c6c:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	689b      	ldr	r3, [r3, #8]
  ADC_InitStruct->ADC_Resolution|                 
 8000c72:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	68db      	ldr	r3, [r3, #12]
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c78:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_DataAlign|                 
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	691b      	ldr	r3, [r3, #16]
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c7e:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_OverrunMode|        
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	695b      	ldr	r3, [r3, #20]
  ADC_InitStruct->ADC_DataAlign|                 
 8000c84:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_AutoInjMode;
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	699b      	ldr	r3, [r3, #24]
  ADC_InitStruct->ADC_OverrunMode|        
 8000c8a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx CFGR */
  ADCx->CFGR = tmpreg1;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	68fa      	ldr	r2, [r7, #12]
 8000c96:	60da      	str	r2, [r3, #12]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9c:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= ~(uint32_t)(ADC_SQR1_L);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	f023 030f 	bic.w	r3, r3, #15
 8000ca4:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfRegChannel value */
  tmpreg1 |= (uint32_t) (ADC_InitStruct->ADC_NbrOfRegChannel - 1);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	7f1b      	ldrb	r3, [r3, #28]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	461a      	mov	r2, r3
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1; 
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68fa      	ldr	r2, [r7, #12]
 8000cb8:	631a      	str	r2, [r3, #48]	@ 0x30
   
}  
 8000cba:	bf00      	nop
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	fdffc007 	.word	0xfdffc007

08000ccc <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;                 
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2200      	movs	r2, #0
 8000cde:	605a      	str	r2, [r3, #4]
  ADC_InitStruct->ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;         
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  ADC_InitStruct->ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	60da      	str	r2, [r3, #12]
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;                 
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  ADC_InitStruct->ADC_OverrunMode = DISABLE;   
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	615a      	str	r2, [r3, #20]
  ADC_InitStruct->ADC_AutoInjMode = DISABLE;  
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	619a      	str	r2, [r3, #24]
  ADC_InitStruct->ADC_NbrOfRegChannel = 1; 
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2201      	movs	r2, #1
 8000d02:	771a      	strb	r2, [r3, #28]
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d1c:	78fb      	ldrb	r3, [r7, #3]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d006      	beq.n	8000d30 <ADC_Cmd+0x20>
  {
    /* Set the ADEN bit */
    ADCx->CR |= ADC_CR_ADEN;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f043 0201 	orr.w	r2, r3, #1
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral: Set the ADDIS bit */
    ADCx->CR |= ADC_CR_ADDIS;
  }
}
 8000d2e:	e005      	b.n	8000d3c <ADC_Cmd+0x2c>
    ADCx->CR |= ADC_CR_ADDIS;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	f043 0202 	orr.w	r2, r3, #2
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCAL bit */
  ADCx->CR |= ADC_CR_ADCAL;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <ADC_SelectCalibrationMode>:
  *          @arg ADC_CalibrationMode_Single: to select the calibration for single channel
  *          @arg ADC_CalibrationMode_Differential: to select the calibration for differential channel         
  * @retval None
  */
void ADC_SelectCalibrationMode(ADC_TypeDef* ADCx, uint32_t ADC_CalibrationMode)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CALIBRATION_MODE(ADC_CalibrationMode));
  /* Set or Reset the ADCALDIF bit */
  ADCx->CR &= (~ADC_CR_ADCALDIF);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689b      	ldr	r3, [r3, #8]
 8000d76:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADCx->CR |= ADC_CalibrationMode;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	689a      	ldr	r2, [r3, #8]
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	431a      	orrs	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	609a      	str	r2, [r3, #8]

}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b085      	sub	sp, #20
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR & ADC_CR_ADCAL) != (uint32_t)RESET)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	da02      	bge.n	8000db0 <ADC_GetCalibrationStatus+0x1a>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000daa:	2301      	movs	r3, #1
 8000dac:	73fb      	strb	r3, [r7, #15]
 8000dae:	e001      	b.n	8000db4 <ADC_GetCalibrationStatus+0x1e>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <ADC_GetDisableCmdStatus>:
  * @brief  Gets the selected ADC disable command Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC ADC disable command (SET or RESET).
  */
FlagStatus ADC_GetDisableCmdStatus(ADC_TypeDef* ADCx)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b085      	sub	sp, #20
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of ADDIS bit */
  if ((ADCx->CR & ADC_CR_ADDIS) != (uint32_t)RESET)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <ADC_GetDisableCmdStatus+0x1e>
  {
    /* ADDIS bit is set */
    bitstatus = SET;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e001      	b.n	8000de4 <ADC_GetDisableCmdStatus+0x22>
  }
  else
  {
    /* ADDIS bit is reset */
    bitstatus = RESET;
 8000de0:	2300      	movs	r3, #0
 8000de2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADDIS bit status */
  return  bitstatus;
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <ADC_VoltageRegulatorCmd>:
  * @param  NewState: new state of the ADCx Voltage Regulator.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VoltageRegulatorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000df2:	b480      	push	{r7}
 8000df4:	b083      	sub	sp, #12
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* set the intermediate state before moving the ADC voltage regulator 
  from enable state to disable state or from disable state to enable state */
  ADCx->CR &= ~(ADC_CR_ADVREGEN);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	609a      	str	r2, [r3, #8]
  
  if (NewState != DISABLE)
 8000e0a:	78fb      	ldrb	r3, [r7, #3]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d006      	beq.n	8000e1e <ADC_VoltageRegulatorCmd+0x2c>
  {
    /* Set the ADVREGEN bit 0 */
    ADCx->CR |= ADC_CR_ADVREGEN_0;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
  else
  {
    /* Set the ADVREGEN bit 1 */
    ADCx->CR |=ADC_CR_ADVREGEN_1;
  }
}
 8000e1c:	e005      	b.n	8000e2a <ADC_VoltageRegulatorCmd+0x38>
    ADCx->CR |=ADC_CR_ADVREGEN_1;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	609a      	str	r2, [r3, #8]
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <ADC_VrefintCmd>:
  * @param  NewState: new state of the Vrefint.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VrefintCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e4a:	d003      	beq.n	8000e54 <ADC_VrefintCmd+0x1c>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a15      	ldr	r2, [pc, #84]	@ (8000ea4 <ADC_VrefintCmd+0x6c>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d110      	bne.n	8000e76 <ADC_VrefintCmd+0x3e>
  {
    if (NewState != DISABLE)
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <ADC_VrefintCmd+0x30>
    {
      /* Enable the Vrefint channel*/
      ADC1_2->CCR |= ADC12_CCR_VREFEN;
 8000e5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e64:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000e66:	e017      	b.n	8000e98 <ADC_VrefintCmd+0x60>
    }
    else
    {
      /* Disable the Vrefint channel*/
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VREFEN;
 8000e68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e6e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000e72:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000e74:	e010      	b.n	8000e98 <ADC_VrefintCmd+0x60>
    }
  }
  else
  {
    if (NewState != DISABLE)
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d006      	beq.n	8000e8a <ADC_VrefintCmd+0x52>
    {
      /* Enable the Vrefint channel*/
      ADC3_4->CCR |= ADC34_CCR_VREFEN;
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <ADC_VrefintCmd+0x74>)
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	4a0a      	ldr	r2, [pc, #40]	@ (8000eac <ADC_VrefintCmd+0x74>)
 8000e82:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e86:	6093      	str	r3, [r2, #8]
    {
      /* Disable the Vrefint channel*/
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
    }
  }
}
 8000e88:	e006      	b.n	8000e98 <ADC_VrefintCmd+0x60>
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <ADC_VrefintCmd+0x74>)
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	4a07      	ldr	r2, [pc, #28]	@ (8000eac <ADC_VrefintCmd+0x74>)
 8000e90:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000e94:	6093      	str	r3, [r2, #8]
}
 8000e96:	e7ff      	b.n	8000e98 <ADC_VrefintCmd+0x60>
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	50000100 	.word	0x50000100
 8000ea8:	50000300 	.word	0x50000300
 8000eac:	50000700 	.word	0x50000700

08000eb0 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	70fb      	strb	r3, [r7, #3]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	70bb      	strb	r3, [r7, #2]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 8000ed2:	78bb      	ldrb	r3, [r7, #2]
 8000ed4:	2b04      	cmp	r3, #4
 8000ed6:	d821      	bhi.n	8000f1c <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000edc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 8000ede:	78ba      	ldrb	r2, [r7, #2]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	461a      	mov	r2, r3
 8000eea:	231f      	movs	r3, #31
 8000eec:	4093      	lsls	r3, r2
 8000eee:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 8000efa:	78f9      	ldrb	r1, [r7, #3]
 8000efc:	78ba      	ldrb	r2, [r7, #2]
 8000efe:	4613      	mov	r3, r2
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	4413      	add	r3, r2
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f1a:	e074      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 8000f1c:	78bb      	ldrb	r3, [r7, #2]
 8000f1e:	2b09      	cmp	r3, #9
 8000f20:	d823      	bhi.n	8000f6a <ADC_RegularChannelConfig+0xba>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f26:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 8000f28:	78bb      	ldrb	r3, [r7, #2]
 8000f2a:	1f5a      	subs	r2, r3, #5
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	4413      	add	r3, r2
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	461a      	mov	r2, r3
 8000f36:	231f      	movs	r3, #31
 8000f38:	4093      	lsls	r3, r2
 8000f3a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	4013      	ands	r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 8000f46:	78f9      	ldrb	r1, [r7, #3]
 8000f48:	78bb      	ldrb	r3, [r7, #2]
 8000f4a:	1f5a      	subs	r2, r3, #5
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	4413      	add	r3, r2
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	fa01 f303 	lsl.w	r3, r1, r3
 8000f58:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f68:	e04d      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 8000f6a:	78bb      	ldrb	r3, [r7, #2]
 8000f6c:	2b0e      	cmp	r3, #14
 8000f6e:	d825      	bhi.n	8000fbc <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f74:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 8000f76:	78bb      	ldrb	r3, [r7, #2]
 8000f78:	f1a3 020a 	sub.w	r2, r3, #10
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	4413      	add	r3, r2
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	461a      	mov	r2, r3
 8000f86:	231f      	movs	r3, #31
 8000f88:	4093      	lsls	r3, r2
 8000f8a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	4013      	ands	r3, r2
 8000f94:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 8000f96:	78f9      	ldrb	r1, [r7, #3]
 8000f98:	78bb      	ldrb	r3, [r7, #2]
 8000f9a:	f1a3 020a 	sub.w	r2, r3, #10
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	4413      	add	r3, r2
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fba:	e024      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fc0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 8000fc2:	78bb      	ldrb	r3, [r7, #2]
 8000fc4:	f1a3 020f 	sub.w	r2, r3, #15
 8000fc8:	4613      	mov	r3, r2
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	4413      	add	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	231f      	movs	r3, #31
 8000fd4:	4093      	lsls	r3, r2
 8000fd6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 8000fe2:	78f9      	ldrb	r1, [r7, #3]
 8000fe4:	78bb      	ldrb	r3, [r7, #2]
 8000fe6:	f1a3 020f 	sub.w	r2, r3, #15
 8000fea:	4613      	mov	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	2b09      	cmp	r3, #9
 800100a:	d923      	bls.n	8001054 <ADC_RegularChannelConfig+0x1a4>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 8001012:	78fb      	ldrb	r3, [r7, #3]
 8001014:	f1a3 020a 	sub.w	r2, r3, #10
 8001018:	4613      	mov	r3, r2
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	4413      	add	r3, r2
 800101e:	2207      	movs	r2, #7
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	699a      	ldr	r2, [r3, #24]
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	43db      	mvns	r3, r3
 800102e:	401a      	ands	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6999      	ldr	r1, [r3, #24]
 8001038:	7878      	ldrb	r0, [r7, #1]
 800103a:	78fb      	ldrb	r3, [r7, #3]
 800103c:	f1a3 020a 	sub.w	r2, r3, #10
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	fa00 f303 	lsl.w	r3, r0, r3
 800104a:	ea41 0203 	orr.w	r2, r1, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	619a      	str	r2, [r3, #24]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
  }
}
 8001052:	e01f      	b.n	8001094 <ADC_RegularChannelConfig+0x1e4>
    tmpreg1 = ADCx->SMPR1;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	60fb      	str	r3, [r7, #12]
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	1e5a      	subs	r2, r3, #1
 800105e:	4613      	mov	r3, r2
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	4413      	add	r3, r2
 8001064:	2238      	movs	r2, #56	@ 0x38
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	60bb      	str	r3, [r7, #8]
	ADCx->SMPR1 &= ~tmpreg2;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	43db      	mvns	r3, r3
 8001074:	401a      	ands	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	615a      	str	r2, [r3, #20]
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6959      	ldr	r1, [r3, #20]
 800107e:	7878      	ldrb	r0, [r7, #1]
 8001080:	78fa      	ldrb	r2, [r7, #3]
 8001082:	4613      	mov	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4413      	add	r3, r2
 8001088:	fa00 f303 	lsl.w	r3, r0, r3
 800108c:	ea41 0203 	orr.w	r2, r1, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	615a      	str	r2, [r3, #20]
}
 8001094:	bf00      	nop
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f043 0204 	orr.w	r2, r3, #4
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	609a      	str	r2, [r3, #8]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010cc:	b29b      	uxth	r3, r3
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 80010da:	b480      	push	{r7}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
 80010e2:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	4013      	ands	r3, r2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d002      	beq.n	80010fa <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	e001      	b.n	80010fe <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <EXTI_Init>:
  * @retval None
  */
  

void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE_ALL(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8001118:	4b7b      	ldr	r3, [pc, #492]	@ (8001308 <EXTI_Init+0x1fc>)
 800111a:	60fb      	str	r3, [r7, #12]
      
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	799b      	ldrb	r3, [r3, #6]
 8001120:	2b00      	cmp	r3, #0
 8001122:	f000 80d2 	beq.w	80012ca <EXTI_Init+0x1be>
  {
    /* Clear EXTI line configuration */   
    *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));   
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	095b      	lsrs	r3, r3, #5
 800112c:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8001130:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8001134:	015b      	lsls	r3, r3, #5
 8001136:	6819      	ldr	r1, [r3, #0]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 031f 	and.w	r3, r3, #31
 8001140:	2201      	movs	r2, #1
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43da      	mvns	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	095b      	lsrs	r3, r3, #5
 800114e:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8001152:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8001156:	015b      	lsls	r3, r3, #5
 8001158:	4618      	mov	r0, r3
 800115a:	ea01 0302 	and.w	r3, r1, r2
 800115e:	6003      	str	r3, [r0, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->EMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	095b      	lsrs	r3, r3, #5
 8001166:	015a      	lsls	r2, r3, #5
 8001168:	4b68      	ldr	r3, [pc, #416]	@ (800130c <EXTI_Init+0x200>)
 800116a:	4413      	add	r3, r2
 800116c:	6819      	ldr	r1, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 031f 	and.w	r3, r3, #31
 8001176:	2201      	movs	r2, #1
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	43da      	mvns	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	095b      	lsrs	r3, r3, #5
 8001184:	0158      	lsls	r0, r3, #5
 8001186:	4b61      	ldr	r3, [pc, #388]	@ (800130c <EXTI_Init+0x200>)
 8001188:	4403      	add	r3, r0
 800118a:	4618      	mov	r0, r3
 800118c:	ea01 0302 	and.w	r3, r1, r2
 8001190:	6003      	str	r3, [r0, #0]
     
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	791b      	ldrb	r3, [r3, #4]
 8001196:	461a      	mov	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	095b      	lsrs	r3, r3, #5
 800119e:	015b      	lsls	r3, r3, #5
 80011a0:	4413      	add	r3, r2
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	4413      	add	r3, r2
 80011a6:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 031f 	and.w	r3, r3, #31
 80011b4:	2101      	movs	r1, #1
 80011b6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ba:	4619      	mov	r1, r3
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	430a      	orrs	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]
    
    tmp = (uint32_t)EXTI_BASE;
 80011c2:	4b51      	ldr	r3, [pc, #324]	@ (8001308 <EXTI_Init+0x1fc>)
 80011c4:	60fb      	str	r3, [r7, #12]

    /* Clear Rising Falling edge configuration */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	095b      	lsrs	r3, r3, #5
 80011cc:	015a      	lsls	r2, r3, #5
 80011ce:	4b50      	ldr	r3, [pc, #320]	@ (8001310 <EXTI_Init+0x204>)
 80011d0:	4413      	add	r3, r2
 80011d2:	6819      	ldr	r1, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 031f 	and.w	r3, r3, #31
 80011dc:	2201      	movs	r2, #1
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43da      	mvns	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	095b      	lsrs	r3, r3, #5
 80011ea:	0158      	lsls	r0, r3, #5
 80011ec:	4b48      	ldr	r3, [pc, #288]	@ (8001310 <EXTI_Init+0x204>)
 80011ee:	4403      	add	r3, r0
 80011f0:	4618      	mov	r0, r3
 80011f2:	ea01 0302 	and.w	r3, r1, r2
 80011f6:	6003      	str	r3, [r0, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	095b      	lsrs	r3, r3, #5
 80011fe:	015a      	lsls	r2, r3, #5
 8001200:	4b44      	ldr	r3, [pc, #272]	@ (8001314 <EXTI_Init+0x208>)
 8001202:	4413      	add	r3, r2
 8001204:	6819      	ldr	r1, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 031f 	and.w	r3, r3, #31
 800120e:	2201      	movs	r2, #1
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43da      	mvns	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	095b      	lsrs	r3, r3, #5
 800121c:	0158      	lsls	r0, r3, #5
 800121e:	4b3d      	ldr	r3, [pc, #244]	@ (8001314 <EXTI_Init+0x208>)
 8001220:	4403      	add	r3, r0
 8001222:	4618      	mov	r0, r3
 8001224:	ea01 0302 	and.w	r3, r1, r2
 8001228:	6003      	str	r3, [r0, #0]
    
      /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	795b      	ldrb	r3, [r3, #5]
 800122e:	2b10      	cmp	r3, #16
 8001230:	d132      	bne.n	8001298 <EXTI_Init+0x18c>
    {
      /* Rising Falling edge */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	015a      	lsls	r2, r3, #5
 800123a:	4b35      	ldr	r3, [pc, #212]	@ (8001310 <EXTI_Init+0x204>)
 800123c:	4413      	add	r3, r2
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f003 031f 	and.w	r3, r3, #31
 8001248:	2101      	movs	r1, #1
 800124a:	fa01 f303 	lsl.w	r3, r1, r3
 800124e:	4618      	mov	r0, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	095b      	lsrs	r3, r3, #5
 8001256:	0159      	lsls	r1, r3, #5
 8001258:	4b2d      	ldr	r3, [pc, #180]	@ (8001310 <EXTI_Init+0x204>)
 800125a:	440b      	add	r3, r1
 800125c:	4619      	mov	r1, r3
 800125e:	ea42 0300 	orr.w	r3, r2, r0
 8001262:	600b      	str	r3, [r1, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));      
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	095b      	lsrs	r3, r3, #5
 800126a:	015a      	lsls	r2, r3, #5
 800126c:	4b29      	ldr	r3, [pc, #164]	@ (8001314 <EXTI_Init+0x208>)
 800126e:	4413      	add	r3, r2
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 031f 	and.w	r3, r3, #31
 800127a:	2101      	movs	r1, #1
 800127c:	fa01 f303 	lsl.w	r3, r1, r3
 8001280:	4618      	mov	r0, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	095b      	lsrs	r3, r3, #5
 8001288:	0159      	lsls	r1, r3, #5
 800128a:	4b22      	ldr	r3, [pc, #136]	@ (8001314 <EXTI_Init+0x208>)
 800128c:	440b      	add	r3, r1
 800128e:	4619      	mov	r1, r3
 8001290:	ea42 0300 	orr.w	r3, r2, r0
 8001294:	600b      	str	r3, [r1, #0]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
  }
         
}
 8001296:	e030      	b.n	80012fa <EXTI_Init+0x1ee>
      tmp += EXTI_InitStruct->EXTI_Trigger + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	795b      	ldrb	r3, [r3, #5]
 800129c:	461a      	mov	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	095b      	lsrs	r3, r3, #5
 80012a4:	015b      	lsls	r3, r3, #5
 80012a6:	4413      	add	r3, r2
 80012a8:	68fa      	ldr	r2, [r7, #12]
 80012aa:	4413      	add	r3, r2
 80012ac:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 031f 	and.w	r3, r3, #31
 80012ba:	2101      	movs	r1, #1
 80012bc:	fa01 f303 	lsl.w	r3, r1, r3
 80012c0:	4619      	mov	r1, r3
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	430a      	orrs	r2, r1
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	e017      	b.n	80012fa <EXTI_Init+0x1ee>
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	791b      	ldrb	r3, [r3, #4]
 80012ce:	461a      	mov	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	095b      	lsrs	r3, r3, #5
 80012d6:	015b      	lsls	r3, r3, #5
 80012d8:	4413      	add	r3, r2
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	4413      	add	r3, r2
 80012de:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	6819      	ldr	r1, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 031f 	and.w	r3, r3, #31
 80012ec:	2201      	movs	r2, #1
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	43da      	mvns	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	400a      	ands	r2, r1
 80012f8:	601a      	str	r2, [r3, #0]
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	40010400 	.word	0x40010400
 800130c:	40010404 	.word	0x40010404
 8001310:	40010408 	.word	0x40010408
 8001314:	4001040c 	.word	0x4001040c

08001318 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001320:	2300      	movs	r3, #0
 8001322:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_Line) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	095b      	lsrs	r3, r3, #5
 800132c:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 8001330:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8001334:	015b      	lsls	r3, r3, #5
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	f002 021f 	and.w	r2, r2, #31
 800133e:	2101      	movs	r1, #1
 8001340:	fa01 f202 	lsl.w	r2, r1, r2
 8001344:	4013      	ands	r3, r2
 8001346:	60bb      	str	r3, [r7, #8]
 
  if ( (((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + (((EXTI_Line) >> 5 ) * 0x20) )) & (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	095b      	lsrs	r3, r3, #5
 800134c:	015a      	lsls	r2, r3, #5
 800134e:	4b0d      	ldr	r3, [pc, #52]	@ (8001384 <EXTI_GetITStatus+0x6c>)
 8001350:	4413      	add	r3, r2
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	f002 021f 	and.w	r2, r2, #31
 800135a:	2101      	movs	r1, #1
 800135c:	fa01 f202 	lsl.w	r2, r1, r2
 8001360:	4013      	ands	r3, r2
 8001362:	2b00      	cmp	r3, #0
 8001364:	d005      	beq.n	8001372 <EXTI_GetITStatus+0x5a>
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d002      	beq.n	8001372 <EXTI_GetITStatus+0x5a>
  {
    bitstatus = SET;
 800136c:	2301      	movs	r3, #1
 800136e:	73fb      	strb	r3, [r7, #15]
 8001370:	e001      	b.n	8001376 <EXTI_GetITStatus+0x5e>
  }
  else
  {
    bitstatus = RESET;
 8001372:	2300      	movs	r3, #0
 8001374:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001376:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8001378:	4618      	mov	r0, r3
 800137a:	3714      	adds	r7, #20
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	40010414 	.word	0x40010414

08001388 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));
  
  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f003 031f 	and.w	r3, r3, #31
 8001396:	2201      	movs	r2, #1
 8001398:	fa02 f103 	lsl.w	r1, r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	095b      	lsrs	r3, r3, #5
 80013a0:	015a      	lsls	r2, r3, #5
 80013a2:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <EXTI_ClearITPendingBit+0x30>)
 80013a4:	4413      	add	r3, r2
 80013a6:	460a      	mov	r2, r1
 80013a8:	601a      	str	r2, [r3, #0]
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40010414 	.word	0x40010414

080013bc <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 80013bc:	b480      	push	{r7}
 80013be:	b087      	sub	sp, #28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	e07c      	b.n	80014d2 <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80013d8:	2201      	movs	r2, #1
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4013      	ands	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d16b      	bne.n	80014cc <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	791b      	ldrb	r3, [r3, #4]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d003      	beq.n	8001404 <GPIO_Init+0x48>
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	791b      	ldrb	r3, [r3, #4]
 8001400:	2b02      	cmp	r3, #2
 8001402:	d134      	bne.n	800146e <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689a      	ldr	r2, [r3, #8]
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	2103      	movs	r1, #3
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	43db      	mvns	r3, r3
 8001414:	401a      	ands	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	689a      	ldr	r2, [r3, #8]
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	795b      	ldrb	r3, [r3, #5]
 8001422:	4619      	mov	r1, r3
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	fa01 f303 	lsl.w	r3, r1, r3
 800142c:	431a      	orrs	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	889b      	ldrh	r3, [r3, #4]
 8001436:	b29a      	uxth	r2, r3
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	b29b      	uxth	r3, r3
 800143c:	4619      	mov	r1, r3
 800143e:	2301      	movs	r3, #1
 8001440:	408b      	lsls	r3, r1
 8001442:	b29b      	uxth	r3, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	b29b      	uxth	r3, r3
 8001448:	4013      	ands	r3, r2
 800144a:	b29a      	uxth	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	889b      	ldrh	r3, [r3, #4]
 8001454:	b29a      	uxth	r2, r3
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	799b      	ldrb	r3, [r3, #6]
 800145a:	4619      	mov	r1, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	b29b      	uxth	r3, r3
 8001460:	fa01 f303 	lsl.w	r3, r1, r3
 8001464:	b29b      	uxth	r3, r3
 8001466:	4313      	orrs	r3, r2
 8001468:	b29a      	uxth	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	2103      	movs	r1, #3
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	401a      	ands	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	791b      	ldrb	r3, [r3, #4]
 800148c:	4619      	mov	r1, r3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	431a      	orrs	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	68da      	ldr	r2, [r3, #12]
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	2103      	movs	r1, #3
 80014a8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ac:	43db      	mvns	r3, r3
 80014ae:	401a      	ands	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	68da      	ldr	r2, [r3, #12]
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	79db      	ldrb	r3, [r3, #7]
 80014bc:	4619      	mov	r1, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	fa01 f303 	lsl.w	r3, r1, r3
 80014c6:	431a      	orrs	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	3301      	adds	r3, #1
 80014d0:	617b      	str	r3, [r7, #20]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	2b0f      	cmp	r3, #15
 80014d6:	f67f af7f 	bls.w	80013d8 <GPIO_Init+0x1c>
    }
  }
}
 80014da:	bf00      	nop
 80014dc:	bf00      	nop
 80014de:	371c      	adds	r7, #28
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2202      	movs	r2, #2
 8001502:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	71da      	strb	r2, [r3, #7]
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	460b      	mov	r3, r1
 8001526:	807b      	strh	r3, [r7, #2]
 8001528:	4613      	mov	r3, r2
 800152a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));
  
  if (BitVal != Bit_RESET)
 800152c:	787b      	ldrb	r3, [r7, #1]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001532:	887a      	ldrh	r2, [r7, #2]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001538:	e002      	b.n	8001540 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin ;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	887a      	ldrh	r2, [r7, #2]
 800153e:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	807b      	strh	r3, [r7, #2]
 8001558:	4613      	mov	r3, r2
 800155a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001564:	787a      	ldrb	r2, [r7, #1]
 8001566:	887b      	ldrh	r3, [r7, #2]
 8001568:	f003 0307 	and.w	r3, r3, #7
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001574:	887b      	ldrh	r3, [r7, #2]
 8001576:	08db      	lsrs	r3, r3, #3
 8001578:	b29b      	uxth	r3, r3
 800157a:	461a      	mov	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3208      	adds	r2, #8
 8001580:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001584:	887b      	ldrh	r3, [r7, #2]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	210f      	movs	r1, #15
 800158e:	fa01 f303 	lsl.w	r3, r1, r3
 8001592:	43db      	mvns	r3, r3
 8001594:	8879      	ldrh	r1, [r7, #2]
 8001596:	08c9      	lsrs	r1, r1, #3
 8001598:	b289      	uxth	r1, r1
 800159a:	4608      	mov	r0, r1
 800159c:	ea02 0103 	and.w	r1, r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f100 0208 	add.w	r2, r0, #8
 80015a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80015aa:	887b      	ldrh	r3, [r7, #2]
 80015ac:	08db      	lsrs	r3, r3, #3
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	461a      	mov	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	3208      	adds	r2, #8
 80015b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	4313      	orrs	r3, r2
 80015be:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80015c0:	887b      	ldrh	r3, [r7, #2]
 80015c2:	08db      	lsrs	r3, r3, #3
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	461a      	mov	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3208      	adds	r2, #8
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80015d2:	bf00      	nop
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
	...

080015e0 <NVIC_PriorityGroupConfig>:
  *     @note When NVIC_PriorityGroup_0 is selected, it will no be any nested 
  *           interrupt. This interrupts priority is managed only with subpriority.                                    
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80015e8:	4a06      	ldr	r2, [pc, #24]	@ (8001604 <NVIC_PriorityGroupConfig+0x24>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f4:	60d3      	str	r3, [r2, #12]
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001608:	b480      	push	{r7}
 800160a:	b087      	sub	sp, #28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	230f      	movs	r3, #15
 800161a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	78db      	ldrb	r3, [r3, #3]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d03a      	beq.n	800169a <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001624:	4b28      	ldr	r3, [pc, #160]	@ (80016c8 <NVIC_Init+0xc0>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	43db      	mvns	r3, r3
 800162a:	0a1b      	lsrs	r3, r3, #8
 800162c:	f003 0307 	and.w	r3, r3, #7
 8001630:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	f1c3 0304 	rsb	r3, r3, #4
 8001638:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fa22 f303 	lsr.w	r3, r2, r3
 8001642:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	785b      	ldrb	r3, [r3, #1]
 8001648:	461a      	mov	r2, r3
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	789b      	ldrb	r3, [r3, #2]
 8001656:	461a      	mov	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4013      	ands	r3, r2
 800165c:	697a      	ldr	r2, [r7, #20]
 800165e:	4313      	orrs	r3, r2
 8001660:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	011b      	lsls	r3, r3, #4
 8001666:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001668:	4a18      	ldr	r2, [pc, #96]	@ (80016cc <NVIC_Init+0xc4>)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	6979      	ldr	r1, [r7, #20]
 8001670:	b2c9      	uxtb	r1, r1
 8001672:	4413      	add	r3, r2
 8001674:	460a      	mov	r2, r1
 8001676:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001682:	4912      	ldr	r1, [pc, #72]	@ (80016cc <NVIC_Init+0xc4>)
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	7812      	ldrb	r2, [r2, #0]
 8001688:	0952      	lsrs	r2, r2, #5
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800168e:	2201      	movs	r2, #1
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001694:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001698:	e00f      	b.n	80016ba <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80016a2:	490a      	ldr	r1, [pc, #40]	@ (80016cc <NVIC_Init+0xc4>)
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	7812      	ldrb	r2, [r2, #0]
 80016a8:	0952      	lsrs	r2, r2, #5
 80016aa:	b2d2      	uxtb	r2, r2
 80016ac:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80016ae:	2201      	movs	r2, #1
 80016b0:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80016b2:	f100 0320 	add.w	r3, r0, #32
 80016b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016ba:	bf00      	nop
 80016bc:	371c      	adds	r7, #28
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000ed00 	.word	0xe000ed00
 80016cc:	e000e100 	.word	0xe000e100

080016d0 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b08b      	sub	sp, #44	@ 0x2c
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
 80016dc:	2300      	movs	r3, #0
 80016de:	61fb      	str	r3, [r7, #28]
 80016e0:	2300      	movs	r3, #0
 80016e2:	61bb      	str	r3, [r7, #24]
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	2300      	movs	r3, #0
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	2300      	movs	r3, #0
 80016f6:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80016f8:	4b8b      	ldr	r3, [pc, #556]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 030c 	and.w	r3, r3, #12
 8001700:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8001702:	6a3b      	ldr	r3, [r7, #32]
 8001704:	2b08      	cmp	r3, #8
 8001706:	d011      	beq.n	800172c <RCC_GetClocksFreq+0x5c>
 8001708:	6a3b      	ldr	r3, [r7, #32]
 800170a:	2b08      	cmp	r3, #8
 800170c:	d837      	bhi.n	800177e <RCC_GetClocksFreq+0xae>
 800170e:	6a3b      	ldr	r3, [r7, #32]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d003      	beq.n	800171c <RCC_GetClocksFreq+0x4c>
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	2b04      	cmp	r3, #4
 8001718:	d004      	beq.n	8001724 <RCC_GetClocksFreq+0x54>
 800171a:	e030      	b.n	800177e <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a83      	ldr	r2, [pc, #524]	@ (800192c <RCC_GetClocksFreq+0x25c>)
 8001720:	601a      	str	r2, [r3, #0]
      break;
 8001722:	e030      	b.n	8001786 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a81      	ldr	r2, [pc, #516]	@ (800192c <RCC_GetClocksFreq+0x25c>)
 8001728:	601a      	str	r2, [r3, #0]
      break;
 800172a:	e02c      	b.n	8001786 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800172c:	4b7e      	ldr	r3, [pc, #504]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001734:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001736:	4b7c      	ldr	r3, [pc, #496]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800173e:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	0c9b      	lsrs	r3, r3, #18
 8001744:	3302      	adds	r3, #2
 8001746:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d105      	bne.n	800175a <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	4a77      	ldr	r2, [pc, #476]	@ (8001930 <RCC_GetClocksFreq+0x260>)
 8001752:	fb02 f303 	mul.w	r3, r2, r3
 8001756:	627b      	str	r3, [r7, #36]	@ 0x24
 8001758:	e00d      	b.n	8001776 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 800175a:	4b73      	ldr	r3, [pc, #460]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 800175c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175e:	f003 030f 	and.w	r3, r3, #15
 8001762:	3301      	adds	r3, #1
 8001764:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8001766:	4a71      	ldr	r2, [pc, #452]	@ (800192c <RCC_GetClocksFreq+0x25c>)
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fbb2 f2f3 	udiv	r2, r2, r3
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	fb02 f303 	mul.w	r3, r2, r3
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800177a:	601a      	str	r2, [r3, #0]
      break;
 800177c:	e003      	b.n	8001786 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a6a      	ldr	r2, [pc, #424]	@ (800192c <RCC_GetClocksFreq+0x25c>)
 8001782:	601a      	str	r2, [r3, #0]
      break;
 8001784:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001786:	4b68      	ldr	r3, [pc, #416]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800178e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001790:	6a3b      	ldr	r3, [r7, #32]
 8001792:	091b      	lsrs	r3, r3, #4
 8001794:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8001796:	4a67      	ldr	r2, [pc, #412]	@ (8001934 <RCC_GetClocksFreq+0x264>)
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	4413      	add	r3, r2
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	40da      	lsrs	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80017ae:	4b5e      	ldr	r3, [pc, #376]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80017b6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80017be:	4a5d      	ldr	r2, [pc, #372]	@ (8001934 <RCC_GetClocksFreq+0x264>)
 80017c0:	6a3b      	ldr	r3, [r7, #32]
 80017c2:	4413      	add	r3, r2
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	40da      	lsrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80017d6:	4b54      	ldr	r3, [pc, #336]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80017de:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80017e0:	6a3b      	ldr	r3, [r7, #32]
 80017e2:	0adb      	lsrs	r3, r3, #11
 80017e4:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80017e6:	4a53      	ldr	r2, [pc, #332]	@ (8001934 <RCC_GetClocksFreq+0x264>)
 80017e8:	6a3b      	ldr	r3, [r7, #32]
 80017ea:	4413      	add	r3, r2
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685a      	ldr	r2, [r3, #4]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	40da      	lsrs	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 80017fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 8001800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001802:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001806:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001808:	6a3b      	ldr	r3, [r7, #32]
 800180a:	091b      	lsrs	r3, r3, #4
 800180c:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 800180e:	4a4a      	ldr	r2, [pc, #296]	@ (8001938 <RCC_GetClocksFreq+0x268>)
 8001810:	6a3b      	ldr	r3, [r7, #32]
 8001812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001816:	b29b      	uxth	r3, r3
 8001818:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	f003 0310 	and.w	r3, r3, #16
 8001820:	2b00      	cmp	r3, #0
 8001822:	d006      	beq.n	8001832 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8001824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	fbb2 f2f3 	udiv	r2, r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	611a      	str	r2, [r3, #16]
 8001830:	e003      	b.n	800183a <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 800183a:	4b3b      	ldr	r3, [pc, #236]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 800183c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800183e:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8001842:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8001844:	6a3b      	ldr	r3, [r7, #32]
 8001846:	0a5b      	lsrs	r3, r3, #9
 8001848:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 800184a:	4a3b      	ldr	r2, [pc, #236]	@ (8001938 <RCC_GetClocksFreq+0x268>)
 800184c:	6a3b      	ldr	r3, [r7, #32]
 800184e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001852:	b29b      	uxth	r3, r3
 8001854:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	f003 0310 	and.w	r3, r3, #16
 800185c:	2b00      	cmp	r3, #0
 800185e:	d006      	beq.n	800186e <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8001860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	fbb2 f2f3 	udiv	r2, r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	615a      	str	r2, [r3, #20]
 800186c:	e003      	b.n	8001876 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8001876:	4b2c      	ldr	r3, [pc, #176]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0310 	and.w	r3, r3, #16
 800187e:	2b10      	cmp	r3, #16
 8001880:	d003      	beq.n	800188a <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a29      	ldr	r2, [pc, #164]	@ (800192c <RCC_GetClocksFreq+0x25c>)
 8001886:	619a      	str	r2, [r3, #24]
 8001888:	e003      	b.n	8001892 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8001892:	4b25      	ldr	r3, [pc, #148]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0320 	and.w	r3, r3, #32
 800189a:	2b20      	cmp	r3, #32
 800189c:	d003      	beq.n	80018a6 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a22      	ldr	r2, [pc, #136]	@ (800192c <RCC_GetClocksFreq+0x25c>)
 80018a2:	61da      	str	r2, [r3, #28]
 80018a4:	e003      	b.n	80018ae <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80018ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018ba:	d10d      	bne.n	80018d8 <RCC_GetClocksFreq+0x208>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d108      	bne.n	80018d8 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d104      	bne.n	80018d8 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80018ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d0:	005a      	lsls	r2, r3, #1
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	621a      	str	r2, [r3, #32]
 80018d6:	e003      	b.n	80018e0 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	68da      	ldr	r2, [r3, #12]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80018e0:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 80018e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018ec:	d10d      	bne.n	800190a <RCC_GetClocksFreq+0x23a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d108      	bne.n	800190a <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d104      	bne.n	800190a <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8001900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001902:	005a      	lsls	r2, r3, #1
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	625a      	str	r2, [r3, #36]	@ 0x24
 8001908:	e003      	b.n	8001912 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	68da      	ldr	r2, [r3, #12]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8001912:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <RCC_GetClocksFreq+0x258>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10e      	bne.n	800193c <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68da      	ldr	r2, [r3, #12]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	629a      	str	r2, [r3, #40]	@ 0x28
 8001926:	e028      	b.n	800197a <RCC_GetClocksFreq+0x2aa>
 8001928:	40021000 	.word	0x40021000
 800192c:	007a1200 	.word	0x007a1200
 8001930:	003d0900 	.word	0x003d0900
 8001934:	08006af0 	.word	0x08006af0
 8001938:	08006b00 	.word	0x08006b00
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 800193c:	4b6c      	ldr	r3, [pc, #432]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 800193e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001940:	f003 0303 	and.w	r3, r3, #3
 8001944:	2b01      	cmp	r3, #1
 8001946:	d104      	bne.n	8001952 <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001950:	e013      	b.n	800197a <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8001952:	4b67      	ldr	r3, [pc, #412]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d104      	bne.n	8001968 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001964:	629a      	str	r2, [r3, #40]	@ 0x28
 8001966:	e008      	b.n	800197a <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8001968:	4b61      	ldr	r3, [pc, #388]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 800196a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196c:	f003 0303 	and.w	r3, r3, #3
 8001970:	2b03      	cmp	r3, #3
 8001972:	d102      	bne.n	800197a <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a5f      	ldr	r2, [pc, #380]	@ (8001af4 <RCC_GetClocksFreq+0x424>)
 8001978:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 800197a:	4b5d      	ldr	r3, [pc, #372]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d104      	bne.n	8001990 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689a      	ldr	r2, [r3, #8]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800198e:	e021      	b.n	80019d4 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8001990:	4b57      	ldr	r3, [pc, #348]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001994:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800199c:	d104      	bne.n	80019a8 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019a6:	e015      	b.n	80019d4 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80019a8:	4b51      	ldr	r3, [pc, #324]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 80019aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80019b4:	d104      	bne.n	80019c0 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80019bc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019be:	e009      	b.n	80019d4 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80019c0:	4b4b      	ldr	r3, [pc, #300]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 80019c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80019cc:	d102      	bne.n	80019d4 <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a48      	ldr	r2, [pc, #288]	@ (8001af4 <RCC_GetClocksFreq+0x424>)
 80019d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80019d4:	4b46      	ldr	r3, [pc, #280]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d104      	bne.n	80019ea <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80019e8:	e021      	b.n	8001a2e <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80019ea:	4b41      	ldr	r3, [pc, #260]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80019f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80019f6:	d104      	bne.n	8001a02 <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a00:	e015      	b.n	8001a2e <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8001a02:	4b3b      	ldr	r3, [pc, #236]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8001a0a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001a0e:	d104      	bne.n	8001a1a <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a16:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a18:	e009      	b.n	8001a2e <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001a1a:	4b35      	ldr	r3, [pc, #212]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8001a22:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001a26:	d102      	bne.n	8001a2e <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4a32      	ldr	r2, [pc, #200]	@ (8001af4 <RCC_GetClocksFreq+0x424>)
 8001a2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8001a2e:	4b30      	ldr	r3, [pc, #192]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d104      	bne.n	8001a44 <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a42:	e021      	b.n	8001a88 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8001a44:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a48:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001a4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001a50:	d104      	bne.n	8001a5c <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a5a:	e015      	b.n	8001a88 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8001a5c:	4b24      	ldr	r3, [pc, #144]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a60:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001a64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001a68:	d104      	bne.n	8001a74 <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a70:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a72:	e009      	b.n	8001a88 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8001a74:	4b1e      	ldr	r3, [pc, #120]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001a7c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8001a80:	d102      	bne.n	8001a88 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a1b      	ldr	r2, [pc, #108]	@ (8001af4 <RCC_GetClocksFreq+0x424>)
 8001a86:	635a      	str	r2, [r3, #52]	@ 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d104      	bne.n	8001a9e <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	689a      	ldr	r2, [r3, #8]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	639a      	str	r2, [r3, #56]	@ 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 8001a9c:	e021      	b.n	8001ae2 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 8001a9e:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001aa6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001aaa:	d104      	bne.n	8001ab6 <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001ab4:	e015      	b.n	8001ae2 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001abe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001ac2:	d104      	bne.n	8001ace <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001aca:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001acc:	e009      	b.n	8001ae2 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8001ace:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <RCC_GetClocksFreq+0x420>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001ad6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001ada:	d102      	bne.n	8001ae2 <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a05      	ldr	r2, [pc, #20]	@ (8001af4 <RCC_GetClocksFreq+0x424>)
 8001ae0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001ae2:	bf00      	nop
 8001ae4:	372c      	adds	r7, #44	@ 0x2c
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	40021000 	.word	0x40021000
 8001af4:	007a1200 	.word	0x007a1200

08001af8 <RCC_ADCCLKConfig>:
  *     @arg RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128                                  
  *     @arg RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PLLCLK)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PLLCLK));

  tmp = (RCC_PLLCLK >> 28);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	0f1b      	lsrs	r3, r3, #28
 8001b08:	60fb      	str	r3, [r7, #12]
  
  /* Clears ADCPRE34 bits */
  if (tmp != 0)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d006      	beq.n	8001b1e <RCC_ADCCLKConfig+0x26>
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE34;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <RCC_ADCCLKConfig+0x4c>)
 8001b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b14:	4a0b      	ldr	r2, [pc, #44]	@ (8001b44 <RCC_ADCCLKConfig+0x4c>)
 8001b16:	f423 5378 	bic.w	r3, r3, #15872	@ 0x3e00
 8001b1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001b1c:	e005      	b.n	8001b2a <RCC_ADCCLKConfig+0x32>
  }
   /* Clears ADCPRE12 bits */
  else
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <RCC_ADCCLKConfig+0x4c>)
 8001b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b22:	4a08      	ldr	r2, [pc, #32]	@ (8001b44 <RCC_ADCCLKConfig+0x4c>)
 8001b24:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 8001b28:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }
  /* Set ADCPRE bits according to RCC_PLLCLK value */
  RCC->CFGR2 |= RCC_PLLCLK;
 8001b2a:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <RCC_ADCCLKConfig+0x4c>)
 8001b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b2e:	4905      	ldr	r1, [pc, #20]	@ (8001b44 <RCC_ADCCLKConfig+0x4c>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8001b36:	bf00      	nop
 8001b38:	3714      	adds	r7, #20
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000

08001b48 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b54:	78fb      	ldrb	r3, [r7, #3]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d006      	beq.n	8001b68 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b84 <RCC_AHBPeriphClockCmd+0x3c>)
 8001b5c:	695a      	ldr	r2, [r3, #20]
 8001b5e:	4909      	ldr	r1, [pc, #36]	@ (8001b84 <RCC_AHBPeriphClockCmd+0x3c>)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001b66:	e006      	b.n	8001b76 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <RCC_AHBPeriphClockCmd+0x3c>)
 8001b6a:	695a      	ldr	r2, [r3, #20]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	4904      	ldr	r1, [pc, #16]	@ (8001b84 <RCC_AHBPeriphClockCmd+0x3c>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	614b      	str	r3, [r1, #20]
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40021000 	.word	0x40021000

08001b88 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	460b      	mov	r3, r1
 8001b92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001b94:	78fb      	ldrb	r3, [r7, #3]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d006      	beq.n	8001ba8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <RCC_APB2PeriphClockCmd+0x3c>)
 8001b9c:	699a      	ldr	r2, [r3, #24]
 8001b9e:	4909      	ldr	r1, [pc, #36]	@ (8001bc4 <RCC_APB2PeriphClockCmd+0x3c>)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001ba6:	e006      	b.n	8001bb6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <RCC_APB2PeriphClockCmd+0x3c>)
 8001baa:	699a      	ldr	r2, [r3, #24]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	4904      	ldr	r1, [pc, #16]	@ (8001bc4 <RCC_APB2PeriphClockCmd+0x3c>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	618b      	str	r3, [r1, #24]
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	330c      	adds	r3, #12
 8001be0:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	78fa      	ldrb	r2, [r7, #3]
 8001be6:	701a      	strb	r2, [r3, #0]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001c00:	2300      	movs	r3, #0
 8001c02:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	891b      	ldrh	r3, [r3, #8]
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	887b      	ldrh	r3, [r7, #2]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d002      	beq.n	8001c1a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001c14:	2301      	movs	r3, #1
 8001c16:	73fb      	strb	r3, [r7, #15]
 8001c18:	e001      	b.n	8001c1e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <SYSCFG_EXTILineConfig>:
  * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
  *         This parameter can be EXTI_PinSourcex where x can be (0..15)
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	460a      	mov	r2, r1
 8001c36:	71fb      	strb	r3, [r7, #7]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8001c40:	79bb      	ldrb	r3, [r7, #6]
 8001c42:	f003 0303 	and.w	r3, r3, #3
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	220f      	movs	r2, #15
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8001c50:	4a16      	ldr	r2, [pc, #88]	@ (8001cac <SYSCFG_EXTILineConfig+0x80>)
 8001c52:	79bb      	ldrb	r3, [r7, #6]
 8001c54:	089b      	lsrs	r3, r3, #2
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	3302      	adds	r3, #2
 8001c5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	43db      	mvns	r3, r3
 8001c62:	4812      	ldr	r0, [pc, #72]	@ (8001cac <SYSCFG_EXTILineConfig+0x80>)
 8001c64:	79b9      	ldrb	r1, [r7, #6]
 8001c66:	0889      	lsrs	r1, r1, #2
 8001c68:	b2c9      	uxtb	r1, r1
 8001c6a:	401a      	ands	r2, r3
 8001c6c:	1c8b      	adds	r3, r1, #2
 8001c6e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8001c72:	4a0e      	ldr	r2, [pc, #56]	@ (8001cac <SYSCFG_EXTILineConfig+0x80>)
 8001c74:	79bb      	ldrb	r3, [r7, #6]
 8001c76:	089b      	lsrs	r3, r3, #2
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	3302      	adds	r3, #2
 8001c7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c80:	79f9      	ldrb	r1, [r7, #7]
 8001c82:	79bb      	ldrb	r3, [r7, #6]
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	4807      	ldr	r0, [pc, #28]	@ (8001cac <SYSCFG_EXTILineConfig+0x80>)
 8001c90:	79b9      	ldrb	r1, [r7, #6]
 8001c92:	0889      	lsrs	r1, r1, #2
 8001c94:	b2c9      	uxtb	r1, r1
 8001c96:	431a      	orrs	r2, r3
 8001c98:	1c8b      	adds	r3, r1, #2
 8001c9a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40010000 	.word	0x40010000

08001cb0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a2d      	ldr	r2, [pc, #180]	@ (8001d7c <TIM_TimeBaseInit+0xcc>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d00f      	beq.n	8001cec <TIM_TimeBaseInit+0x3c>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a2c      	ldr	r2, [pc, #176]	@ (8001d80 <TIM_TimeBaseInit+0xd0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d00b      	beq.n	8001cec <TIM_TimeBaseInit+0x3c>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cda:	d007      	beq.n	8001cec <TIM_TimeBaseInit+0x3c>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a29      	ldr	r2, [pc, #164]	@ (8001d84 <TIM_TimeBaseInit+0xd4>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d003      	beq.n	8001cec <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a28      	ldr	r2, [pc, #160]	@ (8001d88 <TIM_TimeBaseInit+0xd8>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d108      	bne.n	8001cfe <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001cec:	89fb      	ldrh	r3, [r7, #14]
 8001cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cf2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	885a      	ldrh	r2, [r3, #2]
 8001cf8:	89fb      	ldrh	r3, [r7, #14]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a22      	ldr	r2, [pc, #136]	@ (8001d8c <TIM_TimeBaseInit+0xdc>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00c      	beq.n	8001d20 <TIM_TimeBaseInit+0x70>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a21      	ldr	r2, [pc, #132]	@ (8001d90 <TIM_TimeBaseInit+0xe0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d008      	beq.n	8001d20 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001d0e:	89fb      	ldrh	r3, [r7, #14]
 8001d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d14:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	891a      	ldrh	r2, [r3, #8]
 8001d1a:	89fb      	ldrh	r3, [r7, #14]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	89fa      	ldrh	r2, [r7, #14]
 8001d24:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	881a      	ldrh	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	851a      	strh	r2, [r3, #40]	@ 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a10      	ldr	r2, [pc, #64]	@ (8001d7c <TIM_TimeBaseInit+0xcc>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d00f      	beq.n	8001d5e <TIM_TimeBaseInit+0xae>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a0f      	ldr	r2, [pc, #60]	@ (8001d80 <TIM_TimeBaseInit+0xd0>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d00b      	beq.n	8001d5e <TIM_TimeBaseInit+0xae>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a12      	ldr	r2, [pc, #72]	@ (8001d94 <TIM_TimeBaseInit+0xe4>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d007      	beq.n	8001d5e <TIM_TimeBaseInit+0xae>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a11      	ldr	r2, [pc, #68]	@ (8001d98 <TIM_TimeBaseInit+0xe8>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d003      	beq.n	8001d5e <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a10      	ldr	r2, [pc, #64]	@ (8001d9c <TIM_TimeBaseInit+0xec>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d104      	bne.n	8001d68 <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	7a9b      	ldrb	r3, [r3, #10]
 8001d62:	461a      	mov	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	615a      	str	r2, [r3, #20]
}
 8001d6e:	bf00      	nop
 8001d70:	3714      	adds	r7, #20
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40012c00 	.word	0x40012c00
 8001d80:	40013400 	.word	0x40013400
 8001d84:	40000400 	.word	0x40000400
 8001d88:	40000800 	.word	0x40000800
 8001d8c:	40001000 	.word	0x40001000
 8001d90:	40001400 	.word	0x40001400
 8001d94:	40014000 	.word	0x40014000
 8001d98:	40014400 	.word	0x40014400
 8001d9c:	40014800 	.word	0x40014800

08001da0 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f04f 32ff 	mov.w	r2, #4294967295
 8001dae:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	729a      	strb	r2, [r3, #10]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	460b      	mov	r3, r1
 8001dde:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001de0:	78fb      	ldrb	r3, [r7, #3]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d008      	beq.n	8001df8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001df6:	e007      	b.n	8001e08 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	f023 0301 	bic.w	r3, r3, #1
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	801a      	strh	r2, [r3, #0]
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	f023 0201 	bic.w	r2, r3, #1
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f023 0303 	bic.w	r3, r3, #3
 8001e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f023 0302 	bic.w	r3, r3, #2
 8001e6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	899b      	ldrh	r3, [r3, #12]
 8001e72:	461a      	mov	r2, r3
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	889b      	ldrh	r3, [r3, #4]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a26      	ldr	r2, [pc, #152]	@ (8001f24 <TIM_OC1Init+0x110>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d00f      	beq.n	8001eae <TIM_OC1Init+0x9a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a25      	ldr	r2, [pc, #148]	@ (8001f28 <TIM_OC1Init+0x114>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d00b      	beq.n	8001eae <TIM_OC1Init+0x9a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a24      	ldr	r2, [pc, #144]	@ (8001f2c <TIM_OC1Init+0x118>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d007      	beq.n	8001eae <TIM_OC1Init+0x9a>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a23      	ldr	r2, [pc, #140]	@ (8001f30 <TIM_OC1Init+0x11c>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d003      	beq.n	8001eae <TIM_OC1Init+0x9a>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a22      	ldr	r2, [pc, #136]	@ (8001f34 <TIM_OC1Init+0x120>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d127      	bne.n	8001efe <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f023 0308 	bic.w	r3, r3, #8
 8001eb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	89db      	ldrh	r3, [r3, #14]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	f023 0304 	bic.w	r3, r3, #4
 8001ec8:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	88db      	ldrh	r3, [r3, #6]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001edc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001ee4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	8a1b      	ldrh	r3, [r3, #16]
 8001eea:	461a      	mov	r2, r3
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	8a5b      	ldrh	r3, [r3, #18]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	635a      	str	r2, [r3, #52]	@ 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	621a      	str	r2, [r3, #32]
}
 8001f18:	bf00      	nop
 8001f1a:	371c      	adds	r7, #28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	40012c00 	.word	0x40012c00
 8001f28:	40013400 	.word	0x40013400
 8001f2c:	40014000 	.word	0x40014000
 8001f30:	40014400 	.word	0x40014400
 8001f34:	40014800 	.word	0x40014800

08001f38 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	825a      	strh	r2, [r3, #18]
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f023 0308 	bic.w	r3, r3, #8
 8001fb4:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001fb6:	887b      	ldrh	r3, [r7, #2]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	619a      	str	r2, [r3, #24]
}
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	460b      	mov	r3, r1
 8001fda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d006      	beq.n	8001ff0 <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	645a      	str	r2, [r3, #68]	@ 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001fee:	e005      	b.n	8001ffc <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	460b      	mov	r3, r1
 8002012:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002014:	887b      	ldrh	r3, [r7, #2]
 8002016:	43db      	mvns	r3, r3
 8002018:	b29b      	uxth	r3, r3
 800201a:	461a      	mov	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	611a      	str	r2, [r3, #16]
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8002038:	887b      	ldrh	r3, [r7, #2]
 800203a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800203e:	b29a      	uxth	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8002050:	b480      	push	{r7}
 8002052:	b089      	sub	sp, #36	@ 0x24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	4613      	mov	r3, r2
 800205c:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 800205e:	2300      	movs	r3, #0
 8002060:	61bb      	str	r3, [r7, #24]
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	b29b      	uxth	r3, r3
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	b29b      	uxth	r3, r3
 800207a:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	b2db      	uxtb	r3, r3
 8002080:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8002082:	2201      	movs	r2, #1
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d103      	bne.n	800209a <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	3304      	adds	r3, #4
 8002096:	61fb      	str	r3, [r7, #28]
 8002098:	e005      	b.n	80020a6 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	2b03      	cmp	r3, #3
 800209e:	d102      	bne.n	80020a6 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	3308      	adds	r3, #8
 80020a4:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d006      	beq.n	80020ba <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	6819      	ldr	r1, [r3, #0]
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80020b8:	e006      	b.n	80020c8 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	6819      	ldr	r1, [r3, #0]
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	43da      	mvns	r2, r3
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	400a      	ands	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]
}
 80020c8:	bf00      	nop
 80020ca:	3724      	adds	r7, #36	@ 0x24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80020de:	2300      	movs	r3, #0
 80020e0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69da      	ldr	r2, [r3, #28]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	4013      	ands	r3, r2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d002      	beq.n	80020f4 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 80020ee:	2301      	movs	r3, #1
 80020f0:	73fb      	strb	r3, [r7, #15]
 80020f2:	e001      	b.n	80020f8 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80020f4:	2300      	movs	r3, #0
 80020f6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr

08002106 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8002106:	b480      	push	{r7}
 8002108:	b087      	sub	sp, #28
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
 800210e:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]
 8002118:	2300      	movs	r3, #0
 800211a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800211c:	2300      	movs	r3, #0
 800211e:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	0a1b      	lsrs	r3, r3, #8
 8002126:	b29b      	uxth	r3, r3
 8002128:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8002130:	2201      	movs	r2, #1
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d105      	bne.n	800214c <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	4013      	ands	r3, r2
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	e00d      	b.n	8002168 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d105      	bne.n	800215e <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	4013      	ands	r3, r2
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	e004      	b.n	8002168 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	4013      	ands	r3, r2
 8002166:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	0c1b      	lsrs	r3, r3, #16
 800216c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800216e:	2201      	movs	r2, #1
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69db      	ldr	r3, [r3, #28]
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	4013      	ands	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d005      	beq.n	8002194 <USART_GetITStatus+0x8e>
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 800218e:	2301      	movs	r3, #1
 8002190:	74fb      	strb	r3, [r7, #19]
 8002192:	e001      	b.n	8002198 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8002194:	2300      	movs	r3, #0
 8002196:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8002198:	7cfb      	ldrb	r3, [r7, #19]
}
 800219a:	4618      	mov	r0, r3
 800219c:	371c      	adds	r7, #28
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
	...

080021a8 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80021b2:	79fb      	ldrb	r3, [r7, #7]
 80021b4:	f003 031f 	and.w	r3, r3, #31
 80021b8:	2201      	movs	r2, #1
 80021ba:	fa02 f103 	lsl.w	r1, r2, r3
 80021be:	4a06      	ldr	r2, [pc, #24]	@ (80021d8 <NVIC_EnableIRQ+0x30>)
 80021c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c4:	095b      	lsrs	r3, r3, #5
 80021c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	e000e100 	.word	0xe000e100

080021dc <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	4619      	mov	r1, r3
 80021ec:	4807      	ldr	r0, [pc, #28]	@ (800220c <uart_put_char+0x30>)
 80021ee:	f7ff ff1d 	bl	800202c <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 80021f2:	bf00      	nop
 80021f4:	2180      	movs	r1, #128	@ 0x80
 80021f6:	4805      	ldr	r0, [pc, #20]	@ (800220c <uart_put_char+0x30>)
 80021f8:	f7ff ff6c 	bl	80020d4 <USART_GetFlagStatus>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f8      	beq.n	80021f4 <uart_put_char+0x18>
}
 8002202:	bf00      	nop
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40004400 	.word	0x40004400

08002210 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	e012      	b.n	800224a <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	4413      	add	r3, r2
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b0a      	cmp	r3, #10
 800222e:	d102      	bne.n	8002236 <_write_r+0x26>
            uart_put_char('\r');
 8002230:	200d      	movs	r0, #13
 8002232:	f7ff ffd3 	bl	80021dc <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	4413      	add	r3, r2
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff ffcc 	bl	80021dc <uart_put_char>
    for (n = 0; n < len; n++) {
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	3301      	adds	r3, #1
 8002248:	617b      	str	r3, [r7, #20]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	dbe8      	blt.n	8002224 <_write_r+0x14>
    }

    return len;
 8002252:	683b      	ldr	r3, [r7, #0]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3718      	adds	r7, #24
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8002260:	4915      	ldr	r1, [pc, #84]	@ (80022b8 <USART2_IRQHandler+0x5c>)
 8002262:	4816      	ldr	r0, [pc, #88]	@ (80022bc <USART2_IRQHandler+0x60>)
 8002264:	f7ff ff4f 	bl	8002106 <USART_GetITStatus>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d021      	beq.n	80022b2 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 800226e:	4b13      	ldr	r3, [pc, #76]	@ (80022bc <USART2_IRQHandler+0x60>)
 8002270:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002272:	b299      	uxth	r1, r3
 8002274:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <USART2_IRQHandler+0x64>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	b2d0      	uxtb	r0, r2
 800227e:	4a10      	ldr	r2, [pc, #64]	@ (80022c0 <USART2_IRQHandler+0x64>)
 8002280:	7010      	strb	r0, [r2, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	b2c9      	uxtb	r1, r1
 8002286:	4b0f      	ldr	r3, [pc, #60]	@ (80022c4 <USART2_IRQHandler+0x68>)
 8002288:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 800228a:	4b0f      	ldr	r3, [pc, #60]	@ (80022c8 <USART2_IRQHandler+0x6c>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2bff      	cmp	r3, #255	@ 0xff
 8002292:	d107      	bne.n	80022a4 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8002294:	4b0d      	ldr	r3, [pc, #52]	@ (80022cc <USART2_IRQHandler+0x70>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b2db      	uxtb	r3, r3
 800229a:	3301      	adds	r3, #1
 800229c:	b2da      	uxtb	r2, r3
 800229e:	4b0b      	ldr	r3, [pc, #44]	@ (80022cc <USART2_IRQHandler+0x70>)
 80022a0:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 80022a2:	e006      	b.n	80022b2 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 80022a4:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <USART2_IRQHandler+0x6c>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	3301      	adds	r3, #1
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <USART2_IRQHandler+0x6c>)
 80022b0:	701a      	strb	r2, [r3, #0]
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	00050105 	.word	0x00050105
 80022bc:	40004400 	.word	0x40004400
 80022c0:	200002e8 	.word	0x200002e8
 80022c4:	200001e8 	.word	0x200001e8
 80022c8:	200002ea 	.word	0x200002ea
 80022cc:	200002e9 	.word	0x200002e9

080022d0 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b094      	sub	sp, #80	@ 0x50
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 80022d8:	4b86      	ldr	r3, [pc, #536]	@ (80024f4 <uart_init+0x224>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2100      	movs	r1, #0
 80022e0:	4618      	mov	r0, r3
 80022e2:	f002 fa7b 	bl	80047dc <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 80022e6:	4b83      	ldr	r3, [pc, #524]	@ (80024f4 <uart_init+0x224>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f002 fa74 	bl	80047dc <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 80022f4:	4b80      	ldr	r3, [pc, #512]	@ (80024f8 <uart_init+0x228>)
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	4a7f      	ldr	r2, [pc, #508]	@ (80024f8 <uart_init+0x228>)
 80022fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022fe:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8002300:	4b7d      	ldr	r3, [pc, #500]	@ (80024f8 <uart_init+0x228>)
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	4a7c      	ldr	r2, [pc, #496]	@ (80024f8 <uart_init+0x228>)
 8002306:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800230a:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 800230c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002316:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800231a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 800231c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002326:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800232a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 800232c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002330:	6a1b      	ldr	r3, [r3, #32]
 8002332:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002336:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800233a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 800233c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002346:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800234a:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 800234c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002356:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800235a:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 800235c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002366:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800236a:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 800236c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002370:	889b      	ldrh	r3, [r3, #4]
 8002372:	b29b      	uxth	r3, r3
 8002374:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002378:	f023 030c 	bic.w	r3, r3, #12
 800237c:	b29b      	uxth	r3, r3
 800237e:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002380:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002384:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002388:	8892      	ldrh	r2, [r2, #4]
 800238a:	b292      	uxth	r2, r2
 800238c:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 800238e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002398:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800239c:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 800239e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80023a8:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80023ac:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 80023ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80023b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80023bc:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80023be:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80023c8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80023cc:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 80023ce:	4b4b      	ldr	r3, [pc, #300]	@ (80024fc <uart_init+0x22c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a4a      	ldr	r2, [pc, #296]	@ (80024fc <uart_init+0x22c>)
 80023d4:	f023 0301 	bic.w	r3, r3, #1
 80023d8:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 80023da:	4b48      	ldr	r3, [pc, #288]	@ (80024fc <uart_init+0x22c>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	4a47      	ldr	r2, [pc, #284]	@ (80024fc <uart_init+0x22c>)
 80023e0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023e4:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 80023e6:	4b45      	ldr	r3, [pc, #276]	@ (80024fc <uart_init+0x22c>)
 80023e8:	4a44      	ldr	r2, [pc, #272]	@ (80024fc <uart_init+0x22c>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 80023ee:	4b43      	ldr	r3, [pc, #268]	@ (80024fc <uart_init+0x22c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a42      	ldr	r2, [pc, #264]	@ (80024fc <uart_init+0x22c>)
 80023f4:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80023f8:	f023 030c 	bic.w	r3, r3, #12
 80023fc:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 80023fe:	4b3f      	ldr	r3, [pc, #252]	@ (80024fc <uart_init+0x22c>)
 8002400:	4a3e      	ldr	r2, [pc, #248]	@ (80024fc <uart_init+0x22c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8002406:	4b3d      	ldr	r3, [pc, #244]	@ (80024fc <uart_init+0x22c>)
 8002408:	4a3c      	ldr	r2, [pc, #240]	@ (80024fc <uart_init+0x22c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 800240e:	4b3b      	ldr	r3, [pc, #236]	@ (80024fc <uart_init+0x22c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a3a      	ldr	r2, [pc, #232]	@ (80024fc <uart_init+0x22c>)
 8002414:	f043 030c 	orr.w	r3, r3, #12
 8002418:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 800241a:	4b38      	ldr	r3, [pc, #224]	@ (80024fc <uart_init+0x22c>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	4a37      	ldr	r2, [pc, #220]	@ (80024fc <uart_init+0x22c>)
 8002420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002424:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8002426:	4b35      	ldr	r3, [pc, #212]	@ (80024fc <uart_init+0x22c>)
 8002428:	4a34      	ldr	r2, [pc, #208]	@ (80024fc <uart_init+0x22c>)
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800242e:	2300      	movs	r3, #0
 8002430:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002432:	2300      	movs	r3, #0
 8002434:	647b      	str	r3, [r7, #68]	@ 0x44
 8002436:	2300      	movs	r3, #0
 8002438:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 800243a:	f107 0308 	add.w	r3, r7, #8
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff f946 	bl	80016d0 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8002444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002446:	647b      	str	r3, [r7, #68]	@ 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8002448:	4b2c      	ldr	r3, [pc, #176]	@ (80024fc <uart_init+0x22c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d010      	beq.n	8002476 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8002454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002456:	005a      	lsls	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	fbb2 f3f3 	udiv	r3, r2, r3
 800245e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8002460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	fbb3 f2f2 	udiv	r2, r3, r2
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	fb01 f202 	mul.w	r2, r1, r2
 8002470:	1a9b      	subs	r3, r3, r2
 8002472:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002474:	e00d      	b.n	8002492 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8002476:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	fbb2 f3f3 	udiv	r3, r2, r3
 800247e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      tmpreg  = apbclock % baud;
 8002480:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	fbb3 f2f2 	udiv	r2, r3, r2
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	fb01 f202 	mul.w	r2, r1, r2
 800248e:	1a9b      	subs	r3, r3, r2
 8002490:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    if (tmpreg >=  baud / 2) {
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	085b      	lsrs	r3, r3, #1
 8002496:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002498:	429a      	cmp	r2, r3
 800249a:	d302      	bcc.n	80024a2 <uart_init+0x1d2>
        divider++;
 800249c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800249e:	3301      	adds	r3, #1
 80024a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 80024a2:	4b16      	ldr	r3, [pc, #88]	@ (80024fc <uart_init+0x22c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00b      	beq.n	80024c6 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 80024ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024b0:	085b      	lsrs	r3, r3, #1
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	64bb      	str	r3, [r7, #72]	@ 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 80024b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024ba:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80024be:	4013      	ands	r3, r2
 80024c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80024c2:	4313      	orrs	r3, r2
 80024c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 80024c6:	4b0d      	ldr	r3, [pc, #52]	@ (80024fc <uart_init+0x22c>)
 80024c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024ca:	b292      	uxth	r2, r2
 80024cc:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 80024ce:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <uart_init+0x22c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a0a      	ldr	r2, [pc, #40]	@ (80024fc <uart_init+0x22c>)
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80024da:	2201      	movs	r2, #1
 80024dc:	4908      	ldr	r1, [pc, #32]	@ (8002500 <uart_init+0x230>)
 80024de:	4807      	ldr	r0, [pc, #28]	@ (80024fc <uart_init+0x22c>)
 80024e0:	f7ff fdb6 	bl	8002050 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 80024e4:	2026      	movs	r0, #38	@ 0x26
 80024e6:	f7ff fe5f 	bl	80021a8 <NVIC_EnableIRQ>
}
 80024ea:	bf00      	nop
 80024ec:	3750      	adds	r7, #80	@ 0x50
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	20000010 	.word	0x20000010
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40004400 	.word	0x40004400
 8002500:	00050105 	.word	0x00050105

08002504 <ADC_setup_PA>:
 *      Author: fcadi
 */

#include "ADC.h"

void ADC_setup_PA(void) {
 8002504:	b580      	push	{r7, lr}
 8002506:	b08c      	sub	sp, #48	@ 0x30
 8002508:	af00      	add	r7, sp, #0

	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div8);
 800250a:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 800250e:	f7ff faf3 	bl	8001af8 <RCC_ADCCLKConfig>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 8002512:	2101      	movs	r1, #1
 8002514:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002518:	f7ff fb16 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800251c:	2101      	movs	r1, #1
 800251e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002522:	f7ff fb11 	bl	8001b48 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef gpio;
	GPIO_StructInit(&gpio);
 8002526:	f107 0320 	add.w	r3, r7, #32
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe ffdc 	bl	80014e8 <GPIO_StructInit>
	gpio.GPIO_Pin  = GPIO_Pin_0 | GPIO_Pin_1;
 8002530:	2303      	movs	r3, #3
 8002532:	623b      	str	r3, [r7, #32]
	gpio.GPIO_Mode = GPIO_Mode_AN;
 8002534:	2303      	movs	r3, #3
 8002536:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	GPIO_Init(GPIOA, &gpio);
 8002540:	f107 0320 	add.w	r3, r7, #32
 8002544:	4619      	mov	r1, r3
 8002546:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800254a:	f7fe ff37 	bl	80013bc <GPIO_Init>

	ADC_InitTypeDef adc;
	ADC_StructInit(&adc);  // reset to defaults
 800254e:	463b      	mov	r3, r7
 8002550:	4618      	mov	r0, r3
 8002552:	f7fe fbbb 	bl	8000ccc <ADC_StructInit>
	adc.ADC_ContinuousConvMode    = DISABLE;                     // single conversion
 8002556:	2300      	movs	r3, #0
 8002558:	603b      	str	r3, [r7, #0]
	adc.ADC_Resolution            = ADC_Resolution_12b;          // 12-bit
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
	adc.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0; // SW trigger
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
	adc.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
	adc.ADC_DataAlign             = ADC_DataAlign_Right;         // right alignment
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
	adc.ADC_OverrunMode           = DISABLE;                     // simplest: overwrite off
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
	adc.ADC_AutoInjMode           = DISABLE;                     // no injected group
 800256e:	2300      	movs	r3, #0
 8002570:	61bb      	str	r3, [r7, #24]
	adc.ADC_NbrOfRegChannel       = 1;                           // 1 channel only
 8002572:	2301      	movs	r3, #1
 8002574:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1, &adc);
 8002576:	463b      	mov	r3, r7
 8002578:	4619      	mov	r1, r3
 800257a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800257e:	f7fe fb63 	bl	8000c48 <ADC_Init>

	ADC_VoltageRegulatorCmd(ADC1,ENABLE);
 8002582:	2101      	movs	r1, #1
 8002584:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002588:	f7fe fc33 	bl	8000df2 <ADC_VoltageRegulatorCmd>
	for(uint32_t i = 0; i<10000;i++);
 800258c:	2300      	movs	r3, #0
 800258e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002590:	e002      	b.n	8002598 <ADC_setup_PA+0x94>
 8002592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002594:	3301      	adds	r3, #1
 8002596:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800259a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800259e:	4293      	cmp	r3, r2
 80025a0:	d9f7      	bls.n	8002592 <ADC_setup_PA+0x8e>

	ADC_Cmd(ADC1, ENABLE);
 80025a2:	2101      	movs	r1, #1
 80025a4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025a8:	f7fe fbb2 	bl	8000d10 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 80025ac:	bf00      	nop
 80025ae:	2101      	movs	r1, #1
 80025b0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025b4:	f7fe fd91 	bl	80010da <ADC_GetFlagStatus>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0f7      	beq.n	80025ae <ADC_setup_PA+0xaa>

	ADC_Cmd(ADC1, DISABLE);
 80025be:	2100      	movs	r1, #0
 80025c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025c4:	f7fe fba4 	bl	8000d10 <ADC_Cmd>
	while (ADC_GetDisableCmdStatus(ADC1)) {}
 80025c8:	bf00      	nop
 80025ca:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025ce:	f7fe fbf8 	bl	8000dc2 <ADC_GetDisableCmdStatus>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1f8      	bne.n	80025ca <ADC_setup_PA+0xc6>
	ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 80025d8:	2100      	movs	r1, #0
 80025da:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025de:	f7fe fbc3 	bl	8000d68 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1);
 80025e2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025e6:	f7fe fbaf 	bl	8000d48 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1)) {}
 80025ea:	bf00      	nop
 80025ec:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025f0:	f7fe fbd1 	bl	8000d96 <ADC_GetCalibrationStatus>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f8      	bne.n	80025ec <ADC_setup_PA+0xe8>
	for(uint32_t i = 0; i<100;i++);
 80025fa:	2300      	movs	r3, #0
 80025fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025fe:	e002      	b.n	8002606 <ADC_setup_PA+0x102>
 8002600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002602:	3301      	adds	r3, #1
 8002604:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002608:	2b63      	cmp	r3, #99	@ 0x63
 800260a:	d9f9      	bls.n	8002600 <ADC_setup_PA+0xfc>

	ADC_Cmd(ADC1, ENABLE);
 800260c:	2101      	movs	r1, #1
 800260e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002612:	f7fe fb7d 	bl	8000d10 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 8002616:	bf00      	nop
 8002618:	2101      	movs	r1, #1
 800261a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800261e:	f7fe fd5c 	bl	80010da <ADC_GetFlagStatus>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0f7      	beq.n	8002618 <ADC_setup_PA+0x114>
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	3730      	adds	r7, #48	@ 0x30
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <ADC_measure_PA>:

// --- Measure PA0 (ch=1) or PA1 (ch=2) once ---
uint16_t ADC_measure_PA(uint8_t ch) {
 8002632:	b580      	push	{r7, lr}
 8002634:	b084      	sub	sp, #16
 8002636:	af00      	add	r7, sp, #0
 8002638:	4603      	mov	r3, r0
 800263a:	71fb      	strb	r3, [r7, #7]
	uint32_t channel = (ch == 1) ? ADC_Channel_1 : ADC_Channel_2;      // PA0->ch1, PA1->ch2
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d101      	bne.n	8002646 <ADC_measure_PA+0x14>
 8002642:	2301      	movs	r3, #1
 8002644:	e000      	b.n	8002648 <ADC_measure_PA+0x16>
 8002646:	2302      	movs	r3, #2
 8002648:	60fb      	str	r3, [r7, #12]
	ADC_RegularChannelConfig(ADC1, channel, 1, ADC_SampleTime_1Cycles5); // rank=1, Ts=1.5
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	b2d9      	uxtb	r1, r3
 800264e:	2300      	movs	r3, #0
 8002650:	2201      	movs	r2, #1
 8002652:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002656:	f7fe fc2b 	bl	8000eb0 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1);                                         // start
 800265a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800265e:	f7fe fd1f 	bl	80010a0 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0) {}              // wait EOC
 8002662:	bf00      	nop
 8002664:	2104      	movs	r1, #4
 8002666:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800266a:	f7fe fd36 	bl	80010da <ADC_GetFlagStatus>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f7      	beq.n	8002664 <ADC_measure_PA+0x32>
	return ADC_GetConversionValue(ADC1);                               // 0..4095
 8002674:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002678:	f7fe fd22 	bl	80010c0 <ADC_GetConversionValue>
 800267c:	4603      	mov	r3, r0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <ADC_Setup_VREFEN>:

void ADC_Setup_VREFEN(){
 8002686:	b580      	push	{r7, lr}
 8002688:	b08e      	sub	sp, #56	@ 0x38
 800268a:	af00      	add	r7, sp, #0
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div8);
 800268c:	f44f 70a0 	mov.w	r0, #320	@ 0x140
 8002690:	f7ff fa32 	bl	8001af8 <RCC_ADCCLKConfig>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 8002694:	2101      	movs	r1, #1
 8002696:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800269a:	f7ff fa55 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800269e:	2101      	movs	r1, #1
 80026a0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80026a4:	f7ff fa50 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef gpio;
	GPIO_StructInit(&gpio);
 80026a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fe ff1b 	bl	80014e8 <GPIO_StructInit>
	gpio.GPIO_Pin  = GPIO_Pin_0 | GPIO_Pin_1;
 80026b2:	2303      	movs	r3, #3
 80026b4:	627b      	str	r3, [r7, #36]	@ 0x24
	gpio.GPIO_Mode = GPIO_Mode_AN;
 80026b6:	2303      	movs	r3, #3
 80026b8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	GPIO_Init(GPIOA, &gpio);
 80026c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026c6:	4619      	mov	r1, r3
 80026c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026cc:	f7fe fe76 	bl	80013bc <GPIO_Init>

	ADC_InitTypeDef adc;
	ADC_StructInit(&adc);  // reset to defaults
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fe fafa 	bl	8000ccc <ADC_StructInit>
	adc.ADC_ContinuousConvMode    = DISABLE;                     // single conversion
 80026d8:	2300      	movs	r3, #0
 80026da:	607b      	str	r3, [r7, #4]
	adc.ADC_Resolution            = ADC_Resolution_12b;          // 12-bit
 80026dc:	2300      	movs	r3, #0
 80026de:	60bb      	str	r3, [r7, #8]
	adc.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0; // SW trigger
 80026e0:	2300      	movs	r3, #0
 80026e2:	60fb      	str	r3, [r7, #12]
	adc.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 80026e4:	2300      	movs	r3, #0
 80026e6:	613b      	str	r3, [r7, #16]
	adc.ADC_DataAlign             = ADC_DataAlign_Right;         // right alignment
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]
	adc.ADC_OverrunMode           = DISABLE;                     // simplest: overwrite off
 80026ec:	2300      	movs	r3, #0
 80026ee:	61bb      	str	r3, [r7, #24]
	adc.ADC_AutoInjMode           = DISABLE;                     // no injected group
 80026f0:	2300      	movs	r3, #0
 80026f2:	61fb      	str	r3, [r7, #28]
	adc.ADC_NbrOfRegChannel       = 1;                           // 1 channel only
 80026f4:	2301      	movs	r3, #1
 80026f6:	f887 3020 	strb.w	r3, [r7, #32]
	ADC_Init(ADC1, &adc);
 80026fa:	1d3b      	adds	r3, r7, #4
 80026fc:	4619      	mov	r1, r3
 80026fe:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002702:	f7fe faa1 	bl	8000c48 <ADC_Init>

	ADC_VoltageRegulatorCmd(ADC1,ENABLE);
 8002706:	2101      	movs	r1, #1
 8002708:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800270c:	f7fe fb71 	bl	8000df2 <ADC_VoltageRegulatorCmd>
	for(uint32_t i = 0; i<10000;i++);
 8002710:	2300      	movs	r3, #0
 8002712:	637b      	str	r3, [r7, #52]	@ 0x34
 8002714:	e002      	b.n	800271c <ADC_Setup_VREFEN+0x96>
 8002716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002718:	3301      	adds	r3, #1
 800271a:	637b      	str	r3, [r7, #52]	@ 0x34
 800271c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800271e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002722:	4293      	cmp	r3, r2
 8002724:	d9f7      	bls.n	8002716 <ADC_Setup_VREFEN+0x90>

	ADC_VrefintCmd(ADC1, ENABLE);
 8002726:	2101      	movs	r1, #1
 8002728:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800272c:	f7fe fb84 	bl	8000e38 <ADC_VrefintCmd>
	for(uint32_t i = 0; i<10000;i++);
 8002730:	2300      	movs	r3, #0
 8002732:	633b      	str	r3, [r7, #48]	@ 0x30
 8002734:	e002      	b.n	800273c <ADC_Setup_VREFEN+0xb6>
 8002736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002738:	3301      	adds	r3, #1
 800273a:	633b      	str	r3, [r7, #48]	@ 0x30
 800273c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800273e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002742:	4293      	cmp	r3, r2
 8002744:	d9f7      	bls.n	8002736 <ADC_Setup_VREFEN+0xb0>

	ADC_Cmd(ADC1, ENABLE);
 8002746:	2101      	movs	r1, #1
 8002748:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800274c:	f7fe fae0 	bl	8000d10 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 8002750:	bf00      	nop
 8002752:	2101      	movs	r1, #1
 8002754:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002758:	f7fe fcbf 	bl	80010da <ADC_GetFlagStatus>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f7      	beq.n	8002752 <ADC_Setup_VREFEN+0xcc>

	ADC_Cmd(ADC1, DISABLE);
 8002762:	2100      	movs	r1, #0
 8002764:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002768:	f7fe fad2 	bl	8000d10 <ADC_Cmd>
	while (ADC_GetDisableCmdStatus(ADC1)) {}
 800276c:	bf00      	nop
 800276e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002772:	f7fe fb26 	bl	8000dc2 <ADC_GetDisableCmdStatus>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1f8      	bne.n	800276e <ADC_Setup_VREFEN+0xe8>
	ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 800277c:	2100      	movs	r1, #0
 800277e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002782:	f7fe faf1 	bl	8000d68 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1);
 8002786:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800278a:	f7fe fadd 	bl	8000d48 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1)) {}
 800278e:	bf00      	nop
 8002790:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002794:	f7fe faff 	bl	8000d96 <ADC_GetCalibrationStatus>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f8      	bne.n	8002790 <ADC_Setup_VREFEN+0x10a>
	for(uint32_t i = 0; i<100;i++);
 800279e:	2300      	movs	r3, #0
 80027a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027a2:	e002      	b.n	80027aa <ADC_Setup_VREFEN+0x124>
 80027a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027a6:	3301      	adds	r3, #1
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ac:	2b63      	cmp	r3, #99	@ 0x63
 80027ae:	d9f9      	bls.n	80027a4 <ADC_Setup_VREFEN+0x11e>

	ADC_Cmd(ADC1, ENABLE);
 80027b0:	2101      	movs	r1, #1
 80027b2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80027b6:	f7fe faab 	bl	8000d10 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 80027ba:	bf00      	nop
 80027bc:	2101      	movs	r1, #1
 80027be:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80027c2:	f7fe fc8a 	bl	80010da <ADC_GetFlagStatus>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f7      	beq.n	80027bc <ADC_Setup_VREFEN+0x136>

}
 80027cc:	bf00      	nop
 80027ce:	bf00      	nop
 80027d0:	3738      	adds	r7, #56	@ 0x38
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <ADC_measure_VREF>:

//measures the V_REF
uint16_t ADC_measure_VREF() {
 80027d6:	b580      	push	{r7, lr}
 80027d8:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1, ADC_Channel_18, 1, ADC_SampleTime_2Cycles5); // rank=1, Ts=1.5
 80027da:	2301      	movs	r3, #1
 80027dc:	2201      	movs	r2, #1
 80027de:	2112      	movs	r1, #18
 80027e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80027e4:	f7fe fb64 	bl	8000eb0 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1);                                         // start
 80027e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80027ec:	f7fe fc58 	bl	80010a0 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0) {}              // wait EOC
 80027f0:	bf00      	nop
 80027f2:	2104      	movs	r1, #4
 80027f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80027f8:	f7fe fc6f 	bl	80010da <ADC_GetFlagStatus>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d0f7      	beq.n	80027f2 <ADC_measure_VREF+0x1c>

	return ADC_GetConversionValue(ADC1);                               // 0..4095
 8002802:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002806:	f7fe fc5b 	bl	80010c0 <ADC_GetConversionValue>
 800280a:	4603      	mov	r3, r0
}
 800280c:	4618      	mov	r0, r3
 800280e:	bd80      	pop	{r7, pc}

08002810 <iniEXTIA4>:
#include "interrupt.h"

//Mostly template for now
//Keep in mind to switch the GPIOx port and EXTI_PinSourcex and the EXTI_Linex

void iniEXTIA4(){
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 8002816:	2101      	movs	r1, #1
 8002818:	2001      	movs	r0, #1
 800281a:	f7ff f9b5 	bl	8001b88 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA,EXTI_PinSource4);
 800281e:	2104      	movs	r1, #4
 8002820:	2000      	movs	r0, #0
 8002822:	f7ff fa03 	bl	8001c2c <SYSCFG_EXTILineConfig>
	EXTI_InitTypeDef EXTI_InitStructureUp;
	EXTI_InitStructureUp.EXTI_Line = EXTI_Line4; // line 5 see [RM p. 215]
 8002826:	2304      	movs	r3, #4
 8002828:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructureUp.EXTI_LineCmd = ENABLE;
 800282a:	2301      	movs	r3, #1
 800282c:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStructureUp.EXTI_Mode = EXTI_Mode_Interrupt;
 800282e:	2300      	movs	r3, #0
 8002830:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructureUp.EXTI_Trigger = EXTI_Trigger_Rising;
 8002832:	2308      	movs	r3, #8
 8002834:	737b      	strb	r3, [r7, #13]
	EXTI_Init(&EXTI_InitStructureUp);
 8002836:	f107 0308 	add.w	r3, r7, #8
 800283a:	4618      	mov	r0, r3
 800283c:	f7fe fc66 	bl	800110c <EXTI_Init>

	// setup NVIC
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8002840:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
 8002844:	f7fe fecc 	bl	80015e0 <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef NVIC_InitStructureUp;
	NVIC_InitStructureUp.NVIC_IRQChannel = EXTI4_IRQn;
 8002848:	230a      	movs	r3, #10
 800284a:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructureUp.NVIC_IRQChannelCmd = ENABLE;
 800284c:	2301      	movs	r3, #1
 800284e:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStructureUp.NVIC_IRQChannelPreemptionPriority = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructureUp.NVIC_IRQChannelSubPriority = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStructureUp);
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fed4 	bl	8001608 <NVIC_Init>

}
 8002860:	bf00      	nop
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <EXTI4_IRQHandler>:

// IRQHandler for when the joystick is being pushed upwards
void EXTI4_IRQHandler(void){
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line4) != RESET) {
 800286c:	2004      	movs	r0, #4
 800286e:	f7fe fd53 	bl	8001318 <EXTI_GetITStatus>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <EXTI4_IRQHandler+0x1c>
    	setLed('m');
 8002878:	206d      	movs	r0, #109	@ 0x6d
 800287a:	f000 fc81 	bl	8003180 <setLed>

        EXTI_ClearITPendingBit(EXTI_Line4);
 800287e:	2004      	movs	r0, #4
 8002880:	f7fe fd82 	bl	8001388 <EXTI_ClearITPendingBit>
    }

}
 8002884:	bf00      	nop
 8002886:	bd80      	pop	{r7, pc}

08002888 <initJoystick>:

#include "stm32f30x_conf.h" // STM32 config
#include "30010_io.h" 		// Input/output library for this course


void initJoystick(){
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE);
 800288e:	2101      	movs	r1, #1
 8002890:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002894:	f7ff f958 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE);
 8002898:	2101      	movs	r1, #1
 800289a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800289e:	f7ff f953 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 80028a2:	2101      	movs	r1, #1
 80028a4:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80028a8:	f7ff f94e 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll;

	GPIO_StructInit(&GPIO_InitStructAll);
 80028ac:	463b      	mov	r3, r7
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fe fe1a 	bl	80014e8 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 80028b4:	2300      	movs	r3, #0
 80028b6:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 80028b8:	2302      	movs	r3, #2
 80028ba:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 80028bc:	2310      	movs	r3, #16
 80028be:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructAll);
 80028c0:	463b      	mov	r3, r7
 80028c2:	4619      	mov	r1, r3
 80028c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028c8:	f7fe fd78 	bl	80013bc <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 80028cc:	463b      	mov	r3, r7
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fe fe0a 	bl	80014e8 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 80028d4:	2300      	movs	r3, #0
 80028d6:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 80028d8:	2302      	movs	r3, #2
 80028da:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_0;
 80028dc:	2321      	movs	r3, #33	@ 0x21
 80028de:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 80028e0:	463b      	mov	r3, r7
 80028e2:	4619      	mov	r1, r3
 80028e4:	480a      	ldr	r0, [pc, #40]	@ (8002910 <initJoystick+0x88>)
 80028e6:	f7fe fd69 	bl	80013bc <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll);
 80028ea:	463b      	mov	r3, r7
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fe fdfb 	bl	80014e8 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN;
 80028f2:	2300      	movs	r3, #0
 80028f4:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN;
 80028f6:	2302      	movs	r3, #2
 80028f8:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 80028fa:	2303      	movs	r3, #3
 80028fc:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructAll);
 80028fe:	463b      	mov	r3, r7
 8002900:	4619      	mov	r1, r3
 8002902:	4804      	ldr	r0, [pc, #16]	@ (8002914 <initJoystick+0x8c>)
 8002904:	f7fe fd5a 	bl	80013bc <GPIO_Init>
}
 8002908:	bf00      	nop
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	48000400 	.word	0x48000400
 8002914:	48000800 	.word	0x48000800

08002918 <lcd_transmit_byte>:
#include "charset.h"

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 8002922:	4b14      	ldr	r3, [pc, #80]	@ (8002974 <lcd_transmit_byte+0x5c>)
 8002924:	8a9b      	ldrh	r3, [r3, #20]
 8002926:	b29b      	uxth	r3, r3
 8002928:	4a12      	ldr	r2, [pc, #72]	@ (8002974 <lcd_transmit_byte+0x5c>)
 800292a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800292e:	b29b      	uxth	r3, r3
 8002930:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8002932:	bf00      	nop
 8002934:	2102      	movs	r1, #2
 8002936:	4810      	ldr	r0, [pc, #64]	@ (8002978 <lcd_transmit_byte+0x60>)
 8002938:	f7ff f95c 	bl	8001bf4 <SPI_I2S_GetFlagStatus>
 800293c:	4603      	mov	r3, r0
 800293e:	2b01      	cmp	r3, #1
 8002940:	d1f8      	bne.n	8002934 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 8002942:	79fb      	ldrb	r3, [r7, #7]
 8002944:	4619      	mov	r1, r3
 8002946:	480c      	ldr	r0, [pc, #48]	@ (8002978 <lcd_transmit_byte+0x60>)
 8002948:	f7ff f93e 	bl	8001bc8 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 800294c:	bf00      	nop
 800294e:	2102      	movs	r1, #2
 8002950:	4809      	ldr	r0, [pc, #36]	@ (8002978 <lcd_transmit_byte+0x60>)
 8002952:	f7ff f94f 	bl	8001bf4 <SPI_I2S_GetFlagStatus>
 8002956:	4603      	mov	r3, r0
 8002958:	2b01      	cmp	r3, #1
 800295a:	d1f8      	bne.n	800294e <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 800295c:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <lcd_transmit_byte+0x5c>)
 800295e:	8a9b      	ldrh	r3, [r3, #20]
 8002960:	b29b      	uxth	r3, r3
 8002962:	4a04      	ldr	r2, [pc, #16]	@ (8002974 <lcd_transmit_byte+0x5c>)
 8002964:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002968:	b29b      	uxth	r3, r3
 800296a:	8293      	strh	r3, [r2, #20]
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	48000400 	.word	0x48000400
 8002978:	40003800 	.word	0x40003800

0800297c <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
    int i = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002988:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800298c:	8a9b      	ldrh	r3, [r3, #20]
 800298e:	b29b      	uxth	r3, r3
 8002990:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002998:	b29b      	uxth	r3, r3
 800299a:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 800299c:	2000      	movs	r0, #0
 800299e:	f7ff ffbb 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80029a2:	2010      	movs	r0, #16
 80029a4:	f7ff ffb8 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 80029a8:	20b0      	movs	r0, #176	@ 0xb0
 80029aa:	f7ff ffb5 	bl	8002918 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 80029ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029b2:	8a9b      	ldrh	r3, [r3, #20]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80029ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029be:	b29b      	uxth	r3, r3
 80029c0:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 80029c2:	2300      	movs	r3, #0
 80029c4:	60fb      	str	r3, [r7, #12]
 80029c6:	e009      	b.n	80029dc <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	4413      	add	r3, r2
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ffa1 	bl	8002918 <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	3301      	adds	r3, #1
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2b7f      	cmp	r3, #127	@ 0x7f
 80029e0:	ddf2      	ble.n	80029c8 <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80029e2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80029e6:	8a9b      	ldrh	r3, [r3, #20]
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80029ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 80029f6:	2000      	movs	r0, #0
 80029f8:	f7ff ff8e 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80029fc:	2010      	movs	r0, #16
 80029fe:	f7ff ff8b 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8002a02:	20b1      	movs	r0, #177	@ 0xb1
 8002a04:	f7ff ff88 	bl	8002918 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002a08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002a0c:	8a9b      	ldrh	r3, [r3, #20]
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002a14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8002a1c:	2380      	movs	r3, #128	@ 0x80
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	e009      	b.n	8002a36 <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	4413      	add	r3, r2
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff ff74 	bl	8002918 <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	3301      	adds	r3, #1
 8002a34:	60fb      	str	r3, [r7, #12]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2bff      	cmp	r3, #255	@ 0xff
 8002a3a:	ddf2      	ble.n	8002a22 <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002a3c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002a40:	8a9b      	ldrh	r3, [r3, #20]
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002a48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8002a50:	2000      	movs	r0, #0
 8002a52:	f7ff ff61 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002a56:	2010      	movs	r0, #16
 8002a58:	f7ff ff5e 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8002a5c:	20b2      	movs	r0, #178	@ 0xb2
 8002a5e:	f7ff ff5b 	bl	8002918 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002a62:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002a66:	8a9b      	ldrh	r3, [r3, #20]
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002a6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 8002a76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	e009      	b.n	8002a92 <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	4413      	add	r3, r2
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff ff46 	bl	8002918 <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8002a98:	dbf1      	blt.n	8002a7e <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002a9a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002a9e:	8a9b      	ldrh	r3, [r3, #20]
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002aa6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8002aae:	2000      	movs	r0, #0
 8002ab0:	f7ff ff32 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002ab4:	2010      	movs	r0, #16
 8002ab6:	f7ff ff2f 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 8002aba:	20b3      	movs	r0, #179	@ 0xb3
 8002abc:	f7ff ff2c 	bl	8002918 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002ac0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002ac4:	8a9b      	ldrh	r3, [r3, #20]
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8002ad4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	e009      	b.n	8002af0 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ff17 	bl	8002918 <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	3301      	adds	r3, #1
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002af6:	dbf1      	blt.n	8002adc <lcd_push_buffer+0x160>
    }
}
 8002af8:	bf00      	nop
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <lcd_reset>:

void lcd_reset()
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 8002b0a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002b0e:	8a9b      	ldrh	r3, [r3, #20]
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002b16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 8002b1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002bdc <lcd_reset+0xd8>)
 8002b20:	8a9b      	ldrh	r3, [r3, #20]
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	4a2d      	ldr	r2, [pc, #180]	@ (8002bdc <lcd_reset+0xd8>)
 8002b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 8002b2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002bdc <lcd_reset+0xd8>)
 8002b30:	8a9b      	ldrh	r3, [r3, #20]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	4a29      	ldr	r2, [pc, #164]	@ (8002bdc <lcd_reset+0xd8>)
 8002b36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 8002b3e:	2300      	movs	r3, #0
 8002b40:	607b      	str	r3, [r7, #4]
 8002b42:	e003      	b.n	8002b4c <lcd_reset+0x48>
 8002b44:	bf00      	nop
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	607b      	str	r3, [r7, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f241 2247 	movw	r2, #4679	@ 0x1247
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d9f6      	bls.n	8002b44 <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 8002b56:	4b21      	ldr	r3, [pc, #132]	@ (8002bdc <lcd_reset+0xd8>)
 8002b58:	8a9b      	ldrh	r3, [r3, #20]
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bdc <lcd_reset+0xd8>)
 8002b5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 8002b66:	2300      	movs	r3, #0
 8002b68:	603b      	str	r3, [r7, #0]
 8002b6a:	e003      	b.n	8002b74 <lcd_reset+0x70>
 8002b6c:	bf00      	nop
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	3301      	adds	r3, #1
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	4a1a      	ldr	r2, [pc, #104]	@ (8002be0 <lcd_reset+0xdc>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d9f7      	bls.n	8002b6c <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002b7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002b80:	8a9b      	ldrh	r3, [r3, #20]
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 8002b90:	20ae      	movs	r0, #174	@ 0xae
 8002b92:	f7ff fec1 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 8002b96:	20a2      	movs	r0, #162	@ 0xa2
 8002b98:	f7ff febe 	bl	8002918 <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 8002b9c:	20a0      	movs	r0, #160	@ 0xa0
 8002b9e:	f7ff febb 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 8002ba2:	20c8      	movs	r0, #200	@ 0xc8
 8002ba4:	f7ff feb8 	bl	8002918 <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 8002ba8:	2022      	movs	r0, #34	@ 0x22
 8002baa:	f7ff feb5 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 8002bae:	202f      	movs	r0, #47	@ 0x2f
 8002bb0:	f7ff feb2 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 8002bb4:	2040      	movs	r0, #64	@ 0x40
 8002bb6:	f7ff feaf 	bl	8002918 <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 8002bba:	20af      	movs	r0, #175	@ 0xaf
 8002bbc:	f7ff feac 	bl	8002918 <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 8002bc0:	2081      	movs	r0, #129	@ 0x81
 8002bc2:	f7ff fea9 	bl	8002918 <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 8002bc6:	2017      	movs	r0, #23
 8002bc8:	f7ff fea6 	bl	8002918 <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 8002bcc:	20a6      	movs	r0, #166	@ 0xa6
 8002bce:	f7ff fea3 	bl	8002918 <lcd_transmit_byte>
}
 8002bd2:	bf00      	nop
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	48000400 	.word	0x48000400
 8002be0:	0005f36f 	.word	0x0005f36f

08002be4 <init_spi_lcd>:

void init_spi_lcd() {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8002be8:	4b9d      	ldr	r3, [pc, #628]	@ (8002e60 <init_spi_lcd+0x27c>)
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	4a9c      	ldr	r2, [pc, #624]	@ (8002e60 <init_spi_lcd+0x27c>)
 8002bee:	f443 23c0 	orr.w	r3, r3, #393216	@ 0x60000
 8002bf2:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 8002bf4:	4b9a      	ldr	r3, [pc, #616]	@ (8002e60 <init_spi_lcd+0x27c>)
 8002bf6:	69db      	ldr	r3, [r3, #28]
 8002bf8:	4a99      	ldr	r2, [pc, #612]	@ (8002e60 <init_spi_lcd+0x27c>)
 8002bfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bfe:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8002c00:	4b98      	ldr	r3, [pc, #608]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c04:	4a97      	ldr	r2, [pc, #604]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c06:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002c0a:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 8002c0c:	4b95      	ldr	r3, [pc, #596]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c10:	4a94      	ldr	r2, [pc, #592]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c12:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8002c16:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 8002c18:	4b92      	ldr	r3, [pc, #584]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	4a91      	ldr	r2, [pc, #580]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c1e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002c22:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 8002c24:	4b8f      	ldr	r3, [pc, #572]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	4a8e      	ldr	r2, [pc, #568]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c2a:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8002c2e:	6253      	str	r3, [r2, #36]	@ 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 8002c30:	4b8c      	ldr	r3, [pc, #560]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	4a8b      	ldr	r2, [pc, #556]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c36:	f023 434c 	bic.w	r3, r3, #3422552064	@ 0xcc000000
 8002c3a:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002c3c:	4b89      	ldr	r3, [pc, #548]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	4a88      	ldr	r2, [pc, #544]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c42:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8002c46:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 8002c48:	4b86      	ldr	r3, [pc, #536]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c4a:	889b      	ldrh	r3, [r3, #4]
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	4985      	ldr	r1, [pc, #532]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c50:	f645 73ff 	movw	r3, #24575	@ 0x5fff
 8002c54:	4013      	ands	r3, r2
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002c5a:	4a82      	ldr	r2, [pc, #520]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c5c:	4b81      	ldr	r3, [pc, #516]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c5e:	8892      	ldrh	r2, [r2, #4]
 8002c60:	b292      	uxth	r2, r2
 8002c62:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 8002c64:	4b7f      	ldr	r3, [pc, #508]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a7e      	ldr	r2, [pc, #504]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c6a:	f023 434c 	bic.w	r3, r3, #3422552064	@ 0xcc000000
 8002c6e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002c70:	4b7c      	ldr	r3, [pc, #496]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a7b      	ldr	r2, [pc, #492]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c76:	f043 4308 	orr.w	r3, r3, #2281701376	@ 0x88000000
 8002c7a:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 8002c7c:	4b79      	ldr	r3, [pc, #484]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	4a78      	ldr	r2, [pc, #480]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c82:	f023 434c 	bic.w	r3, r3, #3422552064	@ 0xcc000000
 8002c86:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8002c88:	4b76      	ldr	r3, [pc, #472]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c8a:	4a76      	ldr	r2, [pc, #472]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 8002c90:	4b74      	ldr	r3, [pc, #464]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	4a73      	ldr	r2, [pc, #460]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c96:	f023 2330 	bic.w	r3, r3, #805318656	@ 0x30003000
 8002c9a:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002c9c:	4b71      	ldr	r3, [pc, #452]	@ (8002e64 <init_spi_lcd+0x280>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	4a70      	ldr	r2, [pc, #448]	@ (8002e64 <init_spi_lcd+0x280>)
 8002ca2:	f043 2310 	orr.w	r3, r3, #268439552	@ 0x10001000
 8002ca6:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 8002ca8:	4b6e      	ldr	r3, [pc, #440]	@ (8002e64 <init_spi_lcd+0x280>)
 8002caa:	889b      	ldrh	r3, [r3, #4]
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	4a6d      	ldr	r2, [pc, #436]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002cbc:	4a69      	ldr	r2, [pc, #420]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cbe:	4b69      	ldr	r3, [pc, #420]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cc0:	8892      	ldrh	r2, [r2, #4]
 8002cc2:	b292      	uxth	r2, r2
 8002cc4:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 8002cc6:	4b67      	ldr	r3, [pc, #412]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a66      	ldr	r2, [pc, #408]	@ (8002e64 <init_spi_lcd+0x280>)
 8002ccc:	f023 2330 	bic.w	r3, r3, #805318656	@ 0x30003000
 8002cd0:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002cd2:	4b64      	ldr	r3, [pc, #400]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a63      	ldr	r2, [pc, #396]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cd8:	f043 2310 	orr.w	r3, r3, #268439552	@ 0x10001000
 8002cdc:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 8002cde:	4b61      	ldr	r3, [pc, #388]	@ (8002e64 <init_spi_lcd+0x280>)
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	4a60      	ldr	r2, [pc, #384]	@ (8002e64 <init_spi_lcd+0x280>)
 8002ce4:	f023 2330 	bic.w	r3, r3, #805318656	@ 0x30003000
 8002ce8:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8002cea:	4b5e      	ldr	r3, [pc, #376]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cec:	4a5d      	ldr	r2, [pc, #372]	@ (8002e64 <init_spi_lcd+0x280>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 8002cf2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002cfc:	0c9b      	lsrs	r3, r3, #18
 8002cfe:	049b      	lsls	r3, r3, #18
 8002d00:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002d02:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d10:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 8002d12:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d16:	889b      	ldrh	r3, [r3, #4]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d1e:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8002d22:	f023 0301 	bic.w	r3, r3, #1
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002d2a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d2e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d32:	8892      	ldrh	r2, [r2, #4]
 8002d34:	b292      	uxth	r2, r2
 8002d36:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 8002d38:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d42:	0c9b      	lsrs	r3, r3, #18
 8002d44:	049b      	lsls	r3, r3, #18
 8002d46:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002d48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d56:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 8002d58:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d66:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 8002d68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d72:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8002d76:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 8002d78:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d82:	0c9b      	lsrs	r3, r3, #18
 8002d84:	049b      	lsls	r3, r3, #18
 8002d86:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8002d88:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002d8c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 8002d94:	4b33      	ldr	r3, [pc, #204]	@ (8002e64 <init_spi_lcd+0x280>)
 8002d96:	8a9b      	ldrh	r3, [r3, #20]
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	4a32      	ldr	r2, [pc, #200]	@ (8002e64 <init_spi_lcd+0x280>)
 8002d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 8002da4:	4b30      	ldr	r3, [pc, #192]	@ (8002e68 <init_spi_lcd+0x284>)
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	4a2f      	ldr	r2, [pc, #188]	@ (8002e68 <init_spi_lcd+0x284>)
 8002dac:	f403 5341 	and.w	r3, r3, #12352	@ 0x3040
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 8002db4:	4a2c      	ldr	r2, [pc, #176]	@ (8002e68 <init_spi_lcd+0x284>)
 8002db6:	4b2c      	ldr	r3, [pc, #176]	@ (8002e68 <init_spi_lcd+0x284>)
 8002db8:	8812      	ldrh	r2, [r2, #0]
 8002dba:	b292      	uxth	r2, r2
 8002dbc:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 8002dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8002e68 <init_spi_lcd+0x284>)
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	4a28      	ldr	r2, [pc, #160]	@ (8002e68 <init_spi_lcd+0x284>)
 8002dc6:	f443 7382 	orr.w	r3, r3, #260	@ 0x104
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 8002dce:	4b26      	ldr	r3, [pc, #152]	@ (8002e68 <init_spi_lcd+0x284>)
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	4a24      	ldr	r2, [pc, #144]	@ (8002e68 <init_spi_lcd+0x284>)
 8002dd6:	f043 0302 	orr.w	r3, r3, #2
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 8002dde:	4b22      	ldr	r3, [pc, #136]	@ (8002e68 <init_spi_lcd+0x284>)
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	4a20      	ldr	r2, [pc, #128]	@ (8002e68 <init_spi_lcd+0x284>)
 8002de6:	f043 0301 	orr.w	r3, r3, #1
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 8002dee:	4b1e      	ldr	r3, [pc, #120]	@ (8002e68 <init_spi_lcd+0x284>)
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	4a1c      	ldr	r2, [pc, #112]	@ (8002e68 <init_spi_lcd+0x284>)
 8002df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 8002dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e00:	881b      	ldrh	r3, [r3, #0]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	4a18      	ldr	r2, [pc, #96]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e06:	f043 0308 	orr.w	r3, r3, #8
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 8002e0e:	4a16      	ldr	r2, [pc, #88]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e10:	4b15      	ldr	r3, [pc, #84]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e12:	8812      	ldrh	r2, [r2, #0]
 8002e14:	b292      	uxth	r2, r2
 8002e16:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 8002e18:	4b13      	ldr	r3, [pc, #76]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e1a:	889b      	ldrh	r3, [r3, #4]
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	4a12      	ldr	r2, [pc, #72]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e20:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 8002e28:	4b0f      	ldr	r3, [pc, #60]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e2a:	889b      	ldrh	r3, [r3, #4]
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e30:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 8002e38:	4b0b      	ldr	r3, [pc, #44]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e3a:	8b9b      	ldrh	r3, [r3, #28]
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 8002e48:	4b07      	ldr	r3, [pc, #28]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e4a:	2207      	movs	r2, #7
 8002e4c:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e50:	889b      	ldrh	r3, [r3, #4]
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	4a04      	ldr	r2, [pc, #16]	@ (8002e68 <init_spi_lcd+0x284>)
 8002e56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	e006      	b.n	8002e6c <init_spi_lcd+0x288>
 8002e5e:	bf00      	nop
 8002e60:	40021000 	.word	0x40021000
 8002e64:	48000400 	.word	0x48000400
 8002e68:	40003800 	.word	0x40003800
 8002e6c:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 8002e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e98 <init_spi_lcd+0x2b4>)
 8002e70:	889b      	ldrh	r3, [r3, #4]
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	4a08      	ldr	r2, [pc, #32]	@ (8002e98 <init_spi_lcd+0x2b4>)
 8002e76:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 8002e7e:	4b06      	ldr	r3, [pc, #24]	@ (8002e98 <init_spi_lcd+0x2b4>)
 8002e80:	881b      	ldrh	r3, [r3, #0]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4a04      	ldr	r2, [pc, #16]	@ (8002e98 <init_spi_lcd+0x2b4>)
 8002e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 8002e8e:	f7ff fe39 	bl	8002b04 <lcd_reset>
}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	40003800 	.word	0x40003800

08002e9c <generate_line_buff>:

void generate_line_buff(uint8_t * str, uint8_t * linebuff, uint16_t bufflen){
 8002e9c:	b480      	push	{r7}
 8002e9e:	b087      	sub	sp, #28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	80fb      	strh	r3, [r7, #6]
    uint8_t idx;
    //convert each character to a 5+1 (CHAR_WIDTH) slices and add it to the line buffer
    for(int i = 0; i<bufflen; i++){
 8002eaa:	2300      	movs	r3, #0
 8002eac:	617b      	str	r3, [r7, #20]
 8002eae:	e06d      	b.n	8002f8c <generate_line_buff+0xf0>
        if (str[i] == '\0'){
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	4413      	add	r3, r2
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d06c      	beq.n	8002f96 <generate_line_buff+0xfa>
            break;
        }
        idx = CHAR_WIDTH*i;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	0052      	lsls	r2, r2, #1
 8002ec4:	4413      	add	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	74fb      	strb	r3, [r7, #19]
        linebuff[idx] = character_data[str[i]-0x20][0];
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	4413      	add	r3, r2
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	f1a3 0220 	sub.w	r2, r3, #32
 8002ed6:	7cfb      	ldrb	r3, [r7, #19]
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	4419      	add	r1, r3
 8002edc:	4831      	ldr	r0, [pc, #196]	@ (8002fa4 <generate_line_buff+0x108>)
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	4403      	add	r3, r0
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	700b      	strb	r3, [r1, #0]
        linebuff[idx+1] = character_data[str[i]-0x20][1];
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	4413      	add	r3, r2
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	f1a3 0220 	sub.w	r2, r3, #32
 8002ef6:	7cfb      	ldrb	r3, [r7, #19]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	68b9      	ldr	r1, [r7, #8]
 8002efc:	4419      	add	r1, r3
 8002efe:	4829      	ldr	r0, [pc, #164]	@ (8002fa4 <generate_line_buff+0x108>)
 8002f00:	4613      	mov	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4413      	add	r3, r2
 8002f06:	4403      	add	r3, r0
 8002f08:	3301      	adds	r3, #1
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	700b      	strb	r3, [r1, #0]
        linebuff[idx+2] = character_data[str[i]-0x20][2];
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4413      	add	r3, r2
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	f1a3 0220 	sub.w	r2, r3, #32
 8002f1a:	7cfb      	ldrb	r3, [r7, #19]
 8002f1c:	3302      	adds	r3, #2
 8002f1e:	68b9      	ldr	r1, [r7, #8]
 8002f20:	4419      	add	r1, r3
 8002f22:	4820      	ldr	r0, [pc, #128]	@ (8002fa4 <generate_line_buff+0x108>)
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	4403      	add	r3, r0
 8002f2c:	3302      	adds	r3, #2
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	700b      	strb	r3, [r1, #0]
        linebuff[idx+3] = character_data[str[i]-0x20][3];
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	4413      	add	r3, r2
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	f1a3 0220 	sub.w	r2, r3, #32
 8002f3e:	7cfb      	ldrb	r3, [r7, #19]
 8002f40:	3303      	adds	r3, #3
 8002f42:	68b9      	ldr	r1, [r7, #8]
 8002f44:	4419      	add	r1, r3
 8002f46:	4817      	ldr	r0, [pc, #92]	@ (8002fa4 <generate_line_buff+0x108>)
 8002f48:	4613      	mov	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	4413      	add	r3, r2
 8002f4e:	4403      	add	r3, r0
 8002f50:	3303      	adds	r3, #3
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	700b      	strb	r3, [r1, #0]
        linebuff[idx+4] = character_data[str[i]-0x20][4];
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	f1a3 0220 	sub.w	r2, r3, #32
 8002f62:	7cfb      	ldrb	r3, [r7, #19]
 8002f64:	3304      	adds	r3, #4
 8002f66:	68b9      	ldr	r1, [r7, #8]
 8002f68:	4419      	add	r1, r3
 8002f6a:	480e      	ldr	r0, [pc, #56]	@ (8002fa4 <generate_line_buff+0x108>)
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	4403      	add	r3, r0
 8002f74:	3304      	adds	r3, #4
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	700b      	strb	r3, [r1, #0]
        linebuff[idx+5] = 0x00;
 8002f7a:	7cfb      	ldrb	r3, [r7, #19]
 8002f7c:	3305      	adds	r3, #5
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	4413      	add	r3, r2
 8002f82:	2200      	movs	r2, #0
 8002f84:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i<bufflen; i++){
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	3301      	adds	r3, #1
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	697a      	ldr	r2, [r7, #20]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	db8d      	blt.n	8002eb0 <generate_line_buff+0x14>
    }
}
 8002f94:	e000      	b.n	8002f98 <generate_line_buff+0xfc>
            break;
 8002f96:	bf00      	nop
}
 8002f98:	bf00      	nop
 8002f9a:	371c      	adds	r7, #28
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	08006b1c 	.word	0x08006b1c

08002fa8 <write_line_buff>:

void write_line_buff(uint8_t * linebuff, uint8_t * lcdbuff, uint8_t xoffset, uint8_t yoffset, uint8_t scrollena){
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	4611      	mov	r1, r2
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	71fb      	strb	r3, [r7, #7]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	71bb      	strb	r3, [r7, #6]
    //  y offset refers to the line offset
    //note:     String will be capped, if it is longer than LCD_LINE_SIZE slices (i.e. 1 line)
    //note2:    String will be capped, if it exceeds size of lcdBuffer.
    //note3:    If scrolling is enabled, the LCD line will wrap around when xoffset is large enough.
    //          Otherwise, it will be capped.
    if (scrollena > 0){
 8002fbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d019      	beq.n	8002ffa <write_line_buff+0x52>
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	75fb      	strb	r3, [r7, #23]
 8002fca:	e011      	b.n	8002ff0 <write_line_buff+0x48>
            lcdbuff[idx+yoffset*LCD_LINE_SIZE] = linebuff[(idx + xoffset) & LCD_LINE_BUFF_SIZE-1];
 8002fcc:	7dfa      	ldrb	r2, [r7, #23]
 8002fce:	79fb      	ldrb	r3, [r7, #7]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	68fa      	ldr	r2, [r7, #12]
 8002fd6:	441a      	add	r2, r3
 8002fd8:	7df9      	ldrb	r1, [r7, #23]
 8002fda:	79bb      	ldrb	r3, [r7, #6]
 8002fdc:	01db      	lsls	r3, r3, #7
 8002fde:	440b      	add	r3, r1
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	440b      	add	r3, r1
 8002fe6:	7812      	ldrb	r2, [r2, #0]
 8002fe8:	701a      	strb	r2, [r3, #0]
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 8002fea:	7dfb      	ldrb	r3, [r7, #23]
 8002fec:	3301      	adds	r3, #1
 8002fee:	75fb      	strb	r3, [r7, #23]
 8002ff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	dae9      	bge.n	8002fcc <write_line_buff+0x24>
        }
    }else{
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
    }

}
 8002ff8:	e00c      	b.n	8003014 <write_line_buff+0x6c>
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
 8002ffa:	79fb      	ldrb	r3, [r7, #7]
 8002ffc:	79ba      	ldrb	r2, [r7, #6]
 8002ffe:	01d2      	lsls	r2, r2, #7
 8003000:	4413      	add	r3, r2
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	18d0      	adds	r0, r2, r3
 8003006:	79fb      	ldrb	r3, [r7, #7]
 8003008:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800300c:	461a      	mov	r2, r3
 800300e:	68f9      	ldr	r1, [r7, #12]
 8003010:	f001 fe07 	bl	8004c22 <memcpy>
}
 8003014:	bf00      	nop
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <lcd_write_string>:

void lcd_write_string(uint8_t * str, uint8_t * lcdBuff, uint8_t xoffset, uint8_t yoffset){
 800301c:	b590      	push	{r4, r7, lr}
 800301e:	b0c7      	sub	sp, #284	@ 0x11c
 8003020:	af02      	add	r7, sp, #8
 8003022:	f507 7488 	add.w	r4, r7, #272	@ 0x110
 8003026:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 800302a:	6020      	str	r0, [r4, #0]
 800302c:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8003030:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 8003034:	6001      	str	r1, [r0, #0]
 8003036:	4619      	mov	r1, r3
 8003038:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800303c:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003040:	701a      	strb	r2, [r3, #0]
 8003042:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003046:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800304a:	460a      	mov	r2, r1
 800304c:	701a      	strb	r2, [r3, #0]
    uint8_t lineBuff[256];
    memset(lineBuff,0x00,256);
 800304e:	f107 0310 	add.w	r3, r7, #16
 8003052:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003056:	2100      	movs	r1, #0
 8003058:	4618      	mov	r0, r3
 800305a:	f001 fd75 	bl	8004b48 <memset>
    //render a string and add to the line buffer (256 slices long)
    generate_line_buff(str, lineBuff, 255);
 800305e:	f107 0110 	add.w	r1, r7, #16
 8003062:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003066:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800306a:	22ff      	movs	r2, #255	@ 0xff
 800306c:	6818      	ldr	r0, [r3, #0]
 800306e:	f7ff ff15 	bl	8002e9c <generate_line_buff>
    //add line buffer to LCD buffer at a specific x,y position
    //  (horizontal scrolling is always disabled!)
    write_line_buff(lineBuff, lcdBuff, xoffset, yoffset, 0);
 8003072:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003076:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800307a:	781c      	ldrb	r4, [r3, #0]
 800307c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003080:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003084:	781a      	ldrb	r2, [r3, #0]
 8003086:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800308a:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 800308e:	f107 0010 	add.w	r0, r7, #16
 8003092:	2300      	movs	r3, #0
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	4623      	mov	r3, r4
 8003098:	6809      	ldr	r1, [r1, #0]
 800309a:	f7ff ff85 	bl	8002fa8 <write_line_buff>
}
 800309e:	bf00      	nop
 80030a0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd90      	pop	{r4, r7, pc}

080030a8 <lcd_init_and_print>:
/* Function added to the given lcd file
 * Can be called from main.c with this line before the while(1) loop:
 * lcd_init_and_print();
 */

void lcd_init_and_print(void) {
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
    static uint8_t lcdBuffer[LCD_BUFF_SIZE];	// Frame buffer for LCD

    init_spi_lcd();        // Initialize SPI + GPIOs and reset LCD
 80030ac:	f7ff fd9a 	bl	8002be4 <init_spi_lcd>
    memset(lcdBuffer, 0x00, LCD_BUFF_SIZE);		// Clear buffer
 80030b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030b4:	2100      	movs	r1, #0
 80030b6:	4807      	ldr	r0, [pc, #28]	@ (80030d4 <lcd_init_and_print+0x2c>)
 80030b8:	f001 fd46 	bl	8004b48 <memset>

    lcd_write_string((uint8_t *)buffer, lcdBuffer, 0, 0);
    */

    // Write "Hello" at x=0, y=0
    lcd_write_string((uint8_t *)"Hello", lcdBuffer, 0, 0);
 80030bc:	2300      	movs	r3, #0
 80030be:	2200      	movs	r2, #0
 80030c0:	4904      	ldr	r1, [pc, #16]	@ (80030d4 <lcd_init_and_print+0x2c>)
 80030c2:	4805      	ldr	r0, [pc, #20]	@ (80030d8 <lcd_init_and_print+0x30>)
 80030c4:	f7ff ffaa 	bl	800301c <lcd_write_string>

    // Push buffer content to LCD
    lcd_push_buffer(lcdBuffer);
 80030c8:	4802      	ldr	r0, [pc, #8]	@ (80030d4 <lcd_init_and_print+0x2c>)
 80030ca:	f7ff fc57 	bl	800297c <lcd_push_buffer>
}
 80030ce:	bf00      	nop
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	200002ec 	.word	0x200002ec
 80030d8:	08006a78 	.word	0x08006a78

080030dc <initLed>:
#include "led.h"

// Code needed in main.c is included in the bottom of the file

void initLed() {
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
	// Enable clock for GPIO Ports
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);	// Port A
 80030e2:	2101      	movs	r1, #1
 80030e4:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80030e8:	f7fe fd2e 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);	// Port B
 80030ec:	2101      	movs	r1, #1
 80030ee:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80030f2:	f7fe fd29 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);	// Port C
 80030f6:	2101      	movs	r1, #1
 80030f8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80030fc:	f7fe fd24 	bl	8001b48 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll; 				// Define typedef struct for setting pins


	// Sets PA9 (BLUE) to output
	GPIO_StructInit(&GPIO_InitStructAll);				// Initialize GPIO struct
 8003100:	463b      	mov	r3, r7
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe f9f0 	bl	80014e8 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;		// Set as output
 8003108:	2301      	movs	r3, #1
 800310a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;		// Set as Push-Pull
 800310c:	2300      	movs	r3, #0
 800310e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_9;			// Set so the configuration is on pin 9
 8003110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003114:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;	// Set speed to 2 MHz
 8003116:	2302      	movs	r3, #2
 8003118:	717b      	strb	r3, [r7, #5]
														// For all options see SPL/inc/stm32f30x_gpio.h
	GPIO_Init(GPIOA, &GPIO_InitStructAll); 				// Setup of GPIO with the settings chosen
 800311a:	463b      	mov	r3, r7
 800311c:	4619      	mov	r1, r3
 800311e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003122:	f7fe f94b 	bl	80013bc <GPIO_Init>

	// Sets PB4 (RED) to output
	GPIO_StructInit(&GPIO_InitStructAll);
 8003126:	463b      	mov	r3, r7
 8003128:	4618      	mov	r0, r3
 800312a:	f7fe f9dd 	bl	80014e8 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;
 800312e:	2301      	movs	r3, #1
 8003130:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;
 8003132:	2300      	movs	r3, #0
 8003134:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
 8003136:	2310      	movs	r3, #16
 8003138:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;
 800313a:	2302      	movs	r3, #2
 800313c:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOB, &GPIO_InitStructAll);
 800313e:	463b      	mov	r3, r7
 8003140:	4619      	mov	r1, r3
 8003142:	480d      	ldr	r0, [pc, #52]	@ (8003178 <initLed+0x9c>)
 8003144:	f7fe f93a 	bl	80013bc <GPIO_Init>

	// Sets PC7 (GREEN) to output
	GPIO_StructInit(&GPIO_InitStructAll);
 8003148:	463b      	mov	r3, r7
 800314a:	4618      	mov	r0, r3
 800314c:	f7fe f9cc 	bl	80014e8 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT;
 8003150:	2301      	movs	r3, #1
 8003152:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;
 8003154:	2300      	movs	r3, #0
 8003156:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_7;
 8003158:	2380      	movs	r3, #128	@ 0x80
 800315a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz;
 800315c:	2302      	movs	r3, #2
 800315e:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIO_InitStructAll);
 8003160:	463b      	mov	r3, r7
 8003162:	4619      	mov	r1, r3
 8003164:	4805      	ldr	r0, [pc, #20]	@ (800317c <initLed+0xa0>)
 8003166:	f7fe f929 	bl	80013bc <GPIO_Init>

	// Initialize LED to off
	setLed('d');
 800316a:	2064      	movs	r0, #100	@ 0x64
 800316c:	f000 f808 	bl	8003180 <setLed>
}
 8003170:	bf00      	nop
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	48000400 	.word	0x48000400
 800317c:	48000800 	.word	0x48000800

08003180 <setLed>:

void setLed(char sel) {
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	71fb      	strb	r3, [r7, #7]
	 * Yellow	255	255	0
	 * Cyan:	0	255	255
	 * Magenta:	255	0	255
	 */

	if (sel == 'r') {
 800318a:	79fb      	ldrb	r3, [r7, #7]
 800318c:	2b72      	cmp	r3, #114	@ 0x72
 800318e:	d111      	bne.n	80031b4 <setLed+0x34>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8003190:	2200      	movs	r2, #0
 8003192:	2110      	movs	r1, #16
 8003194:	4852      	ldr	r0, [pc, #328]	@ (80032e0 <setLed+0x160>)
 8003196:	f7fe f9c1 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 800319a:	2201      	movs	r2, #1
 800319c:	2180      	movs	r1, #128	@ 0x80
 800319e:	4851      	ldr	r0, [pc, #324]	@ (80032e4 <setLed+0x164>)
 80031a0:	f7fe f9bc 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 80031a4:	2201      	movs	r2, #1
 80031a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031ae:	f7fe f9b5 	bl	800151c <GPIO_WriteBit>
	} else if (sel == 'd') {
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
	}
}
 80031b2:	e091      	b.n	80032d8 <setLed+0x158>
	} else if (sel == 'g') {
 80031b4:	79fb      	ldrb	r3, [r7, #7]
 80031b6:	2b67      	cmp	r3, #103	@ 0x67
 80031b8:	d111      	bne.n	80031de <setLed+0x5e>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 80031ba:	2201      	movs	r2, #1
 80031bc:	2110      	movs	r1, #16
 80031be:	4848      	ldr	r0, [pc, #288]	@ (80032e0 <setLed+0x160>)
 80031c0:	f7fe f9ac 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 80031c4:	2200      	movs	r2, #0
 80031c6:	2180      	movs	r1, #128	@ 0x80
 80031c8:	4846      	ldr	r0, [pc, #280]	@ (80032e4 <setLed+0x164>)
 80031ca:	f7fe f9a7 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 80031ce:	2201      	movs	r2, #1
 80031d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031d8:	f7fe f9a0 	bl	800151c <GPIO_WriteBit>
}
 80031dc:	e07c      	b.n	80032d8 <setLed+0x158>
	} else if (sel == 'b') {
 80031de:	79fb      	ldrb	r3, [r7, #7]
 80031e0:	2b62      	cmp	r3, #98	@ 0x62
 80031e2:	d111      	bne.n	8003208 <setLed+0x88>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 80031e4:	2201      	movs	r2, #1
 80031e6:	2110      	movs	r1, #16
 80031e8:	483d      	ldr	r0, [pc, #244]	@ (80032e0 <setLed+0x160>)
 80031ea:	f7fe f997 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 80031ee:	2201      	movs	r2, #1
 80031f0:	2180      	movs	r1, #128	@ 0x80
 80031f2:	483c      	ldr	r0, [pc, #240]	@ (80032e4 <setLed+0x164>)
 80031f4:	f7fe f992 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 80031f8:	2200      	movs	r2, #0
 80031fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003202:	f7fe f98b 	bl	800151c <GPIO_WriteBit>
}
 8003206:	e067      	b.n	80032d8 <setLed+0x158>
	} else if (sel == 'c') {
 8003208:	79fb      	ldrb	r3, [r7, #7]
 800320a:	2b63      	cmp	r3, #99	@ 0x63
 800320c:	d111      	bne.n	8003232 <setLed+0xb2>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 800320e:	2201      	movs	r2, #1
 8003210:	2110      	movs	r1, #16
 8003212:	4833      	ldr	r0, [pc, #204]	@ (80032e0 <setLed+0x160>)
 8003214:	f7fe f982 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8003218:	2200      	movs	r2, #0
 800321a:	2180      	movs	r1, #128	@ 0x80
 800321c:	4831      	ldr	r0, [pc, #196]	@ (80032e4 <setLed+0x164>)
 800321e:	f7fe f97d 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 8003222:	2200      	movs	r2, #0
 8003224:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003228:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800322c:	f7fe f976 	bl	800151c <GPIO_WriteBit>
}
 8003230:	e052      	b.n	80032d8 <setLed+0x158>
	} else if (sel == 'm') {
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	2b6d      	cmp	r3, #109	@ 0x6d
 8003236:	d111      	bne.n	800325c <setLed+0xdc>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8003238:	2200      	movs	r2, #0
 800323a:	2110      	movs	r1, #16
 800323c:	4828      	ldr	r0, [pc, #160]	@ (80032e0 <setLed+0x160>)
 800323e:	f7fe f96d 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 8003242:	2201      	movs	r2, #1
 8003244:	2180      	movs	r1, #128	@ 0x80
 8003246:	4827      	ldr	r0, [pc, #156]	@ (80032e4 <setLed+0x164>)
 8003248:	f7fe f968 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 800324c:	2200      	movs	r2, #0
 800324e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003252:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003256:	f7fe f961 	bl	800151c <GPIO_WriteBit>
}
 800325a:	e03d      	b.n	80032d8 <setLed+0x158>
	} else if (sel == 'y') {
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	2b79      	cmp	r3, #121	@ 0x79
 8003260:	d111      	bne.n	8003286 <setLed+0x106>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 8003262:	2200      	movs	r2, #0
 8003264:	2110      	movs	r1, #16
 8003266:	481e      	ldr	r0, [pc, #120]	@ (80032e0 <setLed+0x160>)
 8003268:	f7fe f958 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 800326c:	2200      	movs	r2, #0
 800326e:	2180      	movs	r1, #128	@ 0x80
 8003270:	481c      	ldr	r0, [pc, #112]	@ (80032e4 <setLed+0x164>)
 8003272:	f7fe f953 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 8003276:	2201      	movs	r2, #1
 8003278:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800327c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003280:	f7fe f94c 	bl	800151c <GPIO_WriteBit>
}
 8003284:	e028      	b.n	80032d8 <setLed+0x158>
	} else if (sel == 'w') {
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	2b77      	cmp	r3, #119	@ 0x77
 800328a:	d111      	bne.n	80032b0 <setLed+0x130>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 0);	// red
 800328c:	2200      	movs	r2, #0
 800328e:	2110      	movs	r1, #16
 8003290:	4813      	ldr	r0, [pc, #76]	@ (80032e0 <setLed+0x160>)
 8003292:	f7fe f943 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 0);	// green
 8003296:	2200      	movs	r2, #0
 8003298:	2180      	movs	r1, #128	@ 0x80
 800329a:	4812      	ldr	r0, [pc, #72]	@ (80032e4 <setLed+0x164>)
 800329c:	f7fe f93e 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 0);	// blue
 80032a0:	2200      	movs	r2, #0
 80032a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80032a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032aa:	f7fe f937 	bl	800151c <GPIO_WriteBit>
}
 80032ae:	e013      	b.n	80032d8 <setLed+0x158>
	} else if (sel == 'd') {
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	2b64      	cmp	r3, #100	@ 0x64
 80032b4:	d110      	bne.n	80032d8 <setLed+0x158>
		GPIO_WriteBit(GPIOB, GPIO_Pin_4, 1);	// red
 80032b6:	2201      	movs	r2, #1
 80032b8:	2110      	movs	r1, #16
 80032ba:	4809      	ldr	r0, [pc, #36]	@ (80032e0 <setLed+0x160>)
 80032bc:	f7fe f92e 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, 1);	// green
 80032c0:	2201      	movs	r2, #1
 80032c2:	2180      	movs	r1, #128	@ 0x80
 80032c4:	4807      	ldr	r0, [pc, #28]	@ (80032e4 <setLed+0x164>)
 80032c6:	f7fe f929 	bl	800151c <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, 1);	// blue
 80032ca:	2201      	movs	r2, #1
 80032cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80032d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032d4:	f7fe f922 	bl	800151c <GPIO_WriteBit>
}
 80032d8:	bf00      	nop
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	48000400 	.word	0x48000400
 80032e4:	48000800 	.word	0x48000800

080032e8 <main>:
#include "pwm.h"

#define VREFINT_CAL *((uint16_t*) ((uint32_t) 0x1FFFF7BA)) //calibrated at 3.3V@ 30
static uint8_t lcdBuffer[LCD_BUFF_SIZE];

int main(void) {
 80032e8:	b5b0      	push	{r4, r5, r7, lr}
 80032ea:	b0a6      	sub	sp, #152	@ 0x98
 80032ec:	af04      	add	r7, sp, #16
	uart_init( 9600 ); // Initialize USB serial at 9600 baud
 80032ee:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80032f2:	f7fe ffed 	bl	80022d0 <uart_init>
	initJoystick();
 80032f6:	f7ff fac7 	bl	8002888 <initJoystick>
	initLed();
 80032fa:	f7ff feef 	bl	80030dc <initLed>
	iniEXTIA4();
 80032fe:	f7ff fa87 	bl	8002810 <iniEXTIA4>
	initTimer();
 8003302:	f000 fbe7 	bl	8003ad4 <initTimer>
	lcd_init_and_print();
 8003306:	f7ff fecf 	bl	80030a8 <lcd_init_and_print>
	ADC_setup_PA();
 800330a:	f7ff f8fb 	bl	8002504 <ADC_setup_PA>
	ADC_Setup_VREFEN();
 800330e:	f7ff f9ba 	bl	8002686 <ADC_Setup_VREFEN>
	timer16_pwm_init();
 8003312:	f000 f8f7 	bl	8003504 <timer16_pwm_init>
	timer17_pwm_init();
 8003316:	f000 f9c1 	bl	800369c <timer17_pwm_init>



	//setting initial duty cycle
	int dutyCycle = 100;
 800331a:	2364      	movs	r3, #100	@ 0x64
 800331c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	setDutyCycle(dutyCycle);
 8003320:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8003324:	f000 f96a 	bl	80035fc <setDutyCycle>

	while(1) {

		update_servos();
 8003328:	f000 fa60 	bl	80037ec <update_servos>

		static uint8_t lastDeci = 255;
		uint8_t curDeci = timeData.hundredths / 10;
 800332c:	4b6a      	ldr	r3, [pc, #424]	@ (80034d8 <main+0x1f0>)
 800332e:	78db      	ldrb	r3, [r3, #3]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	4a6a      	ldr	r2, [pc, #424]	@ (80034dc <main+0x1f4>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	08db      	lsrs	r3, r3, #3
 800333a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (curDeci != lastDeci) {
 800333e:	4b68      	ldr	r3, [pc, #416]	@ (80034e0 <main+0x1f8>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8003346:	429a      	cmp	r2, r3
 8003348:	d0ee      	beq.n	8003328 <main+0x40>
			lastDeci = curDeci;
 800334a:	4a65      	ldr	r2, [pc, #404]	@ (80034e0 <main+0x1f8>)
 800334c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003350:	7013      	strb	r3, [r2, #0]

			uint16_t VREF = ADC_measure_VREF();
 8003352:	f7ff fa40 	bl	80027d6 <ADC_measure_VREF>
 8003356:	4603      	mov	r3, r0
 8003358:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
			float V_DDA = 3.3 * VREFINT_CAL / VREF;
 800335c:	4b61      	ldr	r3, [pc, #388]	@ (80034e4 <main+0x1fc>)
 800335e:	881b      	ldrh	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f7fd f8df 	bl	8000524 <__aeabi_i2d>
 8003366:	a35a      	add	r3, pc, #360	@ (adr r3, 80034d0 <main+0x1e8>)
 8003368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336c:	f7fd f944 	bl	80005f8 <__aeabi_dmul>
 8003370:	4602      	mov	r2, r0
 8003372:	460b      	mov	r3, r1
 8003374:	4614      	mov	r4, r2
 8003376:	461d      	mov	r5, r3
 8003378:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800337c:	4618      	mov	r0, r3
 800337e:	f7fd f8d1 	bl	8000524 <__aeabi_i2d>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4620      	mov	r0, r4
 8003388:	4629      	mov	r1, r5
 800338a:	f7fd fa5f 	bl	800084c <__aeabi_ddiv>
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4610      	mov	r0, r2
 8003394:	4619      	mov	r1, r3
 8003396:	f7fd fc07 	bl	8000ba8 <__aeabi_d2f>
 800339a:	4603      	mov	r3, r0
 800339c:	67bb      	str	r3, [r7, #120]	@ 0x78

			uint16_t pa0 = ADC_measure_PA(1);
 800339e:	2001      	movs	r0, #1
 80033a0:	f7ff f947 	bl	8002632 <ADC_measure_PA>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

			// when PWM has a duty cycle of 50 it switches between
			// PA0: 0 and 4080
			// V = 0V and 2.83V

			float Vch0 = (V_DDA *pa0)/ (4095);
 80033aa:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80033ae:	ee07 3a90 	vmov	s15, r3
 80033b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033b6:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80033ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033be:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 80034e8 <main+0x200>
 80033c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033c6:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

			float V_desired = 1.0;
 80033ca:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80033ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
			float error = V_desired - Vch0;
 80033d0:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80033d4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80033d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033dc:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

			float kp = 10; //increase or decrease for faster response
 80033e0:	4b42      	ldr	r3, [pc, #264]	@ (80034ec <main+0x204>)
 80033e2:	667b      	str	r3, [r7, #100]	@ 0x64
			float cp = kp * error; // Proportional controller / might need to make a integral if we desire absolute 1V
 80033e4:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 80033e8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80033ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
			int newDutyCycle = dutyCycle + cp;
 80033f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033f8:	ee07 3a90 	vmov	s15, r3
 80033fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003400:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003404:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003408:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800340c:	ee17 3a90 	vmov	r3, s15
 8003410:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

			// maybe set the boundary conditions to 5 for the lower and 250 for the upper
			//so the duty cycle doesn't die out suddenly

			if(newDutyCycle <= 0){
 8003414:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003418:	2b00      	cmp	r3, #0
 800341a:	dc03      	bgt.n	8003424 <main+0x13c>
				newDutyCycle = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003422:	e006      	b.n	8003432 <main+0x14a>
			} else if (newDutyCycle >= 255){
 8003424:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003428:	2bfe      	cmp	r3, #254	@ 0xfe
 800342a:	dd02      	ble.n	8003432 <main+0x14a>
				newDutyCycle = 255;
 800342c:	23ff      	movs	r3, #255	@ 0xff
 800342e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
			}

			printf("V_meas=%.2f, Error=%.2f, Duty=%d\n", Vch0, error, dutyCycle);
 8003432:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8003434:	f7fd f888 	bl	8000548 <__aeabi_f2d>
 8003438:	4604      	mov	r4, r0
 800343a:	460d      	mov	r5, r1
 800343c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800343e:	f7fd f883 	bl	8000548 <__aeabi_f2d>
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800344a:	9102      	str	r1, [sp, #8]
 800344c:	e9cd 2300 	strd	r2, r3, [sp]
 8003450:	4622      	mov	r2, r4
 8003452:	462b      	mov	r3, r5
 8003454:	4826      	ldr	r0, [pc, #152]	@ (80034f0 <main+0x208>)
 8003456:	f001 f9af 	bl	80047b8 <iprintf>



			setDutyCycle(newDutyCycle);
 800345a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800345e:	f000 f8cd 	bl	80035fc <setDutyCycle>
			dutyCycle = newDutyCycle;
 8003462:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003466:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

			char line0[24], line1[24], line2[24], line3[24];
//			sprintf(line0, "VRef: %4u", VREF);
			sprintf(line1, "Duty cycle: %d", dutyCycle);
 800346a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800346e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003472:	4920      	ldr	r1, [pc, #128]	@ (80034f4 <main+0x20c>)
 8003474:	4618      	mov	r0, r3
 8003476:	f001 fa6d 	bl	8004954 <siprintf>
			sprintf(line2, "PA0: %4u", pa0);
 800347a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800347e:	f107 0318 	add.w	r3, r7, #24
 8003482:	491d      	ldr	r1, [pc, #116]	@ (80034f8 <main+0x210>)
 8003484:	4618      	mov	r0, r3
 8003486:	f001 fa65 	bl	8004954 <siprintf>
			sprintf(line3, "V_meas: %.2f", Vch0);
 800348a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800348c:	f7fd f85c 	bl	8000548 <__aeabi_f2d>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4638      	mov	r0, r7
 8003496:	4919      	ldr	r1, [pc, #100]	@ (80034fc <main+0x214>)
 8003498:	f001 fa5c 	bl	8004954 <siprintf>

//			lcd_write_string((uint8_t *)line0, lcdBuffer, 0, 0);
			lcd_write_string((uint8_t *)line1, lcdBuffer, 0, 1);
 800349c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80034a0:	2301      	movs	r3, #1
 80034a2:	2200      	movs	r2, #0
 80034a4:	4916      	ldr	r1, [pc, #88]	@ (8003500 <main+0x218>)
 80034a6:	f7ff fdb9 	bl	800301c <lcd_write_string>
			lcd_write_string((uint8_t *)line2, lcdBuffer, 0, 2);
 80034aa:	f107 0018 	add.w	r0, r7, #24
 80034ae:	2302      	movs	r3, #2
 80034b0:	2200      	movs	r2, #0
 80034b2:	4913      	ldr	r1, [pc, #76]	@ (8003500 <main+0x218>)
 80034b4:	f7ff fdb2 	bl	800301c <lcd_write_string>
			lcd_write_string((uint8_t *)line3, lcdBuffer, 0, 3);
 80034b8:	4638      	mov	r0, r7
 80034ba:	2303      	movs	r3, #3
 80034bc:	2200      	movs	r2, #0
 80034be:	4910      	ldr	r1, [pc, #64]	@ (8003500 <main+0x218>)
 80034c0:	f7ff fdac 	bl	800301c <lcd_write_string>
			lcd_push_buffer(lcdBuffer);
 80034c4:	480e      	ldr	r0, [pc, #56]	@ (8003500 <main+0x218>)
 80034c6:	f7ff fa59 	bl	800297c <lcd_push_buffer>
	while(1) {
 80034ca:	e72d      	b.n	8003328 <main+0x40>
 80034cc:	f3af 8000 	nop.w
 80034d0:	66666666 	.word	0x66666666
 80034d4:	400a6666 	.word	0x400a6666
 80034d8:	200006ec 	.word	0x200006ec
 80034dc:	cccccccd 	.word	0xcccccccd
 80034e0:	20000000 	.word	0x20000000
 80034e4:	1ffff7ba 	.word	0x1ffff7ba
 80034e8:	457ff000 	.word	0x457ff000
 80034ec:	41200000 	.word	0x41200000
 80034f0:	08006a80 	.word	0x08006a80
 80034f4:	08006aa4 	.word	0x08006aa4
 80034f8:	08006ab4 	.word	0x08006ab4
 80034fc:	08006ac0 	.word	0x08006ac0
 8003500:	200004ec 	.word	0x200004ec

08003504 <timer16_pwm_init>:
#include "pwm.h"

#define SERVO_MIN_US 1000   // ~0°
#define SERVO_MAX_US 2000   // ~180°

void timer16_pwm_init() {
 8003504:	b580      	push	{r7, lr}
 8003506:	b08e      	sub	sp, #56	@ 0x38
 8003508:	af00      	add	r7, sp, #0
	// 1. Enable clocks for TIM16
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 800350a:	2101      	movs	r1, #1
 800350c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003510:	f7fe fb3a 	bl	8001b88 <RCC_APB2PeriphClockCmd>

	// 2. Configuring GPIO PA12
	GPIO_set_AF1_PA12();
 8003514:	f000 f84c 	bl	80035b0 <GPIO_set_AF1_PA12>

	// 3. Timer
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 8003518:	f107 0318 	add.w	r3, r7, #24
 800351c:	4618      	mov	r0, r3
 800351e:	f7fe fc3f 	bl	8001da0 <TIM_TimeBaseStructInit>

	// From Table 23 in the datasheet APB2 clock frequency is 72MHz
	uint32_t timer_clock = 72000000;
 8003522:	4b21      	ldr	r3, [pc, #132]	@ (80035a8 <timer16_pwm_init+0xa4>)
 8003524:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t PWM_freq = 10000; // 10 kHz
 8003526:	f242 7310 	movw	r3, #10000	@ 0x2710
 800352a:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t PWM_steps = 256;
 800352c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003530:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t fCK = PWM_freq * PWM_steps;
 8003532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003534:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003536:	fb02 f303 	mul.w	r3, r2, r3
 800353a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t prescaler = (timer_clock / fCK) - 1;
 800353c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800353e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003540:	fbb2 f3f3 	udiv	r3, r2, r3
 8003544:	b29b      	uxth	r3, r3
 8003546:	3b01      	subs	r3, #1
 8003548:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t period = PWM_steps - 1;
 800354a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800354c:	b29b      	uxth	r3, r3
 800354e:	3b01      	subs	r3, #1
 8003550:	84bb      	strh	r3, [r7, #36]	@ 0x24

	TIM_InitStructure.TIM_Prescaler = prescaler;
 8003552:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003554:	833b      	strh	r3, [r7, #24]
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003556:	2300      	movs	r3, #0
 8003558:	837b      	strh	r3, [r7, #26]
	TIM_InitStructure.TIM_Period = period;
 800355a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800355c:	61fb      	str	r3, [r7, #28]
	TIM_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800355e:	2300      	movs	r3, #0
 8003560:	843b      	strh	r3, [r7, #32]
	TIM_TimeBaseInit(TIM16, &TIM_InitStructure);
 8003562:	f107 0318 	add.w	r3, r7, #24
 8003566:	4619      	mov	r1, r3
 8003568:	4810      	ldr	r0, [pc, #64]	@ (80035ac <timer16_pwm_init+0xa8>)
 800356a:	f7fe fba1 	bl	8001cb0 <TIM_TimeBaseInit>

	// 4. Configure PWM
	TIM_OCInitTypeDef OCInitStruct;
	TIM_OCStructInit(&OCInitStruct);
 800356e:	1d3b      	adds	r3, r7, #4
 8003570:	4618      	mov	r0, r3
 8003572:	f7fe fce1 	bl	8001f38 <TIM_OCStructInit>
	OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8003576:	2360      	movs	r3, #96	@ 0x60
 8003578:	607b      	str	r3, [r7, #4]
	OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 800357a:	2301      	movs	r3, #1
 800357c:	813b      	strh	r3, [r7, #8]

	// 5.
	TIM_OC1Init(TIM16, &OCInitStruct);
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	4619      	mov	r1, r3
 8003582:	480a      	ldr	r0, [pc, #40]	@ (80035ac <timer16_pwm_init+0xa8>)
 8003584:	f7fe fc46 	bl	8001e14 <TIM_OC1Init>

	// 6.
	TIM_OC1PreloadConfig(TIM16, TIM_OCPreload_Enable);
 8003588:	2108      	movs	r1, #8
 800358a:	4808      	ldr	r0, [pc, #32]	@ (80035ac <timer16_pwm_init+0xa8>)
 800358c:	f7fe fd04 	bl	8001f98 <TIM_OC1PreloadConfig>

	// 7.
	TIM_CtrlPWMOutputs(TIM16, ENABLE);
 8003590:	2101      	movs	r1, #1
 8003592:	4806      	ldr	r0, [pc, #24]	@ (80035ac <timer16_pwm_init+0xa8>)
 8003594:	f7fe fd1c 	bl	8001fd0 <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM16, ENABLE);
 8003598:	2101      	movs	r1, #1
 800359a:	4804      	ldr	r0, [pc, #16]	@ (80035ac <timer16_pwm_init+0xa8>)
 800359c:	f7fe fc1a 	bl	8001dd4 <TIM_Cmd>
}
 80035a0:	bf00      	nop
 80035a2:	3738      	adds	r7, #56	@ 0x38
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	044aa200 	.word	0x044aa200
 80035ac:	40014400 	.word	0x40014400

080035b0 <GPIO_set_AF1_PA12>:

void GPIO_set_AF1_PA12() {
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);	// enable clock
 80035b6:	2101      	movs	r1, #1
 80035b8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80035bc:	f7fe fac4 	bl	8001b48 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_StructInit(&GPIO_InitStruct);				// initialize GPIO struct
 80035c0:	463b      	mov	r3, r7
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7fd ff90 	bl	80014e8 <GPIO_StructInit>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;		// set as AF
 80035c8:	2302      	movs	r3, #2
 80035ca:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12;			// set so the configuration is on pin 12
 80035cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035d0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 80035d2:	2302      	movs	r3, #2
 80035d4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;	// set speed to 2 MHz
 80035d6:	2303      	movs	r3, #3
 80035d8:	717b      	strb	r3, [r7, #5]

	GPIO_Init(GPIOA, &GPIO_InitStruct); 			// setup of GPIO with the settings chosen
 80035da:	463b      	mov	r3, r7
 80035dc:	4619      	mov	r1, r3
 80035de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035e2:	f7fd feeb 	bl	80013bc <GPIO_Init>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_1);
 80035e6:	2201      	movs	r2, #1
 80035e8:	210c      	movs	r1, #12
 80035ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035ee:	f7fd ffad 	bl	800154c <GPIO_PinAFConfig>
}
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <setDutyCycle>:

void setDutyCycle(int dutyCycle){
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
	TIM_SetCompare1(TIM16, dutyCycle);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4619      	mov	r1, r3
 8003608:	4803      	ldr	r0, [pc, #12]	@ (8003618 <setDutyCycle+0x1c>)
 800360a:	f7fe fcb7 	bl	8001f7c <TIM_SetCompare1>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40014400 	.word	0x40014400

0800361c <clamp_u16>:
/*
 * In main.c include pwm.h and call timer16_pwm_init()
 */


static inline uint16_t clamp_u16(int v, int lo, int hi) {
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
    if (v < lo) v = lo;
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	429a      	cmp	r2, r3
 800362e:	da01      	bge.n	8003634 <clamp_u16+0x18>
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	60fb      	str	r3, [r7, #12]
    if (v > hi) v = hi;
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	429a      	cmp	r2, r3
 800363a:	dd01      	ble.n	8003640 <clamp_u16+0x24>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	60fb      	str	r3, [r7, #12]
    return (uint16_t)v;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	b29b      	uxth	r3, r3
}
 8003644:	4618      	mov	r0, r3
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <GPIO_set_AF1_PB9>:

/* -------------------- GPIO (AF) setup -------------------- */

void GPIO_set_AF1_PB9(void) {
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8003656:	2101      	movs	r1, #1
 8003658:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800365c:	f7fe fa74 	bl	8001b48 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef g; GPIO_StructInit(&g);
 8003660:	463b      	mov	r3, r7
 8003662:	4618      	mov	r0, r3
 8003664:	f7fd ff40 	bl	80014e8 <GPIO_StructInit>
    g.GPIO_Mode  = GPIO_Mode_AF;
 8003668:	2302      	movs	r3, #2
 800366a:	713b      	strb	r3, [r7, #4]
    g.GPIO_Pin   = GPIO_Pin_9;              // PB9
 800366c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003670:	603b      	str	r3, [r7, #0]
    g.GPIO_Speed = GPIO_Speed_50MHz;
 8003672:	2303      	movs	r3, #3
 8003674:	717b      	strb	r3, [r7, #5]
    g.GPIO_PuPd  = GPIO_PuPd_DOWN;
 8003676:	2302      	movs	r3, #2
 8003678:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GPIOB, &g);
 800367a:	463b      	mov	r3, r7
 800367c:	4619      	mov	r1, r3
 800367e:	4806      	ldr	r0, [pc, #24]	@ (8003698 <GPIO_set_AF1_PB9+0x48>)
 8003680:	f7fd fe9c 	bl	80013bc <GPIO_Init>

    GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_1); // TIM17_CH1
 8003684:	2201      	movs	r2, #1
 8003686:	2109      	movs	r1, #9
 8003688:	4803      	ldr	r0, [pc, #12]	@ (8003698 <GPIO_set_AF1_PB9+0x48>)
 800368a:	f7fd ff5f 	bl	800154c <GPIO_PinAFConfig>
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	48000400 	.word	0x48000400

0800369c <timer17_pwm_init>:
}

/* -------------------- TIM17: PB9 (servo 2) -------------------- */


void timer17_pwm_init() {
 800369c:	b580      	push	{r7, lr}
 800369e:	b08e      	sub	sp, #56	@ 0x38
 80036a0:	af00      	add	r7, sp, #0
	// 1. Enable clocks for TIM16
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM17, ENABLE);
 80036a2:	2101      	movs	r1, #1
 80036a4:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80036a8:	f7fe fa6e 	bl	8001b88 <RCC_APB2PeriphClockCmd>

	// 2. Configuring GPIO PA12
	GPIO_set_AF1_PB9();
 80036ac:	f7ff ffd0 	bl	8003650 <GPIO_set_AF1_PB9>

	// 3. Timer
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 80036b0:	f107 0318 	add.w	r3, r7, #24
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7fe fb73 	bl	8001da0 <TIM_TimeBaseStructInit>

	// From Table 23 in the datasheet APB2 clock frequency is 72MHz
	uint32_t timer_clock = 72000000;
 80036ba:	4b21      	ldr	r3, [pc, #132]	@ (8003740 <timer17_pwm_init+0xa4>)
 80036bc:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t PWM_freq = 10000; // 10 kHz
 80036be:	f242 7310 	movw	r3, #10000	@ 0x2710
 80036c2:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t PWM_steps = 256;
 80036c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t fCK = PWM_freq * PWM_steps;
 80036ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t prescaler = (timer_clock / fCK) - 1;
 80036d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036dc:	b29b      	uxth	r3, r3
 80036de:	3b01      	subs	r3, #1
 80036e0:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t period = PWM_steps - 1;
 80036e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	3b01      	subs	r3, #1
 80036e8:	84bb      	strh	r3, [r7, #36]	@ 0x24

	TIM_InitStructure.TIM_Prescaler = prescaler;
 80036ea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80036ec:	833b      	strh	r3, [r7, #24]
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80036ee:	2300      	movs	r3, #0
 80036f0:	837b      	strh	r3, [r7, #26]
	TIM_InitStructure.TIM_Period = period;
 80036f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80036f4:	61fb      	str	r3, [r7, #28]
	TIM_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80036f6:	2300      	movs	r3, #0
 80036f8:	843b      	strh	r3, [r7, #32]
	TIM_TimeBaseInit(TIM17, &TIM_InitStructure);
 80036fa:	f107 0318 	add.w	r3, r7, #24
 80036fe:	4619      	mov	r1, r3
 8003700:	4810      	ldr	r0, [pc, #64]	@ (8003744 <timer17_pwm_init+0xa8>)
 8003702:	f7fe fad5 	bl	8001cb0 <TIM_TimeBaseInit>

	// 4. Configure PWM
	TIM_OCInitTypeDef OCInitStruct;
	TIM_OCStructInit(&OCInitStruct);
 8003706:	1d3b      	adds	r3, r7, #4
 8003708:	4618      	mov	r0, r3
 800370a:	f7fe fc15 	bl	8001f38 <TIM_OCStructInit>
	OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 800370e:	2360      	movs	r3, #96	@ 0x60
 8003710:	607b      	str	r3, [r7, #4]
	OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8003712:	2301      	movs	r3, #1
 8003714:	813b      	strh	r3, [r7, #8]

	// 5.
	TIM_OC1Init(TIM17, &OCInitStruct);
 8003716:	1d3b      	adds	r3, r7, #4
 8003718:	4619      	mov	r1, r3
 800371a:	480a      	ldr	r0, [pc, #40]	@ (8003744 <timer17_pwm_init+0xa8>)
 800371c:	f7fe fb7a 	bl	8001e14 <TIM_OC1Init>

	// 6.
	TIM_OC1PreloadConfig(TIM17, TIM_OCPreload_Enable);
 8003720:	2108      	movs	r1, #8
 8003722:	4808      	ldr	r0, [pc, #32]	@ (8003744 <timer17_pwm_init+0xa8>)
 8003724:	f7fe fc38 	bl	8001f98 <TIM_OC1PreloadConfig>

	// 7.
	TIM_CtrlPWMOutputs(TIM17, ENABLE);
 8003728:	2101      	movs	r1, #1
 800372a:	4806      	ldr	r0, [pc, #24]	@ (8003744 <timer17_pwm_init+0xa8>)
 800372c:	f7fe fc50 	bl	8001fd0 <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM17, ENABLE);
 8003730:	2101      	movs	r1, #1
 8003732:	4804      	ldr	r0, [pc, #16]	@ (8003744 <timer17_pwm_init+0xa8>)
 8003734:	f7fe fb4e 	bl	8001dd4 <TIM_Cmd>
}
 8003738:	bf00      	nop
 800373a:	3738      	adds	r7, #56	@ 0x38
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	044aa200 	.word	0x044aa200
 8003744:	40014800 	.word	0x40014800

08003748 <setServoPulse_TIM16>:

/* -------------------- Helpers -------------------- */

// Set absolute pulse width in microseconds on each timer
void setServoPulse_TIM16(uint16_t us) {
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	80fb      	strh	r3, [r7, #6]
    us = clamp_u16(us, SERVO_MIN_US, SERVO_MAX_US);
 8003752:	88fb      	ldrh	r3, [r7, #6]
 8003754:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003758:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff ff5d 	bl	800361c <clamp_u16>
 8003762:	4603      	mov	r3, r0
 8003764:	80fb      	strh	r3, [r7, #6]
    TIM_SetCompare1(TIM16, us);
 8003766:	88fb      	ldrh	r3, [r7, #6]
 8003768:	4619      	mov	r1, r3
 800376a:	4803      	ldr	r0, [pc, #12]	@ (8003778 <setServoPulse_TIM16+0x30>)
 800376c:	f7fe fc06 	bl	8001f7c <TIM_SetCompare1>
}
 8003770:	bf00      	nop
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40014400 	.word	0x40014400

0800377c <setServoPulse_TIM17>:

void setServoPulse_TIM17(uint16_t us) {
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	80fb      	strh	r3, [r7, #6]
    us = clamp_u16(us, SERVO_MIN_US, SERVO_MAX_US);
 8003786:	88fb      	ldrh	r3, [r7, #6]
 8003788:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800378c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff ff43 	bl	800361c <clamp_u16>
 8003796:	4603      	mov	r3, r0
 8003798:	80fb      	strh	r3, [r7, #6]
    TIM_SetCompare1(TIM17, us);
 800379a:	88fb      	ldrh	r3, [r7, #6]
 800379c:	4619      	mov	r1, r3
 800379e:	4803      	ldr	r0, [pc, #12]	@ (80037ac <setServoPulse_TIM17+0x30>)
 80037a0:	f7fe fbec 	bl	8001f7c <TIM_SetCompare1>
}
 80037a4:	bf00      	nop
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40014800 	.word	0x40014800

080037b0 <pot_to_pulse>:

// Map 0..4095 potentiometer reading to SERVO_MIN_US..SERVO_MAX_US
static inline uint16_t pot_to_pulse(uint16_t pot) {
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)(SERVO_MIN_US +
                      ((uint32_t)(SERVO_MAX_US - SERVO_MIN_US) * pot) / 4095u);
 80037ba:	88fb      	ldrh	r3, [r7, #6]
 80037bc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80037c0:	fb03 f202 	mul.w	r2, r3, r2
 80037c4:	4b08      	ldr	r3, [pc, #32]	@ (80037e8 <pot_to_pulse+0x38>)
 80037c6:	fba3 1302 	umull	r1, r3, r3, r2
 80037ca:	1ad2      	subs	r2, r2, r3
 80037cc:	0852      	lsrs	r2, r2, #1
 80037ce:	4413      	add	r3, r2
 80037d0:	0adb      	lsrs	r3, r3, #11
    return (uint16_t)(SERVO_MIN_US +
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80037d8:	b29b      	uxth	r3, r3
}
 80037da:	4618      	mov	r0, r3
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	00100101 	.word	0x00100101

080037ec <update_servos>:

/* -------------------- Exercise helper -------------------- */

void update_servos(void) {
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
    // Read potentiometers


    uint16_t pot1 = ADC_measure_PA(1);
 80037f2:	2001      	movs	r0, #1
 80037f4:	f7fe ff1d 	bl	8002632 <ADC_measure_PA>
 80037f8:	4603      	mov	r3, r0
 80037fa:	80fb      	strh	r3, [r7, #6]
    uint16_t pot2 = ADC_measure_PA(2);
 80037fc:	2002      	movs	r0, #2
 80037fe:	f7fe ff18 	bl	8002632 <ADC_measure_PA>
 8003802:	4603      	mov	r3, r0
 8003804:	80bb      	strh	r3, [r7, #4]

    printf("pot1: %d",pot1);
 8003806:	88fb      	ldrh	r3, [r7, #6]
 8003808:	4619      	mov	r1, r3
 800380a:	480b      	ldr	r0, [pc, #44]	@ (8003838 <update_servos+0x4c>)
 800380c:	f000 ffd4 	bl	80047b8 <iprintf>

    setServoPulse_TIM16(pot_to_pulse(pot1));  // PA6
 8003810:	88fb      	ldrh	r3, [r7, #6]
 8003812:	4618      	mov	r0, r3
 8003814:	f7ff ffcc 	bl	80037b0 <pot_to_pulse>
 8003818:	4603      	mov	r3, r0
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff ff94 	bl	8003748 <setServoPulse_TIM16>
    setServoPulse_TIM17(pot_to_pulse(pot2));  // PB9
 8003820:	88bb      	ldrh	r3, [r7, #4]
 8003822:	4618      	mov	r0, r3
 8003824:	f7ff ffc4 	bl	80037b0 <pot_to_pulse>
 8003828:	4603      	mov	r3, r0
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff ffa6 	bl	800377c <setServoPulse_TIM17>
}
 8003830:	bf00      	nop
 8003832:	3708      	adds	r7, #8
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	08006ae4 	.word	0x08006ae4

0800383c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
	return 1;
 8003840:	2301      	movs	r3, #1
}
 8003842:	4618      	mov	r0, r3
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <_kill>:

int _kill(int pid, int sig)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003856:	f001 f9b7 	bl	8004bc8 <__errno>
 800385a:	4603      	mov	r3, r0
 800385c:	2216      	movs	r2, #22
 800385e:	601a      	str	r2, [r3, #0]
	return -1;
 8003860:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003864:	4618      	mov	r0, r3
 8003866:	3708      	adds	r7, #8
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <_exit>:

void _exit (int status)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003874:	f04f 31ff 	mov.w	r1, #4294967295
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff ffe7 	bl	800384c <_kill>
	while (1) {}		/* Make sure we hang here */
 800387e:	bf00      	nop
 8003880:	e7fd      	b.n	800387e <_exit+0x12>

08003882 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b086      	sub	sp, #24
 8003886:	af00      	add	r7, sp, #0
 8003888:	60f8      	str	r0, [r7, #12]
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800388e:	2300      	movs	r3, #0
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	e00a      	b.n	80038aa <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003894:	f3af 8000 	nop.w
 8003898:	4601      	mov	r1, r0
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	60ba      	str	r2, [r7, #8]
 80038a0:	b2ca      	uxtb	r2, r1
 80038a2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	3301      	adds	r3, #1
 80038a8:	617b      	str	r3, [r7, #20]
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	dbf0      	blt.n	8003894 <_read+0x12>
	}

return len;
 80038b2:	687b      	ldr	r3, [r7, #4]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3718      	adds	r7, #24
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <_close>:
	}
	return len;
}

int _close(int file)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
	return -1;
 80038c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80038e4:	605a      	str	r2, [r3, #4]
	return 0;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <_isatty>:

int _isatty(int file)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
	return 1;
 80038fc:	2301      	movs	r3, #1
}
 80038fe:	4618      	mov	r0, r3
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800390a:	b480      	push	{r7}
 800390c:	b085      	sub	sp, #20
 800390e:	af00      	add	r7, sp, #0
 8003910:	60f8      	str	r0, [r7, #12]
 8003912:	60b9      	str	r1, [r7, #8]
 8003914:	607a      	str	r2, [r7, #4]
	return 0;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003928:	4b1f      	ldr	r3, [pc, #124]	@ (80039a8 <SystemInit+0x84>)
 800392a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392e:	4a1e      	ldr	r2, [pc, #120]	@ (80039a8 <SystemInit+0x84>)
 8003930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003938:	4b1c      	ldr	r3, [pc, #112]	@ (80039ac <SystemInit+0x88>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a1b      	ldr	r2, [pc, #108]	@ (80039ac <SystemInit+0x88>)
 800393e:	f043 0301 	orr.w	r3, r3, #1
 8003942:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8003944:	4b19      	ldr	r3, [pc, #100]	@ (80039ac <SystemInit+0x88>)
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	4918      	ldr	r1, [pc, #96]	@ (80039ac <SystemInit+0x88>)
 800394a:	4b19      	ldr	r3, [pc, #100]	@ (80039b0 <SystemInit+0x8c>)
 800394c:	4013      	ands	r3, r2
 800394e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003950:	4b16      	ldr	r3, [pc, #88]	@ (80039ac <SystemInit+0x88>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a15      	ldr	r2, [pc, #84]	@ (80039ac <SystemInit+0x88>)
 8003956:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 800395a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800395e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003960:	4b12      	ldr	r3, [pc, #72]	@ (80039ac <SystemInit+0x88>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a11      	ldr	r2, [pc, #68]	@ (80039ac <SystemInit+0x88>)
 8003966:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800396a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800396c:	4b0f      	ldr	r3, [pc, #60]	@ (80039ac <SystemInit+0x88>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	4a0e      	ldr	r2, [pc, #56]	@ (80039ac <SystemInit+0x88>)
 8003972:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8003976:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8003978:	4b0c      	ldr	r3, [pc, #48]	@ (80039ac <SystemInit+0x88>)
 800397a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397c:	4a0b      	ldr	r2, [pc, #44]	@ (80039ac <SystemInit+0x88>)
 800397e:	f023 030f 	bic.w	r3, r3, #15
 8003982:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8003984:	4b09      	ldr	r3, [pc, #36]	@ (80039ac <SystemInit+0x88>)
 8003986:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003988:	4908      	ldr	r1, [pc, #32]	@ (80039ac <SystemInit+0x88>)
 800398a:	4b0a      	ldr	r3, [pc, #40]	@ (80039b4 <SystemInit+0x90>)
 800398c:	4013      	ands	r3, r2
 800398e:	630b      	str	r3, [r1, #48]	@ 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003990:	4b06      	ldr	r3, [pc, #24]	@ (80039ac <SystemInit+0x88>)
 8003992:	2200      	movs	r2, #0
 8003994:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003996:	f000 f80f 	bl	80039b8 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800399a:	4b03      	ldr	r3, [pc, #12]	@ (80039a8 <SystemInit+0x84>)
 800399c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80039a0:	609a      	str	r2, [r3, #8]
#endif  
}
 80039a2:	bf00      	nop
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	e000ed00 	.word	0xe000ed00
 80039ac:	40021000 	.word	0x40021000
 80039b0:	f87fc00c 	.word	0xf87fc00c
 80039b4:	ff00fccc 	.word	0xff00fccc

080039b8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 80039bc:	4b21      	ldr	r3, [pc, #132]	@ (8003a44 <SetSysClock+0x8c>)
 80039be:	2212      	movs	r2, #18
 80039c0:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80039c2:	4b21      	ldr	r3, [pc, #132]	@ (8003a48 <SetSysClock+0x90>)
 80039c4:	4a20      	ldr	r2, [pc, #128]	@ (8003a48 <SetSysClock+0x90>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80039ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003a48 <SetSysClock+0x90>)
 80039cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003a48 <SetSysClock+0x90>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80039d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003a48 <SetSysClock+0x90>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	4a1c      	ldr	r2, [pc, #112]	@ (8003a48 <SetSysClock+0x90>)
 80039d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039dc:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80039de:	4b1a      	ldr	r3, [pc, #104]	@ (8003a48 <SetSysClock+0x90>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	4a19      	ldr	r2, [pc, #100]	@ (8003a48 <SetSysClock+0x90>)
 80039e4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80039e8:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 80039ea:	4b17      	ldr	r3, [pc, #92]	@ (8003a48 <SetSysClock+0x90>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	4a16      	ldr	r2, [pc, #88]	@ (8003a48 <SetSysClock+0x90>)
 80039f0:	f443 1360 	orr.w	r3, r3, #3670016	@ 0x380000
 80039f4:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80039f6:	4b14      	ldr	r3, [pc, #80]	@ (8003a48 <SetSysClock+0x90>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a13      	ldr	r2, [pc, #76]	@ (8003a48 <SetSysClock+0x90>)
 80039fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a00:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003a02:	bf00      	nop
 8003a04:	4b10      	ldr	r3, [pc, #64]	@ (8003a48 <SetSysClock+0x90>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d0f9      	beq.n	8003a04 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003a10:	4b0d      	ldr	r3, [pc, #52]	@ (8003a48 <SetSysClock+0x90>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	4a0c      	ldr	r2, [pc, #48]	@ (8003a48 <SetSysClock+0x90>)
 8003a16:	f023 0303 	bic.w	r3, r3, #3
 8003a1a:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8003a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a48 <SetSysClock+0x90>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	4a09      	ldr	r2, [pc, #36]	@ (8003a48 <SetSysClock+0x90>)
 8003a22:	f043 0302 	orr.w	r3, r3, #2
 8003a26:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8003a28:	bf00      	nop
 8003a2a:	4b07      	ldr	r3, [pc, #28]	@ (8003a48 <SetSysClock+0x90>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 030c 	and.w	r3, r3, #12
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	d1f9      	bne.n	8003a2a <SetSysClock+0x72>
  {
  }
}
 8003a36:	bf00      	nop
 8003a38:	bf00      	nop
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	40022000 	.word	0x40022000
 8003a48:	40021000 	.word	0x40021000

08003a4c <NVIC_EnableIRQ>:
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	4603      	mov	r3, r0
 8003a54:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8003a56:	79fb      	ldrb	r3, [r7, #7]
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	fa02 f103 	lsl.w	r1, r2, r3
 8003a62:	4a06      	ldr	r2, [pc, #24]	@ (8003a7c <NVIC_EnableIRQ+0x30>)
 8003a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a68:	095b      	lsrs	r3, r3, #5
 8003a6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003a6e:	bf00      	nop
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	e000e100 	.word	0xe000e100

08003a80 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	4603      	mov	r3, r0
 8003a88:	6039      	str	r1, [r7, #0]
 8003a8a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	da0b      	bge.n	8003aac <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	490c      	ldr	r1, [pc, #48]	@ (8003acc <NVIC_SetPriority+0x4c>)
 8003a9a:	79fb      	ldrb	r3, [r7, #7]
 8003a9c:	f003 030f 	and.w	r3, r3, #15
 8003aa0:	3b04      	subs	r3, #4
 8003aa2:	0112      	lsls	r2, r2, #4
 8003aa4:	b2d2      	uxtb	r2, r2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8003aaa:	e009      	b.n	8003ac0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	4907      	ldr	r1, [pc, #28]	@ (8003ad0 <NVIC_SetPriority+0x50>)
 8003ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab6:	0112      	lsls	r2, r2, #4
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	440b      	add	r3, r1
 8003abc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	e000ed00 	.word	0xe000ed00
 8003ad0:	e000e100 	.word	0xe000e100

08003ad4 <initTimer>:
#include "timer.h"

timestruct_t timeData;

void initTimer() {
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
	TIM_Cmd(TIM2, ENABLE);
	 */
	// -------------------------------------------------

	// Set reload and prescale value for 1/100 s (100 Hz) interrupt
	RCC->APB1ENR |= RCC_APB1Periph_TIM2;		// enable clock line to timer 2
 8003ada:	4b16      	ldr	r3, [pc, #88]	@ (8003b34 <initTimer+0x60>)
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	4a15      	ldr	r2, [pc, #84]	@ (8003b34 <initTimer+0x60>)
 8003ae0:	f043 0301 	orr.w	r3, r3, #1
 8003ae4:	61d3      	str	r3, [r2, #28]
	TIM2->CR1 = 0x0001;		// configure timer 2
 8003ae6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003aea:	2201      	movs	r2, #1
 8003aec:	801a      	strh	r2, [r3, #0]
	TIM2->ARR = 0x03FF;		// set reload value
 8003aee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003af2:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8003af6:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->PSC = 0x0270;		// set prescale value
 8003af8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003afc:	f44f 721c 	mov.w	r2, #624	@ 0x270
 8003b00:	851a      	strh	r2, [r3, #40]	@ 0x28

	TIM2->DIER |= 0x0001;	// enable timer 2 interrupts
 8003b02:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	60d3      	str	r3, [r2, #12]

	uint8_t priority = 2;
 8003b12:	2302      	movs	r3, #2
 8003b14:	71fb      	strb	r3, [r7, #7]

	NVIC_SetPriority(TIM2_IRQn, priority);		// set interrupt priority interrupts
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	4619      	mov	r1, r3
 8003b1a:	201c      	movs	r0, #28
 8003b1c:	f7ff ffb0 	bl	8003a80 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);					// enable interrupt
 8003b20:	201c      	movs	r0, #28
 8003b22:	f7ff ff93 	bl	8003a4c <NVIC_EnableIRQ>

	TIM2_IRQHandler();
 8003b26:	f000 f807 	bl	8003b38 <TIM2_IRQHandler>
}
 8003b2a:	bf00      	nop
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40021000 	.word	0x40021000

08003b38 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0

	// ... Do whatever you want here, but make sure it doesn’t take too much time
	timeData.hundredths++;
 8003b3c:	4b27      	ldr	r3, [pc, #156]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b3e:	78db      	ldrb	r3, [r3, #3]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	3301      	adds	r3, #1
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	4b25      	ldr	r3, [pc, #148]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b48:	70da      	strb	r2, [r3, #3]

	if (timeData.hundredths == 100) {
 8003b4a:	4b24      	ldr	r3, [pc, #144]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b4c:	78db      	ldrb	r3, [r3, #3]
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b64      	cmp	r3, #100	@ 0x64
 8003b52:	d10a      	bne.n	8003b6a <TIM2_IRQHandler+0x32>
		timeData.hundredths = 0;		// reset hundredths counter
 8003b54:	4b21      	ldr	r3, [pc, #132]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	70da      	strb	r2, [r3, #3]
		timeData.seconds++;				// increment seconds counter
 8003b5a:	4b20      	ldr	r3, [pc, #128]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b5c:	789b      	ldrb	r3, [r3, #2]
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	3301      	adds	r3, #1
 8003b62:	b2da      	uxtb	r2, r3
 8003b64:	4b1d      	ldr	r3, [pc, #116]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b66:	709a      	strb	r2, [r3, #2]
 8003b68:	e030      	b.n	8003bcc <TIM2_IRQHandler+0x94>
	} else if (timeData.seconds == 60) {
 8003b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b6c:	789b      	ldrb	r3, [r3, #2]
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b3c      	cmp	r3, #60	@ 0x3c
 8003b72:	d10a      	bne.n	8003b8a <TIM2_IRQHandler+0x52>
		timeData.seconds = 0;
 8003b74:	4b19      	ldr	r3, [pc, #100]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	709a      	strb	r2, [r3, #2]
		timeData.minutes++;
 8003b7a:	4b18      	ldr	r3, [pc, #96]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b7c:	785b      	ldrb	r3, [r3, #1]
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	3301      	adds	r3, #1
 8003b82:	b2da      	uxtb	r2, r3
 8003b84:	4b15      	ldr	r3, [pc, #84]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b86:	705a      	strb	r2, [r3, #1]
 8003b88:	e020      	b.n	8003bcc <TIM2_IRQHandler+0x94>
	} else if (timeData.minutes == 60) {
 8003b8a:	4b14      	ldr	r3, [pc, #80]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b8c:	785b      	ldrb	r3, [r3, #1]
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b3c      	cmp	r3, #60	@ 0x3c
 8003b92:	d10a      	bne.n	8003baa <TIM2_IRQHandler+0x72>
		timeData.minutes = 0;
 8003b94:	4b11      	ldr	r3, [pc, #68]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	705a      	strb	r2, [r3, #1]
		timeData.hours++;
 8003b9a:	4b10      	ldr	r3, [pc, #64]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003ba6:	701a      	strb	r2, [r3, #0]
 8003ba8:	e010      	b.n	8003bcc <TIM2_IRQHandler+0x94>
	} else if (timeData.hours == 24) {
 8003baa:	4b0c      	ldr	r3, [pc, #48]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b18      	cmp	r3, #24
 8003bb2:	d10b      	bne.n	8003bcc <TIM2_IRQHandler+0x94>
		// Reset all
		timeData.hundredths = 0;
 8003bb4:	4b09      	ldr	r3, [pc, #36]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	70da      	strb	r2, [r3, #3]
		timeData.seconds = 0;
 8003bba:	4b08      	ldr	r3, [pc, #32]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	709a      	strb	r2, [r3, #2]
		timeData.minutes = 0;
 8003bc0:	4b06      	ldr	r3, [pc, #24]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	705a      	strb	r2, [r3, #1]
		timeData.hours = 0;
 8003bc6:	4b05      	ldr	r3, [pc, #20]	@ (8003bdc <TIM2_IRQHandler+0xa4>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	701a      	strb	r2, [r3, #0]
	}

	// Clear interrupt bit
	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8003bcc:	2101      	movs	r1, #1
 8003bce:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8003bd2:	f7fe fa19 	bl	8002008 <TIM_ClearITPendingBit>
}
 8003bd6:	bf00      	nop
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	200006ec 	.word	0x200006ec

08003be0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003be0:	480d      	ldr	r0, [pc, #52]	@ (8003c18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003be2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003be4:	480d      	ldr	r0, [pc, #52]	@ (8003c1c <LoopForever+0x6>)
  ldr r1, =_edata
 8003be6:	490e      	ldr	r1, [pc, #56]	@ (8003c20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003be8:	4a0e      	ldr	r2, [pc, #56]	@ (8003c24 <LoopForever+0xe>)
  movs r3, #0
 8003bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bec:	e002      	b.n	8003bf4 <LoopCopyDataInit>

08003bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bf2:	3304      	adds	r3, #4

08003bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bf8:	d3f9      	bcc.n	8003bee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bfa:	4a0b      	ldr	r2, [pc, #44]	@ (8003c28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003bfc:	4c0b      	ldr	r4, [pc, #44]	@ (8003c2c <LoopForever+0x16>)
  movs r3, #0
 8003bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c00:	e001      	b.n	8003c06 <LoopFillZerobss>

08003c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c04:	3204      	adds	r2, #4

08003c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c08:	d3fb      	bcc.n	8003c02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003c0a:	f7ff fe8b 	bl	8003924 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003c0e:	f000 ffe1 	bl	8004bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003c12:	f7ff fb69 	bl	80032e8 <main>

08003c16 <LoopForever>:

LoopForever:
    b LoopForever
 8003c16:	e7fe      	b.n	8003c16 <LoopForever>
  ldr   r0, =_estack
 8003c18:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c20:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8003c24:	0800707c 	.word	0x0800707c
  ldr r2, =_sbss
 8003c28:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8003c2c:	20000840 	.word	0x20000840

08003c30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c30:	e7fe      	b.n	8003c30 <ADC1_2_IRQHandler>

08003c32 <__cvt>:
 8003c32:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c36:	ec57 6b10 	vmov	r6, r7, d0
 8003c3a:	2f00      	cmp	r7, #0
 8003c3c:	460c      	mov	r4, r1
 8003c3e:	4619      	mov	r1, r3
 8003c40:	463b      	mov	r3, r7
 8003c42:	bfbb      	ittet	lt
 8003c44:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003c48:	461f      	movlt	r7, r3
 8003c4a:	2300      	movge	r3, #0
 8003c4c:	232d      	movlt	r3, #45	@ 0x2d
 8003c4e:	700b      	strb	r3, [r1, #0]
 8003c50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c52:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003c56:	4691      	mov	r9, r2
 8003c58:	f023 0820 	bic.w	r8, r3, #32
 8003c5c:	bfbc      	itt	lt
 8003c5e:	4632      	movlt	r2, r6
 8003c60:	4616      	movlt	r6, r2
 8003c62:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c66:	d005      	beq.n	8003c74 <__cvt+0x42>
 8003c68:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003c6c:	d100      	bne.n	8003c70 <__cvt+0x3e>
 8003c6e:	3401      	adds	r4, #1
 8003c70:	2102      	movs	r1, #2
 8003c72:	e000      	b.n	8003c76 <__cvt+0x44>
 8003c74:	2103      	movs	r1, #3
 8003c76:	ab03      	add	r3, sp, #12
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	ab02      	add	r3, sp, #8
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	ec47 6b10 	vmov	d0, r6, r7
 8003c82:	4653      	mov	r3, sl
 8003c84:	4622      	mov	r2, r4
 8003c86:	f001 f863 	bl	8004d50 <_dtoa_r>
 8003c8a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003c8e:	4605      	mov	r5, r0
 8003c90:	d119      	bne.n	8003cc6 <__cvt+0x94>
 8003c92:	f019 0f01 	tst.w	r9, #1
 8003c96:	d00e      	beq.n	8003cb6 <__cvt+0x84>
 8003c98:	eb00 0904 	add.w	r9, r0, r4
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	4630      	mov	r0, r6
 8003ca2:	4639      	mov	r1, r7
 8003ca4:	f7fc ff10 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ca8:	b108      	cbz	r0, 8003cae <__cvt+0x7c>
 8003caa:	f8cd 900c 	str.w	r9, [sp, #12]
 8003cae:	2230      	movs	r2, #48	@ 0x30
 8003cb0:	9b03      	ldr	r3, [sp, #12]
 8003cb2:	454b      	cmp	r3, r9
 8003cb4:	d31e      	bcc.n	8003cf4 <__cvt+0xc2>
 8003cb6:	9b03      	ldr	r3, [sp, #12]
 8003cb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003cba:	1b5b      	subs	r3, r3, r5
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	6013      	str	r3, [r2, #0]
 8003cc0:	b004      	add	sp, #16
 8003cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cc6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003cca:	eb00 0904 	add.w	r9, r0, r4
 8003cce:	d1e5      	bne.n	8003c9c <__cvt+0x6a>
 8003cd0:	7803      	ldrb	r3, [r0, #0]
 8003cd2:	2b30      	cmp	r3, #48	@ 0x30
 8003cd4:	d10a      	bne.n	8003cec <__cvt+0xba>
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	2300      	movs	r3, #0
 8003cda:	4630      	mov	r0, r6
 8003cdc:	4639      	mov	r1, r7
 8003cde:	f7fc fef3 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ce2:	b918      	cbnz	r0, 8003cec <__cvt+0xba>
 8003ce4:	f1c4 0401 	rsb	r4, r4, #1
 8003ce8:	f8ca 4000 	str.w	r4, [sl]
 8003cec:	f8da 3000 	ldr.w	r3, [sl]
 8003cf0:	4499      	add	r9, r3
 8003cf2:	e7d3      	b.n	8003c9c <__cvt+0x6a>
 8003cf4:	1c59      	adds	r1, r3, #1
 8003cf6:	9103      	str	r1, [sp, #12]
 8003cf8:	701a      	strb	r2, [r3, #0]
 8003cfa:	e7d9      	b.n	8003cb0 <__cvt+0x7e>

08003cfc <__exponent>:
 8003cfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cfe:	2900      	cmp	r1, #0
 8003d00:	bfba      	itte	lt
 8003d02:	4249      	neglt	r1, r1
 8003d04:	232d      	movlt	r3, #45	@ 0x2d
 8003d06:	232b      	movge	r3, #43	@ 0x2b
 8003d08:	2909      	cmp	r1, #9
 8003d0a:	7002      	strb	r2, [r0, #0]
 8003d0c:	7043      	strb	r3, [r0, #1]
 8003d0e:	dd29      	ble.n	8003d64 <__exponent+0x68>
 8003d10:	f10d 0307 	add.w	r3, sp, #7
 8003d14:	461d      	mov	r5, r3
 8003d16:	270a      	movs	r7, #10
 8003d18:	461a      	mov	r2, r3
 8003d1a:	fbb1 f6f7 	udiv	r6, r1, r7
 8003d1e:	fb07 1416 	mls	r4, r7, r6, r1
 8003d22:	3430      	adds	r4, #48	@ 0x30
 8003d24:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003d28:	460c      	mov	r4, r1
 8003d2a:	2c63      	cmp	r4, #99	@ 0x63
 8003d2c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003d30:	4631      	mov	r1, r6
 8003d32:	dcf1      	bgt.n	8003d18 <__exponent+0x1c>
 8003d34:	3130      	adds	r1, #48	@ 0x30
 8003d36:	1e94      	subs	r4, r2, #2
 8003d38:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003d3c:	1c41      	adds	r1, r0, #1
 8003d3e:	4623      	mov	r3, r4
 8003d40:	42ab      	cmp	r3, r5
 8003d42:	d30a      	bcc.n	8003d5a <__exponent+0x5e>
 8003d44:	f10d 0309 	add.w	r3, sp, #9
 8003d48:	1a9b      	subs	r3, r3, r2
 8003d4a:	42ac      	cmp	r4, r5
 8003d4c:	bf88      	it	hi
 8003d4e:	2300      	movhi	r3, #0
 8003d50:	3302      	adds	r3, #2
 8003d52:	4403      	add	r3, r0
 8003d54:	1a18      	subs	r0, r3, r0
 8003d56:	b003      	add	sp, #12
 8003d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d5a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003d5e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003d62:	e7ed      	b.n	8003d40 <__exponent+0x44>
 8003d64:	2330      	movs	r3, #48	@ 0x30
 8003d66:	3130      	adds	r1, #48	@ 0x30
 8003d68:	7083      	strb	r3, [r0, #2]
 8003d6a:	70c1      	strb	r1, [r0, #3]
 8003d6c:	1d03      	adds	r3, r0, #4
 8003d6e:	e7f1      	b.n	8003d54 <__exponent+0x58>

08003d70 <_printf_float>:
 8003d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d74:	b08d      	sub	sp, #52	@ 0x34
 8003d76:	460c      	mov	r4, r1
 8003d78:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003d7c:	4616      	mov	r6, r2
 8003d7e:	461f      	mov	r7, r3
 8003d80:	4605      	mov	r5, r0
 8003d82:	f000 fee9 	bl	8004b58 <_localeconv_r>
 8003d86:	6803      	ldr	r3, [r0, #0]
 8003d88:	9304      	str	r3, [sp, #16]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fc fa70 	bl	8000270 <strlen>
 8003d90:	2300      	movs	r3, #0
 8003d92:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d94:	f8d8 3000 	ldr.w	r3, [r8]
 8003d98:	9005      	str	r0, [sp, #20]
 8003d9a:	3307      	adds	r3, #7
 8003d9c:	f023 0307 	bic.w	r3, r3, #7
 8003da0:	f103 0208 	add.w	r2, r3, #8
 8003da4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003da8:	f8d4 b000 	ldr.w	fp, [r4]
 8003dac:	f8c8 2000 	str.w	r2, [r8]
 8003db0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003db4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003db8:	9307      	str	r3, [sp, #28]
 8003dba:	f8cd 8018 	str.w	r8, [sp, #24]
 8003dbe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003dc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003dc6:	4b9c      	ldr	r3, [pc, #624]	@ (8004038 <_printf_float+0x2c8>)
 8003dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8003dcc:	f7fc feae 	bl	8000b2c <__aeabi_dcmpun>
 8003dd0:	bb70      	cbnz	r0, 8003e30 <_printf_float+0xc0>
 8003dd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003dd6:	4b98      	ldr	r3, [pc, #608]	@ (8004038 <_printf_float+0x2c8>)
 8003dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ddc:	f7fc fe88 	bl	8000af0 <__aeabi_dcmple>
 8003de0:	bb30      	cbnz	r0, 8003e30 <_printf_float+0xc0>
 8003de2:	2200      	movs	r2, #0
 8003de4:	2300      	movs	r3, #0
 8003de6:	4640      	mov	r0, r8
 8003de8:	4649      	mov	r1, r9
 8003dea:	f7fc fe77 	bl	8000adc <__aeabi_dcmplt>
 8003dee:	b110      	cbz	r0, 8003df6 <_printf_float+0x86>
 8003df0:	232d      	movs	r3, #45	@ 0x2d
 8003df2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003df6:	4a91      	ldr	r2, [pc, #580]	@ (800403c <_printf_float+0x2cc>)
 8003df8:	4b91      	ldr	r3, [pc, #580]	@ (8004040 <_printf_float+0x2d0>)
 8003dfa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003dfe:	bf8c      	ite	hi
 8003e00:	4690      	movhi	r8, r2
 8003e02:	4698      	movls	r8, r3
 8003e04:	2303      	movs	r3, #3
 8003e06:	6123      	str	r3, [r4, #16]
 8003e08:	f02b 0304 	bic.w	r3, fp, #4
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	f04f 0900 	mov.w	r9, #0
 8003e12:	9700      	str	r7, [sp, #0]
 8003e14:	4633      	mov	r3, r6
 8003e16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003e18:	4621      	mov	r1, r4
 8003e1a:	4628      	mov	r0, r5
 8003e1c:	f000 f9d2 	bl	80041c4 <_printf_common>
 8003e20:	3001      	adds	r0, #1
 8003e22:	f040 808d 	bne.w	8003f40 <_printf_float+0x1d0>
 8003e26:	f04f 30ff 	mov.w	r0, #4294967295
 8003e2a:	b00d      	add	sp, #52	@ 0x34
 8003e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e30:	4642      	mov	r2, r8
 8003e32:	464b      	mov	r3, r9
 8003e34:	4640      	mov	r0, r8
 8003e36:	4649      	mov	r1, r9
 8003e38:	f7fc fe78 	bl	8000b2c <__aeabi_dcmpun>
 8003e3c:	b140      	cbz	r0, 8003e50 <_printf_float+0xe0>
 8003e3e:	464b      	mov	r3, r9
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	bfbc      	itt	lt
 8003e44:	232d      	movlt	r3, #45	@ 0x2d
 8003e46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003e4a:	4a7e      	ldr	r2, [pc, #504]	@ (8004044 <_printf_float+0x2d4>)
 8003e4c:	4b7e      	ldr	r3, [pc, #504]	@ (8004048 <_printf_float+0x2d8>)
 8003e4e:	e7d4      	b.n	8003dfa <_printf_float+0x8a>
 8003e50:	6863      	ldr	r3, [r4, #4]
 8003e52:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003e56:	9206      	str	r2, [sp, #24]
 8003e58:	1c5a      	adds	r2, r3, #1
 8003e5a:	d13b      	bne.n	8003ed4 <_printf_float+0x164>
 8003e5c:	2306      	movs	r3, #6
 8003e5e:	6063      	str	r3, [r4, #4]
 8003e60:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003e64:	2300      	movs	r3, #0
 8003e66:	6022      	str	r2, [r4, #0]
 8003e68:	9303      	str	r3, [sp, #12]
 8003e6a:	ab0a      	add	r3, sp, #40	@ 0x28
 8003e6c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003e70:	ab09      	add	r3, sp, #36	@ 0x24
 8003e72:	9300      	str	r3, [sp, #0]
 8003e74:	6861      	ldr	r1, [r4, #4]
 8003e76:	ec49 8b10 	vmov	d0, r8, r9
 8003e7a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003e7e:	4628      	mov	r0, r5
 8003e80:	f7ff fed7 	bl	8003c32 <__cvt>
 8003e84:	9b06      	ldr	r3, [sp, #24]
 8003e86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003e88:	2b47      	cmp	r3, #71	@ 0x47
 8003e8a:	4680      	mov	r8, r0
 8003e8c:	d129      	bne.n	8003ee2 <_printf_float+0x172>
 8003e8e:	1cc8      	adds	r0, r1, #3
 8003e90:	db02      	blt.n	8003e98 <_printf_float+0x128>
 8003e92:	6863      	ldr	r3, [r4, #4]
 8003e94:	4299      	cmp	r1, r3
 8003e96:	dd41      	ble.n	8003f1c <_printf_float+0x1ac>
 8003e98:	f1aa 0a02 	sub.w	sl, sl, #2
 8003e9c:	fa5f fa8a 	uxtb.w	sl, sl
 8003ea0:	3901      	subs	r1, #1
 8003ea2:	4652      	mov	r2, sl
 8003ea4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003ea8:	9109      	str	r1, [sp, #36]	@ 0x24
 8003eaa:	f7ff ff27 	bl	8003cfc <__exponent>
 8003eae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003eb0:	1813      	adds	r3, r2, r0
 8003eb2:	2a01      	cmp	r2, #1
 8003eb4:	4681      	mov	r9, r0
 8003eb6:	6123      	str	r3, [r4, #16]
 8003eb8:	dc02      	bgt.n	8003ec0 <_printf_float+0x150>
 8003eba:	6822      	ldr	r2, [r4, #0]
 8003ebc:	07d2      	lsls	r2, r2, #31
 8003ebe:	d501      	bpl.n	8003ec4 <_printf_float+0x154>
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	6123      	str	r3, [r4, #16]
 8003ec4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0a2      	beq.n	8003e12 <_printf_float+0xa2>
 8003ecc:	232d      	movs	r3, #45	@ 0x2d
 8003ece:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ed2:	e79e      	b.n	8003e12 <_printf_float+0xa2>
 8003ed4:	9a06      	ldr	r2, [sp, #24]
 8003ed6:	2a47      	cmp	r2, #71	@ 0x47
 8003ed8:	d1c2      	bne.n	8003e60 <_printf_float+0xf0>
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1c0      	bne.n	8003e60 <_printf_float+0xf0>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e7bd      	b.n	8003e5e <_printf_float+0xee>
 8003ee2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003ee6:	d9db      	bls.n	8003ea0 <_printf_float+0x130>
 8003ee8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003eec:	d118      	bne.n	8003f20 <_printf_float+0x1b0>
 8003eee:	2900      	cmp	r1, #0
 8003ef0:	6863      	ldr	r3, [r4, #4]
 8003ef2:	dd0b      	ble.n	8003f0c <_printf_float+0x19c>
 8003ef4:	6121      	str	r1, [r4, #16]
 8003ef6:	b913      	cbnz	r3, 8003efe <_printf_float+0x18e>
 8003ef8:	6822      	ldr	r2, [r4, #0]
 8003efa:	07d0      	lsls	r0, r2, #31
 8003efc:	d502      	bpl.n	8003f04 <_printf_float+0x194>
 8003efe:	3301      	adds	r3, #1
 8003f00:	440b      	add	r3, r1
 8003f02:	6123      	str	r3, [r4, #16]
 8003f04:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003f06:	f04f 0900 	mov.w	r9, #0
 8003f0a:	e7db      	b.n	8003ec4 <_printf_float+0x154>
 8003f0c:	b913      	cbnz	r3, 8003f14 <_printf_float+0x1a4>
 8003f0e:	6822      	ldr	r2, [r4, #0]
 8003f10:	07d2      	lsls	r2, r2, #31
 8003f12:	d501      	bpl.n	8003f18 <_printf_float+0x1a8>
 8003f14:	3302      	adds	r3, #2
 8003f16:	e7f4      	b.n	8003f02 <_printf_float+0x192>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e7f2      	b.n	8003f02 <_printf_float+0x192>
 8003f1c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003f20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003f22:	4299      	cmp	r1, r3
 8003f24:	db05      	blt.n	8003f32 <_printf_float+0x1c2>
 8003f26:	6823      	ldr	r3, [r4, #0]
 8003f28:	6121      	str	r1, [r4, #16]
 8003f2a:	07d8      	lsls	r0, r3, #31
 8003f2c:	d5ea      	bpl.n	8003f04 <_printf_float+0x194>
 8003f2e:	1c4b      	adds	r3, r1, #1
 8003f30:	e7e7      	b.n	8003f02 <_printf_float+0x192>
 8003f32:	2900      	cmp	r1, #0
 8003f34:	bfd4      	ite	le
 8003f36:	f1c1 0202 	rsble	r2, r1, #2
 8003f3a:	2201      	movgt	r2, #1
 8003f3c:	4413      	add	r3, r2
 8003f3e:	e7e0      	b.n	8003f02 <_printf_float+0x192>
 8003f40:	6823      	ldr	r3, [r4, #0]
 8003f42:	055a      	lsls	r2, r3, #21
 8003f44:	d407      	bmi.n	8003f56 <_printf_float+0x1e6>
 8003f46:	6923      	ldr	r3, [r4, #16]
 8003f48:	4642      	mov	r2, r8
 8003f4a:	4631      	mov	r1, r6
 8003f4c:	4628      	mov	r0, r5
 8003f4e:	47b8      	blx	r7
 8003f50:	3001      	adds	r0, #1
 8003f52:	d12b      	bne.n	8003fac <_printf_float+0x23c>
 8003f54:	e767      	b.n	8003e26 <_printf_float+0xb6>
 8003f56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003f5a:	f240 80dd 	bls.w	8004118 <_printf_float+0x3a8>
 8003f5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003f62:	2200      	movs	r2, #0
 8003f64:	2300      	movs	r3, #0
 8003f66:	f7fc fdaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f6a:	2800      	cmp	r0, #0
 8003f6c:	d033      	beq.n	8003fd6 <_printf_float+0x266>
 8003f6e:	4a37      	ldr	r2, [pc, #220]	@ (800404c <_printf_float+0x2dc>)
 8003f70:	2301      	movs	r3, #1
 8003f72:	4631      	mov	r1, r6
 8003f74:	4628      	mov	r0, r5
 8003f76:	47b8      	blx	r7
 8003f78:	3001      	adds	r0, #1
 8003f7a:	f43f af54 	beq.w	8003e26 <_printf_float+0xb6>
 8003f7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003f82:	4543      	cmp	r3, r8
 8003f84:	db02      	blt.n	8003f8c <_printf_float+0x21c>
 8003f86:	6823      	ldr	r3, [r4, #0]
 8003f88:	07d8      	lsls	r0, r3, #31
 8003f8a:	d50f      	bpl.n	8003fac <_printf_float+0x23c>
 8003f8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f90:	4631      	mov	r1, r6
 8003f92:	4628      	mov	r0, r5
 8003f94:	47b8      	blx	r7
 8003f96:	3001      	adds	r0, #1
 8003f98:	f43f af45 	beq.w	8003e26 <_printf_float+0xb6>
 8003f9c:	f04f 0900 	mov.w	r9, #0
 8003fa0:	f108 38ff 	add.w	r8, r8, #4294967295
 8003fa4:	f104 0a1a 	add.w	sl, r4, #26
 8003fa8:	45c8      	cmp	r8, r9
 8003faa:	dc09      	bgt.n	8003fc0 <_printf_float+0x250>
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	079b      	lsls	r3, r3, #30
 8003fb0:	f100 8103 	bmi.w	80041ba <_printf_float+0x44a>
 8003fb4:	68e0      	ldr	r0, [r4, #12]
 8003fb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003fb8:	4298      	cmp	r0, r3
 8003fba:	bfb8      	it	lt
 8003fbc:	4618      	movlt	r0, r3
 8003fbe:	e734      	b.n	8003e2a <_printf_float+0xba>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	4652      	mov	r2, sl
 8003fc4:	4631      	mov	r1, r6
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	47b8      	blx	r7
 8003fca:	3001      	adds	r0, #1
 8003fcc:	f43f af2b 	beq.w	8003e26 <_printf_float+0xb6>
 8003fd0:	f109 0901 	add.w	r9, r9, #1
 8003fd4:	e7e8      	b.n	8003fa8 <_printf_float+0x238>
 8003fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	dc39      	bgt.n	8004050 <_printf_float+0x2e0>
 8003fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800404c <_printf_float+0x2dc>)
 8003fde:	2301      	movs	r3, #1
 8003fe0:	4631      	mov	r1, r6
 8003fe2:	4628      	mov	r0, r5
 8003fe4:	47b8      	blx	r7
 8003fe6:	3001      	adds	r0, #1
 8003fe8:	f43f af1d 	beq.w	8003e26 <_printf_float+0xb6>
 8003fec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003ff0:	ea59 0303 	orrs.w	r3, r9, r3
 8003ff4:	d102      	bne.n	8003ffc <_printf_float+0x28c>
 8003ff6:	6823      	ldr	r3, [r4, #0]
 8003ff8:	07d9      	lsls	r1, r3, #31
 8003ffa:	d5d7      	bpl.n	8003fac <_printf_float+0x23c>
 8003ffc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004000:	4631      	mov	r1, r6
 8004002:	4628      	mov	r0, r5
 8004004:	47b8      	blx	r7
 8004006:	3001      	adds	r0, #1
 8004008:	f43f af0d 	beq.w	8003e26 <_printf_float+0xb6>
 800400c:	f04f 0a00 	mov.w	sl, #0
 8004010:	f104 0b1a 	add.w	fp, r4, #26
 8004014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004016:	425b      	negs	r3, r3
 8004018:	4553      	cmp	r3, sl
 800401a:	dc01      	bgt.n	8004020 <_printf_float+0x2b0>
 800401c:	464b      	mov	r3, r9
 800401e:	e793      	b.n	8003f48 <_printf_float+0x1d8>
 8004020:	2301      	movs	r3, #1
 8004022:	465a      	mov	r2, fp
 8004024:	4631      	mov	r1, r6
 8004026:	4628      	mov	r0, r5
 8004028:	47b8      	blx	r7
 800402a:	3001      	adds	r0, #1
 800402c:	f43f aefb 	beq.w	8003e26 <_printf_float+0xb6>
 8004030:	f10a 0a01 	add.w	sl, sl, #1
 8004034:	e7ee      	b.n	8004014 <_printf_float+0x2a4>
 8004036:	bf00      	nop
 8004038:	7fefffff 	.word	0x7fefffff
 800403c:	08006cfb 	.word	0x08006cfb
 8004040:	08006cf7 	.word	0x08006cf7
 8004044:	08006d03 	.word	0x08006d03
 8004048:	08006cff 	.word	0x08006cff
 800404c:	08006d07 	.word	0x08006d07
 8004050:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004052:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004056:	4553      	cmp	r3, sl
 8004058:	bfa8      	it	ge
 800405a:	4653      	movge	r3, sl
 800405c:	2b00      	cmp	r3, #0
 800405e:	4699      	mov	r9, r3
 8004060:	dc36      	bgt.n	80040d0 <_printf_float+0x360>
 8004062:	f04f 0b00 	mov.w	fp, #0
 8004066:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800406a:	f104 021a 	add.w	r2, r4, #26
 800406e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004070:	9306      	str	r3, [sp, #24]
 8004072:	eba3 0309 	sub.w	r3, r3, r9
 8004076:	455b      	cmp	r3, fp
 8004078:	dc31      	bgt.n	80040de <_printf_float+0x36e>
 800407a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800407c:	459a      	cmp	sl, r3
 800407e:	dc3a      	bgt.n	80040f6 <_printf_float+0x386>
 8004080:	6823      	ldr	r3, [r4, #0]
 8004082:	07da      	lsls	r2, r3, #31
 8004084:	d437      	bmi.n	80040f6 <_printf_float+0x386>
 8004086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004088:	ebaa 0903 	sub.w	r9, sl, r3
 800408c:	9b06      	ldr	r3, [sp, #24]
 800408e:	ebaa 0303 	sub.w	r3, sl, r3
 8004092:	4599      	cmp	r9, r3
 8004094:	bfa8      	it	ge
 8004096:	4699      	movge	r9, r3
 8004098:	f1b9 0f00 	cmp.w	r9, #0
 800409c:	dc33      	bgt.n	8004106 <_printf_float+0x396>
 800409e:	f04f 0800 	mov.w	r8, #0
 80040a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80040a6:	f104 0b1a 	add.w	fp, r4, #26
 80040aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040ac:	ebaa 0303 	sub.w	r3, sl, r3
 80040b0:	eba3 0309 	sub.w	r3, r3, r9
 80040b4:	4543      	cmp	r3, r8
 80040b6:	f77f af79 	ble.w	8003fac <_printf_float+0x23c>
 80040ba:	2301      	movs	r3, #1
 80040bc:	465a      	mov	r2, fp
 80040be:	4631      	mov	r1, r6
 80040c0:	4628      	mov	r0, r5
 80040c2:	47b8      	blx	r7
 80040c4:	3001      	adds	r0, #1
 80040c6:	f43f aeae 	beq.w	8003e26 <_printf_float+0xb6>
 80040ca:	f108 0801 	add.w	r8, r8, #1
 80040ce:	e7ec      	b.n	80040aa <_printf_float+0x33a>
 80040d0:	4642      	mov	r2, r8
 80040d2:	4631      	mov	r1, r6
 80040d4:	4628      	mov	r0, r5
 80040d6:	47b8      	blx	r7
 80040d8:	3001      	adds	r0, #1
 80040da:	d1c2      	bne.n	8004062 <_printf_float+0x2f2>
 80040dc:	e6a3      	b.n	8003e26 <_printf_float+0xb6>
 80040de:	2301      	movs	r3, #1
 80040e0:	4631      	mov	r1, r6
 80040e2:	4628      	mov	r0, r5
 80040e4:	9206      	str	r2, [sp, #24]
 80040e6:	47b8      	blx	r7
 80040e8:	3001      	adds	r0, #1
 80040ea:	f43f ae9c 	beq.w	8003e26 <_printf_float+0xb6>
 80040ee:	9a06      	ldr	r2, [sp, #24]
 80040f0:	f10b 0b01 	add.w	fp, fp, #1
 80040f4:	e7bb      	b.n	800406e <_printf_float+0x2fe>
 80040f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040fa:	4631      	mov	r1, r6
 80040fc:	4628      	mov	r0, r5
 80040fe:	47b8      	blx	r7
 8004100:	3001      	adds	r0, #1
 8004102:	d1c0      	bne.n	8004086 <_printf_float+0x316>
 8004104:	e68f      	b.n	8003e26 <_printf_float+0xb6>
 8004106:	9a06      	ldr	r2, [sp, #24]
 8004108:	464b      	mov	r3, r9
 800410a:	4442      	add	r2, r8
 800410c:	4631      	mov	r1, r6
 800410e:	4628      	mov	r0, r5
 8004110:	47b8      	blx	r7
 8004112:	3001      	adds	r0, #1
 8004114:	d1c3      	bne.n	800409e <_printf_float+0x32e>
 8004116:	e686      	b.n	8003e26 <_printf_float+0xb6>
 8004118:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800411c:	f1ba 0f01 	cmp.w	sl, #1
 8004120:	dc01      	bgt.n	8004126 <_printf_float+0x3b6>
 8004122:	07db      	lsls	r3, r3, #31
 8004124:	d536      	bpl.n	8004194 <_printf_float+0x424>
 8004126:	2301      	movs	r3, #1
 8004128:	4642      	mov	r2, r8
 800412a:	4631      	mov	r1, r6
 800412c:	4628      	mov	r0, r5
 800412e:	47b8      	blx	r7
 8004130:	3001      	adds	r0, #1
 8004132:	f43f ae78 	beq.w	8003e26 <_printf_float+0xb6>
 8004136:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800413a:	4631      	mov	r1, r6
 800413c:	4628      	mov	r0, r5
 800413e:	47b8      	blx	r7
 8004140:	3001      	adds	r0, #1
 8004142:	f43f ae70 	beq.w	8003e26 <_printf_float+0xb6>
 8004146:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800414a:	2200      	movs	r2, #0
 800414c:	2300      	movs	r3, #0
 800414e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004152:	f7fc fcb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004156:	b9c0      	cbnz	r0, 800418a <_printf_float+0x41a>
 8004158:	4653      	mov	r3, sl
 800415a:	f108 0201 	add.w	r2, r8, #1
 800415e:	4631      	mov	r1, r6
 8004160:	4628      	mov	r0, r5
 8004162:	47b8      	blx	r7
 8004164:	3001      	adds	r0, #1
 8004166:	d10c      	bne.n	8004182 <_printf_float+0x412>
 8004168:	e65d      	b.n	8003e26 <_printf_float+0xb6>
 800416a:	2301      	movs	r3, #1
 800416c:	465a      	mov	r2, fp
 800416e:	4631      	mov	r1, r6
 8004170:	4628      	mov	r0, r5
 8004172:	47b8      	blx	r7
 8004174:	3001      	adds	r0, #1
 8004176:	f43f ae56 	beq.w	8003e26 <_printf_float+0xb6>
 800417a:	f108 0801 	add.w	r8, r8, #1
 800417e:	45d0      	cmp	r8, sl
 8004180:	dbf3      	blt.n	800416a <_printf_float+0x3fa>
 8004182:	464b      	mov	r3, r9
 8004184:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004188:	e6df      	b.n	8003f4a <_printf_float+0x1da>
 800418a:	f04f 0800 	mov.w	r8, #0
 800418e:	f104 0b1a 	add.w	fp, r4, #26
 8004192:	e7f4      	b.n	800417e <_printf_float+0x40e>
 8004194:	2301      	movs	r3, #1
 8004196:	4642      	mov	r2, r8
 8004198:	e7e1      	b.n	800415e <_printf_float+0x3ee>
 800419a:	2301      	movs	r3, #1
 800419c:	464a      	mov	r2, r9
 800419e:	4631      	mov	r1, r6
 80041a0:	4628      	mov	r0, r5
 80041a2:	47b8      	blx	r7
 80041a4:	3001      	adds	r0, #1
 80041a6:	f43f ae3e 	beq.w	8003e26 <_printf_float+0xb6>
 80041aa:	f108 0801 	add.w	r8, r8, #1
 80041ae:	68e3      	ldr	r3, [r4, #12]
 80041b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80041b2:	1a5b      	subs	r3, r3, r1
 80041b4:	4543      	cmp	r3, r8
 80041b6:	dcf0      	bgt.n	800419a <_printf_float+0x42a>
 80041b8:	e6fc      	b.n	8003fb4 <_printf_float+0x244>
 80041ba:	f04f 0800 	mov.w	r8, #0
 80041be:	f104 0919 	add.w	r9, r4, #25
 80041c2:	e7f4      	b.n	80041ae <_printf_float+0x43e>

080041c4 <_printf_common>:
 80041c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041c8:	4616      	mov	r6, r2
 80041ca:	4698      	mov	r8, r3
 80041cc:	688a      	ldr	r2, [r1, #8]
 80041ce:	690b      	ldr	r3, [r1, #16]
 80041d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041d4:	4293      	cmp	r3, r2
 80041d6:	bfb8      	it	lt
 80041d8:	4613      	movlt	r3, r2
 80041da:	6033      	str	r3, [r6, #0]
 80041dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80041e0:	4607      	mov	r7, r0
 80041e2:	460c      	mov	r4, r1
 80041e4:	b10a      	cbz	r2, 80041ea <_printf_common+0x26>
 80041e6:	3301      	adds	r3, #1
 80041e8:	6033      	str	r3, [r6, #0]
 80041ea:	6823      	ldr	r3, [r4, #0]
 80041ec:	0699      	lsls	r1, r3, #26
 80041ee:	bf42      	ittt	mi
 80041f0:	6833      	ldrmi	r3, [r6, #0]
 80041f2:	3302      	addmi	r3, #2
 80041f4:	6033      	strmi	r3, [r6, #0]
 80041f6:	6825      	ldr	r5, [r4, #0]
 80041f8:	f015 0506 	ands.w	r5, r5, #6
 80041fc:	d106      	bne.n	800420c <_printf_common+0x48>
 80041fe:	f104 0a19 	add.w	sl, r4, #25
 8004202:	68e3      	ldr	r3, [r4, #12]
 8004204:	6832      	ldr	r2, [r6, #0]
 8004206:	1a9b      	subs	r3, r3, r2
 8004208:	42ab      	cmp	r3, r5
 800420a:	dc26      	bgt.n	800425a <_printf_common+0x96>
 800420c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004210:	6822      	ldr	r2, [r4, #0]
 8004212:	3b00      	subs	r3, #0
 8004214:	bf18      	it	ne
 8004216:	2301      	movne	r3, #1
 8004218:	0692      	lsls	r2, r2, #26
 800421a:	d42b      	bmi.n	8004274 <_printf_common+0xb0>
 800421c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004220:	4641      	mov	r1, r8
 8004222:	4638      	mov	r0, r7
 8004224:	47c8      	blx	r9
 8004226:	3001      	adds	r0, #1
 8004228:	d01e      	beq.n	8004268 <_printf_common+0xa4>
 800422a:	6823      	ldr	r3, [r4, #0]
 800422c:	6922      	ldr	r2, [r4, #16]
 800422e:	f003 0306 	and.w	r3, r3, #6
 8004232:	2b04      	cmp	r3, #4
 8004234:	bf02      	ittt	eq
 8004236:	68e5      	ldreq	r5, [r4, #12]
 8004238:	6833      	ldreq	r3, [r6, #0]
 800423a:	1aed      	subeq	r5, r5, r3
 800423c:	68a3      	ldr	r3, [r4, #8]
 800423e:	bf0c      	ite	eq
 8004240:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004244:	2500      	movne	r5, #0
 8004246:	4293      	cmp	r3, r2
 8004248:	bfc4      	itt	gt
 800424a:	1a9b      	subgt	r3, r3, r2
 800424c:	18ed      	addgt	r5, r5, r3
 800424e:	2600      	movs	r6, #0
 8004250:	341a      	adds	r4, #26
 8004252:	42b5      	cmp	r5, r6
 8004254:	d11a      	bne.n	800428c <_printf_common+0xc8>
 8004256:	2000      	movs	r0, #0
 8004258:	e008      	b.n	800426c <_printf_common+0xa8>
 800425a:	2301      	movs	r3, #1
 800425c:	4652      	mov	r2, sl
 800425e:	4641      	mov	r1, r8
 8004260:	4638      	mov	r0, r7
 8004262:	47c8      	blx	r9
 8004264:	3001      	adds	r0, #1
 8004266:	d103      	bne.n	8004270 <_printf_common+0xac>
 8004268:	f04f 30ff 	mov.w	r0, #4294967295
 800426c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004270:	3501      	adds	r5, #1
 8004272:	e7c6      	b.n	8004202 <_printf_common+0x3e>
 8004274:	18e1      	adds	r1, r4, r3
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	2030      	movs	r0, #48	@ 0x30
 800427a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800427e:	4422      	add	r2, r4
 8004280:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004284:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004288:	3302      	adds	r3, #2
 800428a:	e7c7      	b.n	800421c <_printf_common+0x58>
 800428c:	2301      	movs	r3, #1
 800428e:	4622      	mov	r2, r4
 8004290:	4641      	mov	r1, r8
 8004292:	4638      	mov	r0, r7
 8004294:	47c8      	blx	r9
 8004296:	3001      	adds	r0, #1
 8004298:	d0e6      	beq.n	8004268 <_printf_common+0xa4>
 800429a:	3601      	adds	r6, #1
 800429c:	e7d9      	b.n	8004252 <_printf_common+0x8e>
	...

080042a0 <_printf_i>:
 80042a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042a4:	7e0f      	ldrb	r7, [r1, #24]
 80042a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042a8:	2f78      	cmp	r7, #120	@ 0x78
 80042aa:	4691      	mov	r9, r2
 80042ac:	4680      	mov	r8, r0
 80042ae:	460c      	mov	r4, r1
 80042b0:	469a      	mov	sl, r3
 80042b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80042b6:	d807      	bhi.n	80042c8 <_printf_i+0x28>
 80042b8:	2f62      	cmp	r7, #98	@ 0x62
 80042ba:	d80a      	bhi.n	80042d2 <_printf_i+0x32>
 80042bc:	2f00      	cmp	r7, #0
 80042be:	f000 80d1 	beq.w	8004464 <_printf_i+0x1c4>
 80042c2:	2f58      	cmp	r7, #88	@ 0x58
 80042c4:	f000 80b8 	beq.w	8004438 <_printf_i+0x198>
 80042c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042d0:	e03a      	b.n	8004348 <_printf_i+0xa8>
 80042d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042d6:	2b15      	cmp	r3, #21
 80042d8:	d8f6      	bhi.n	80042c8 <_printf_i+0x28>
 80042da:	a101      	add	r1, pc, #4	@ (adr r1, 80042e0 <_printf_i+0x40>)
 80042dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80042e0:	08004339 	.word	0x08004339
 80042e4:	0800434d 	.word	0x0800434d
 80042e8:	080042c9 	.word	0x080042c9
 80042ec:	080042c9 	.word	0x080042c9
 80042f0:	080042c9 	.word	0x080042c9
 80042f4:	080042c9 	.word	0x080042c9
 80042f8:	0800434d 	.word	0x0800434d
 80042fc:	080042c9 	.word	0x080042c9
 8004300:	080042c9 	.word	0x080042c9
 8004304:	080042c9 	.word	0x080042c9
 8004308:	080042c9 	.word	0x080042c9
 800430c:	0800444b 	.word	0x0800444b
 8004310:	08004377 	.word	0x08004377
 8004314:	08004405 	.word	0x08004405
 8004318:	080042c9 	.word	0x080042c9
 800431c:	080042c9 	.word	0x080042c9
 8004320:	0800446d 	.word	0x0800446d
 8004324:	080042c9 	.word	0x080042c9
 8004328:	08004377 	.word	0x08004377
 800432c:	080042c9 	.word	0x080042c9
 8004330:	080042c9 	.word	0x080042c9
 8004334:	0800440d 	.word	0x0800440d
 8004338:	6833      	ldr	r3, [r6, #0]
 800433a:	1d1a      	adds	r2, r3, #4
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	6032      	str	r2, [r6, #0]
 8004340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004344:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004348:	2301      	movs	r3, #1
 800434a:	e09c      	b.n	8004486 <_printf_i+0x1e6>
 800434c:	6833      	ldr	r3, [r6, #0]
 800434e:	6820      	ldr	r0, [r4, #0]
 8004350:	1d19      	adds	r1, r3, #4
 8004352:	6031      	str	r1, [r6, #0]
 8004354:	0606      	lsls	r6, r0, #24
 8004356:	d501      	bpl.n	800435c <_printf_i+0xbc>
 8004358:	681d      	ldr	r5, [r3, #0]
 800435a:	e003      	b.n	8004364 <_printf_i+0xc4>
 800435c:	0645      	lsls	r5, r0, #25
 800435e:	d5fb      	bpl.n	8004358 <_printf_i+0xb8>
 8004360:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004364:	2d00      	cmp	r5, #0
 8004366:	da03      	bge.n	8004370 <_printf_i+0xd0>
 8004368:	232d      	movs	r3, #45	@ 0x2d
 800436a:	426d      	negs	r5, r5
 800436c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004370:	4858      	ldr	r0, [pc, #352]	@ (80044d4 <_printf_i+0x234>)
 8004372:	230a      	movs	r3, #10
 8004374:	e011      	b.n	800439a <_printf_i+0xfa>
 8004376:	6821      	ldr	r1, [r4, #0]
 8004378:	6833      	ldr	r3, [r6, #0]
 800437a:	0608      	lsls	r0, r1, #24
 800437c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004380:	d402      	bmi.n	8004388 <_printf_i+0xe8>
 8004382:	0649      	lsls	r1, r1, #25
 8004384:	bf48      	it	mi
 8004386:	b2ad      	uxthmi	r5, r5
 8004388:	2f6f      	cmp	r7, #111	@ 0x6f
 800438a:	4852      	ldr	r0, [pc, #328]	@ (80044d4 <_printf_i+0x234>)
 800438c:	6033      	str	r3, [r6, #0]
 800438e:	bf14      	ite	ne
 8004390:	230a      	movne	r3, #10
 8004392:	2308      	moveq	r3, #8
 8004394:	2100      	movs	r1, #0
 8004396:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800439a:	6866      	ldr	r6, [r4, #4]
 800439c:	60a6      	str	r6, [r4, #8]
 800439e:	2e00      	cmp	r6, #0
 80043a0:	db05      	blt.n	80043ae <_printf_i+0x10e>
 80043a2:	6821      	ldr	r1, [r4, #0]
 80043a4:	432e      	orrs	r6, r5
 80043a6:	f021 0104 	bic.w	r1, r1, #4
 80043aa:	6021      	str	r1, [r4, #0]
 80043ac:	d04b      	beq.n	8004446 <_printf_i+0x1a6>
 80043ae:	4616      	mov	r6, r2
 80043b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80043b4:	fb03 5711 	mls	r7, r3, r1, r5
 80043b8:	5dc7      	ldrb	r7, [r0, r7]
 80043ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043be:	462f      	mov	r7, r5
 80043c0:	42bb      	cmp	r3, r7
 80043c2:	460d      	mov	r5, r1
 80043c4:	d9f4      	bls.n	80043b0 <_printf_i+0x110>
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d10b      	bne.n	80043e2 <_printf_i+0x142>
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	07df      	lsls	r7, r3, #31
 80043ce:	d508      	bpl.n	80043e2 <_printf_i+0x142>
 80043d0:	6923      	ldr	r3, [r4, #16]
 80043d2:	6861      	ldr	r1, [r4, #4]
 80043d4:	4299      	cmp	r1, r3
 80043d6:	bfde      	ittt	le
 80043d8:	2330      	movle	r3, #48	@ 0x30
 80043da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80043e2:	1b92      	subs	r2, r2, r6
 80043e4:	6122      	str	r2, [r4, #16]
 80043e6:	f8cd a000 	str.w	sl, [sp]
 80043ea:	464b      	mov	r3, r9
 80043ec:	aa03      	add	r2, sp, #12
 80043ee:	4621      	mov	r1, r4
 80043f0:	4640      	mov	r0, r8
 80043f2:	f7ff fee7 	bl	80041c4 <_printf_common>
 80043f6:	3001      	adds	r0, #1
 80043f8:	d14a      	bne.n	8004490 <_printf_i+0x1f0>
 80043fa:	f04f 30ff 	mov.w	r0, #4294967295
 80043fe:	b004      	add	sp, #16
 8004400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	f043 0320 	orr.w	r3, r3, #32
 800440a:	6023      	str	r3, [r4, #0]
 800440c:	4832      	ldr	r0, [pc, #200]	@ (80044d8 <_printf_i+0x238>)
 800440e:	2778      	movs	r7, #120	@ 0x78
 8004410:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	6831      	ldr	r1, [r6, #0]
 8004418:	061f      	lsls	r7, r3, #24
 800441a:	f851 5b04 	ldr.w	r5, [r1], #4
 800441e:	d402      	bmi.n	8004426 <_printf_i+0x186>
 8004420:	065f      	lsls	r7, r3, #25
 8004422:	bf48      	it	mi
 8004424:	b2ad      	uxthmi	r5, r5
 8004426:	6031      	str	r1, [r6, #0]
 8004428:	07d9      	lsls	r1, r3, #31
 800442a:	bf44      	itt	mi
 800442c:	f043 0320 	orrmi.w	r3, r3, #32
 8004430:	6023      	strmi	r3, [r4, #0]
 8004432:	b11d      	cbz	r5, 800443c <_printf_i+0x19c>
 8004434:	2310      	movs	r3, #16
 8004436:	e7ad      	b.n	8004394 <_printf_i+0xf4>
 8004438:	4826      	ldr	r0, [pc, #152]	@ (80044d4 <_printf_i+0x234>)
 800443a:	e7e9      	b.n	8004410 <_printf_i+0x170>
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	f023 0320 	bic.w	r3, r3, #32
 8004442:	6023      	str	r3, [r4, #0]
 8004444:	e7f6      	b.n	8004434 <_printf_i+0x194>
 8004446:	4616      	mov	r6, r2
 8004448:	e7bd      	b.n	80043c6 <_printf_i+0x126>
 800444a:	6833      	ldr	r3, [r6, #0]
 800444c:	6825      	ldr	r5, [r4, #0]
 800444e:	6961      	ldr	r1, [r4, #20]
 8004450:	1d18      	adds	r0, r3, #4
 8004452:	6030      	str	r0, [r6, #0]
 8004454:	062e      	lsls	r6, r5, #24
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	d501      	bpl.n	800445e <_printf_i+0x1be>
 800445a:	6019      	str	r1, [r3, #0]
 800445c:	e002      	b.n	8004464 <_printf_i+0x1c4>
 800445e:	0668      	lsls	r0, r5, #25
 8004460:	d5fb      	bpl.n	800445a <_printf_i+0x1ba>
 8004462:	8019      	strh	r1, [r3, #0]
 8004464:	2300      	movs	r3, #0
 8004466:	6123      	str	r3, [r4, #16]
 8004468:	4616      	mov	r6, r2
 800446a:	e7bc      	b.n	80043e6 <_printf_i+0x146>
 800446c:	6833      	ldr	r3, [r6, #0]
 800446e:	1d1a      	adds	r2, r3, #4
 8004470:	6032      	str	r2, [r6, #0]
 8004472:	681e      	ldr	r6, [r3, #0]
 8004474:	6862      	ldr	r2, [r4, #4]
 8004476:	2100      	movs	r1, #0
 8004478:	4630      	mov	r0, r6
 800447a:	f7fb fea9 	bl	80001d0 <memchr>
 800447e:	b108      	cbz	r0, 8004484 <_printf_i+0x1e4>
 8004480:	1b80      	subs	r0, r0, r6
 8004482:	6060      	str	r0, [r4, #4]
 8004484:	6863      	ldr	r3, [r4, #4]
 8004486:	6123      	str	r3, [r4, #16]
 8004488:	2300      	movs	r3, #0
 800448a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800448e:	e7aa      	b.n	80043e6 <_printf_i+0x146>
 8004490:	6923      	ldr	r3, [r4, #16]
 8004492:	4632      	mov	r2, r6
 8004494:	4649      	mov	r1, r9
 8004496:	4640      	mov	r0, r8
 8004498:	47d0      	blx	sl
 800449a:	3001      	adds	r0, #1
 800449c:	d0ad      	beq.n	80043fa <_printf_i+0x15a>
 800449e:	6823      	ldr	r3, [r4, #0]
 80044a0:	079b      	lsls	r3, r3, #30
 80044a2:	d413      	bmi.n	80044cc <_printf_i+0x22c>
 80044a4:	68e0      	ldr	r0, [r4, #12]
 80044a6:	9b03      	ldr	r3, [sp, #12]
 80044a8:	4298      	cmp	r0, r3
 80044aa:	bfb8      	it	lt
 80044ac:	4618      	movlt	r0, r3
 80044ae:	e7a6      	b.n	80043fe <_printf_i+0x15e>
 80044b0:	2301      	movs	r3, #1
 80044b2:	4632      	mov	r2, r6
 80044b4:	4649      	mov	r1, r9
 80044b6:	4640      	mov	r0, r8
 80044b8:	47d0      	blx	sl
 80044ba:	3001      	adds	r0, #1
 80044bc:	d09d      	beq.n	80043fa <_printf_i+0x15a>
 80044be:	3501      	adds	r5, #1
 80044c0:	68e3      	ldr	r3, [r4, #12]
 80044c2:	9903      	ldr	r1, [sp, #12]
 80044c4:	1a5b      	subs	r3, r3, r1
 80044c6:	42ab      	cmp	r3, r5
 80044c8:	dcf2      	bgt.n	80044b0 <_printf_i+0x210>
 80044ca:	e7eb      	b.n	80044a4 <_printf_i+0x204>
 80044cc:	2500      	movs	r5, #0
 80044ce:	f104 0619 	add.w	r6, r4, #25
 80044d2:	e7f5      	b.n	80044c0 <_printf_i+0x220>
 80044d4:	08006d09 	.word	0x08006d09
 80044d8:	08006d1a 	.word	0x08006d1a

080044dc <__sflush_r>:
 80044dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044e4:	0716      	lsls	r6, r2, #28
 80044e6:	4605      	mov	r5, r0
 80044e8:	460c      	mov	r4, r1
 80044ea:	d454      	bmi.n	8004596 <__sflush_r+0xba>
 80044ec:	684b      	ldr	r3, [r1, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	dc02      	bgt.n	80044f8 <__sflush_r+0x1c>
 80044f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	dd48      	ble.n	800458a <__sflush_r+0xae>
 80044f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80044fa:	2e00      	cmp	r6, #0
 80044fc:	d045      	beq.n	800458a <__sflush_r+0xae>
 80044fe:	2300      	movs	r3, #0
 8004500:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004504:	682f      	ldr	r7, [r5, #0]
 8004506:	6a21      	ldr	r1, [r4, #32]
 8004508:	602b      	str	r3, [r5, #0]
 800450a:	d030      	beq.n	800456e <__sflush_r+0x92>
 800450c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800450e:	89a3      	ldrh	r3, [r4, #12]
 8004510:	0759      	lsls	r1, r3, #29
 8004512:	d505      	bpl.n	8004520 <__sflush_r+0x44>
 8004514:	6863      	ldr	r3, [r4, #4]
 8004516:	1ad2      	subs	r2, r2, r3
 8004518:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800451a:	b10b      	cbz	r3, 8004520 <__sflush_r+0x44>
 800451c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800451e:	1ad2      	subs	r2, r2, r3
 8004520:	2300      	movs	r3, #0
 8004522:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004524:	6a21      	ldr	r1, [r4, #32]
 8004526:	4628      	mov	r0, r5
 8004528:	47b0      	blx	r6
 800452a:	1c43      	adds	r3, r0, #1
 800452c:	89a3      	ldrh	r3, [r4, #12]
 800452e:	d106      	bne.n	800453e <__sflush_r+0x62>
 8004530:	6829      	ldr	r1, [r5, #0]
 8004532:	291d      	cmp	r1, #29
 8004534:	d82b      	bhi.n	800458e <__sflush_r+0xb2>
 8004536:	4a2a      	ldr	r2, [pc, #168]	@ (80045e0 <__sflush_r+0x104>)
 8004538:	40ca      	lsrs	r2, r1
 800453a:	07d6      	lsls	r6, r2, #31
 800453c:	d527      	bpl.n	800458e <__sflush_r+0xb2>
 800453e:	2200      	movs	r2, #0
 8004540:	6062      	str	r2, [r4, #4]
 8004542:	04d9      	lsls	r1, r3, #19
 8004544:	6922      	ldr	r2, [r4, #16]
 8004546:	6022      	str	r2, [r4, #0]
 8004548:	d504      	bpl.n	8004554 <__sflush_r+0x78>
 800454a:	1c42      	adds	r2, r0, #1
 800454c:	d101      	bne.n	8004552 <__sflush_r+0x76>
 800454e:	682b      	ldr	r3, [r5, #0]
 8004550:	b903      	cbnz	r3, 8004554 <__sflush_r+0x78>
 8004552:	6560      	str	r0, [r4, #84]	@ 0x54
 8004554:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004556:	602f      	str	r7, [r5, #0]
 8004558:	b1b9      	cbz	r1, 800458a <__sflush_r+0xae>
 800455a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800455e:	4299      	cmp	r1, r3
 8004560:	d002      	beq.n	8004568 <__sflush_r+0x8c>
 8004562:	4628      	mov	r0, r5
 8004564:	f001 f9c4 	bl	80058f0 <_free_r>
 8004568:	2300      	movs	r3, #0
 800456a:	6363      	str	r3, [r4, #52]	@ 0x34
 800456c:	e00d      	b.n	800458a <__sflush_r+0xae>
 800456e:	2301      	movs	r3, #1
 8004570:	4628      	mov	r0, r5
 8004572:	47b0      	blx	r6
 8004574:	4602      	mov	r2, r0
 8004576:	1c50      	adds	r0, r2, #1
 8004578:	d1c9      	bne.n	800450e <__sflush_r+0x32>
 800457a:	682b      	ldr	r3, [r5, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0c6      	beq.n	800450e <__sflush_r+0x32>
 8004580:	2b1d      	cmp	r3, #29
 8004582:	d001      	beq.n	8004588 <__sflush_r+0xac>
 8004584:	2b16      	cmp	r3, #22
 8004586:	d11e      	bne.n	80045c6 <__sflush_r+0xea>
 8004588:	602f      	str	r7, [r5, #0]
 800458a:	2000      	movs	r0, #0
 800458c:	e022      	b.n	80045d4 <__sflush_r+0xf8>
 800458e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004592:	b21b      	sxth	r3, r3
 8004594:	e01b      	b.n	80045ce <__sflush_r+0xf2>
 8004596:	690f      	ldr	r7, [r1, #16]
 8004598:	2f00      	cmp	r7, #0
 800459a:	d0f6      	beq.n	800458a <__sflush_r+0xae>
 800459c:	0793      	lsls	r3, r2, #30
 800459e:	680e      	ldr	r6, [r1, #0]
 80045a0:	bf08      	it	eq
 80045a2:	694b      	ldreq	r3, [r1, #20]
 80045a4:	600f      	str	r7, [r1, #0]
 80045a6:	bf18      	it	ne
 80045a8:	2300      	movne	r3, #0
 80045aa:	eba6 0807 	sub.w	r8, r6, r7
 80045ae:	608b      	str	r3, [r1, #8]
 80045b0:	f1b8 0f00 	cmp.w	r8, #0
 80045b4:	dde9      	ble.n	800458a <__sflush_r+0xae>
 80045b6:	6a21      	ldr	r1, [r4, #32]
 80045b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80045ba:	4643      	mov	r3, r8
 80045bc:	463a      	mov	r2, r7
 80045be:	4628      	mov	r0, r5
 80045c0:	47b0      	blx	r6
 80045c2:	2800      	cmp	r0, #0
 80045c4:	dc08      	bgt.n	80045d8 <__sflush_r+0xfc>
 80045c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045ce:	81a3      	strh	r3, [r4, #12]
 80045d0:	f04f 30ff 	mov.w	r0, #4294967295
 80045d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045d8:	4407      	add	r7, r0
 80045da:	eba8 0800 	sub.w	r8, r8, r0
 80045de:	e7e7      	b.n	80045b0 <__sflush_r+0xd4>
 80045e0:	20400001 	.word	0x20400001

080045e4 <_fflush_r>:
 80045e4:	b538      	push	{r3, r4, r5, lr}
 80045e6:	690b      	ldr	r3, [r1, #16]
 80045e8:	4605      	mov	r5, r0
 80045ea:	460c      	mov	r4, r1
 80045ec:	b913      	cbnz	r3, 80045f4 <_fflush_r+0x10>
 80045ee:	2500      	movs	r5, #0
 80045f0:	4628      	mov	r0, r5
 80045f2:	bd38      	pop	{r3, r4, r5, pc}
 80045f4:	b118      	cbz	r0, 80045fe <_fflush_r+0x1a>
 80045f6:	6a03      	ldr	r3, [r0, #32]
 80045f8:	b90b      	cbnz	r3, 80045fe <_fflush_r+0x1a>
 80045fa:	f000 f8a7 	bl	800474c <__sinit>
 80045fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f3      	beq.n	80045ee <_fflush_r+0xa>
 8004606:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004608:	07d0      	lsls	r0, r2, #31
 800460a:	d404      	bmi.n	8004616 <_fflush_r+0x32>
 800460c:	0599      	lsls	r1, r3, #22
 800460e:	d402      	bmi.n	8004616 <_fflush_r+0x32>
 8004610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004612:	f000 fb04 	bl	8004c1e <__retarget_lock_acquire_recursive>
 8004616:	4628      	mov	r0, r5
 8004618:	4621      	mov	r1, r4
 800461a:	f7ff ff5f 	bl	80044dc <__sflush_r>
 800461e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004620:	07da      	lsls	r2, r3, #31
 8004622:	4605      	mov	r5, r0
 8004624:	d4e4      	bmi.n	80045f0 <_fflush_r+0xc>
 8004626:	89a3      	ldrh	r3, [r4, #12]
 8004628:	059b      	lsls	r3, r3, #22
 800462a:	d4e1      	bmi.n	80045f0 <_fflush_r+0xc>
 800462c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800462e:	f000 faf7 	bl	8004c20 <__retarget_lock_release_recursive>
 8004632:	e7dd      	b.n	80045f0 <_fflush_r+0xc>

08004634 <std>:
 8004634:	2300      	movs	r3, #0
 8004636:	b510      	push	{r4, lr}
 8004638:	4604      	mov	r4, r0
 800463a:	e9c0 3300 	strd	r3, r3, [r0]
 800463e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004642:	6083      	str	r3, [r0, #8]
 8004644:	8181      	strh	r1, [r0, #12]
 8004646:	6643      	str	r3, [r0, #100]	@ 0x64
 8004648:	81c2      	strh	r2, [r0, #14]
 800464a:	6183      	str	r3, [r0, #24]
 800464c:	4619      	mov	r1, r3
 800464e:	2208      	movs	r2, #8
 8004650:	305c      	adds	r0, #92	@ 0x5c
 8004652:	f000 fa79 	bl	8004b48 <memset>
 8004656:	4b0d      	ldr	r3, [pc, #52]	@ (800468c <std+0x58>)
 8004658:	6263      	str	r3, [r4, #36]	@ 0x24
 800465a:	4b0d      	ldr	r3, [pc, #52]	@ (8004690 <std+0x5c>)
 800465c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800465e:	4b0d      	ldr	r3, [pc, #52]	@ (8004694 <std+0x60>)
 8004660:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004662:	4b0d      	ldr	r3, [pc, #52]	@ (8004698 <std+0x64>)
 8004664:	6323      	str	r3, [r4, #48]	@ 0x30
 8004666:	4b0d      	ldr	r3, [pc, #52]	@ (800469c <std+0x68>)
 8004668:	6224      	str	r4, [r4, #32]
 800466a:	429c      	cmp	r4, r3
 800466c:	d006      	beq.n	800467c <std+0x48>
 800466e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004672:	4294      	cmp	r4, r2
 8004674:	d002      	beq.n	800467c <std+0x48>
 8004676:	33d0      	adds	r3, #208	@ 0xd0
 8004678:	429c      	cmp	r4, r3
 800467a:	d105      	bne.n	8004688 <std+0x54>
 800467c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004684:	f000 baca 	b.w	8004c1c <__retarget_lock_init_recursive>
 8004688:	bd10      	pop	{r4, pc}
 800468a:	bf00      	nop
 800468c:	08004999 	.word	0x08004999
 8004690:	080049bb 	.word	0x080049bb
 8004694:	080049f3 	.word	0x080049f3
 8004698:	08004a17 	.word	0x08004a17
 800469c:	200006f0 	.word	0x200006f0

080046a0 <stdio_exit_handler>:
 80046a0:	4a02      	ldr	r2, [pc, #8]	@ (80046ac <stdio_exit_handler+0xc>)
 80046a2:	4903      	ldr	r1, [pc, #12]	@ (80046b0 <stdio_exit_handler+0x10>)
 80046a4:	4803      	ldr	r0, [pc, #12]	@ (80046b4 <stdio_exit_handler+0x14>)
 80046a6:	f000 b869 	b.w	800477c <_fwalk_sglue>
 80046aa:	bf00      	nop
 80046ac:	20000004 	.word	0x20000004
 80046b0:	080045e5 	.word	0x080045e5
 80046b4:	20000014 	.word	0x20000014

080046b8 <cleanup_stdio>:
 80046b8:	6841      	ldr	r1, [r0, #4]
 80046ba:	4b0c      	ldr	r3, [pc, #48]	@ (80046ec <cleanup_stdio+0x34>)
 80046bc:	4299      	cmp	r1, r3
 80046be:	b510      	push	{r4, lr}
 80046c0:	4604      	mov	r4, r0
 80046c2:	d001      	beq.n	80046c8 <cleanup_stdio+0x10>
 80046c4:	f7ff ff8e 	bl	80045e4 <_fflush_r>
 80046c8:	68a1      	ldr	r1, [r4, #8]
 80046ca:	4b09      	ldr	r3, [pc, #36]	@ (80046f0 <cleanup_stdio+0x38>)
 80046cc:	4299      	cmp	r1, r3
 80046ce:	d002      	beq.n	80046d6 <cleanup_stdio+0x1e>
 80046d0:	4620      	mov	r0, r4
 80046d2:	f7ff ff87 	bl	80045e4 <_fflush_r>
 80046d6:	68e1      	ldr	r1, [r4, #12]
 80046d8:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <cleanup_stdio+0x3c>)
 80046da:	4299      	cmp	r1, r3
 80046dc:	d004      	beq.n	80046e8 <cleanup_stdio+0x30>
 80046de:	4620      	mov	r0, r4
 80046e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046e4:	f7ff bf7e 	b.w	80045e4 <_fflush_r>
 80046e8:	bd10      	pop	{r4, pc}
 80046ea:	bf00      	nop
 80046ec:	200006f0 	.word	0x200006f0
 80046f0:	20000758 	.word	0x20000758
 80046f4:	200007c0 	.word	0x200007c0

080046f8 <global_stdio_init.part.0>:
 80046f8:	b510      	push	{r4, lr}
 80046fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004728 <global_stdio_init.part.0+0x30>)
 80046fc:	4c0b      	ldr	r4, [pc, #44]	@ (800472c <global_stdio_init.part.0+0x34>)
 80046fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004730 <global_stdio_init.part.0+0x38>)
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	4620      	mov	r0, r4
 8004704:	2200      	movs	r2, #0
 8004706:	2104      	movs	r1, #4
 8004708:	f7ff ff94 	bl	8004634 <std>
 800470c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004710:	2201      	movs	r2, #1
 8004712:	2109      	movs	r1, #9
 8004714:	f7ff ff8e 	bl	8004634 <std>
 8004718:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800471c:	2202      	movs	r2, #2
 800471e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004722:	2112      	movs	r1, #18
 8004724:	f7ff bf86 	b.w	8004634 <std>
 8004728:	20000828 	.word	0x20000828
 800472c:	200006f0 	.word	0x200006f0
 8004730:	080046a1 	.word	0x080046a1

08004734 <__sfp_lock_acquire>:
 8004734:	4801      	ldr	r0, [pc, #4]	@ (800473c <__sfp_lock_acquire+0x8>)
 8004736:	f000 ba72 	b.w	8004c1e <__retarget_lock_acquire_recursive>
 800473a:	bf00      	nop
 800473c:	20000831 	.word	0x20000831

08004740 <__sfp_lock_release>:
 8004740:	4801      	ldr	r0, [pc, #4]	@ (8004748 <__sfp_lock_release+0x8>)
 8004742:	f000 ba6d 	b.w	8004c20 <__retarget_lock_release_recursive>
 8004746:	bf00      	nop
 8004748:	20000831 	.word	0x20000831

0800474c <__sinit>:
 800474c:	b510      	push	{r4, lr}
 800474e:	4604      	mov	r4, r0
 8004750:	f7ff fff0 	bl	8004734 <__sfp_lock_acquire>
 8004754:	6a23      	ldr	r3, [r4, #32]
 8004756:	b11b      	cbz	r3, 8004760 <__sinit+0x14>
 8004758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800475c:	f7ff bff0 	b.w	8004740 <__sfp_lock_release>
 8004760:	4b04      	ldr	r3, [pc, #16]	@ (8004774 <__sinit+0x28>)
 8004762:	6223      	str	r3, [r4, #32]
 8004764:	4b04      	ldr	r3, [pc, #16]	@ (8004778 <__sinit+0x2c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d1f5      	bne.n	8004758 <__sinit+0xc>
 800476c:	f7ff ffc4 	bl	80046f8 <global_stdio_init.part.0>
 8004770:	e7f2      	b.n	8004758 <__sinit+0xc>
 8004772:	bf00      	nop
 8004774:	080046b9 	.word	0x080046b9
 8004778:	20000828 	.word	0x20000828

0800477c <_fwalk_sglue>:
 800477c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004780:	4607      	mov	r7, r0
 8004782:	4688      	mov	r8, r1
 8004784:	4614      	mov	r4, r2
 8004786:	2600      	movs	r6, #0
 8004788:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800478c:	f1b9 0901 	subs.w	r9, r9, #1
 8004790:	d505      	bpl.n	800479e <_fwalk_sglue+0x22>
 8004792:	6824      	ldr	r4, [r4, #0]
 8004794:	2c00      	cmp	r4, #0
 8004796:	d1f7      	bne.n	8004788 <_fwalk_sglue+0xc>
 8004798:	4630      	mov	r0, r6
 800479a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800479e:	89ab      	ldrh	r3, [r5, #12]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d907      	bls.n	80047b4 <_fwalk_sglue+0x38>
 80047a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047a8:	3301      	adds	r3, #1
 80047aa:	d003      	beq.n	80047b4 <_fwalk_sglue+0x38>
 80047ac:	4629      	mov	r1, r5
 80047ae:	4638      	mov	r0, r7
 80047b0:	47c0      	blx	r8
 80047b2:	4306      	orrs	r6, r0
 80047b4:	3568      	adds	r5, #104	@ 0x68
 80047b6:	e7e9      	b.n	800478c <_fwalk_sglue+0x10>

080047b8 <iprintf>:
 80047b8:	b40f      	push	{r0, r1, r2, r3}
 80047ba:	b507      	push	{r0, r1, r2, lr}
 80047bc:	4906      	ldr	r1, [pc, #24]	@ (80047d8 <iprintf+0x20>)
 80047be:	ab04      	add	r3, sp, #16
 80047c0:	6808      	ldr	r0, [r1, #0]
 80047c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80047c6:	6881      	ldr	r1, [r0, #8]
 80047c8:	9301      	str	r3, [sp, #4]
 80047ca:	f001 fe8d 	bl	80064e8 <_vfiprintf_r>
 80047ce:	b003      	add	sp, #12
 80047d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80047d4:	b004      	add	sp, #16
 80047d6:	4770      	bx	lr
 80047d8:	20000010 	.word	0x20000010

080047dc <setbuf>:
 80047dc:	fab1 f281 	clz	r2, r1
 80047e0:	0952      	lsrs	r2, r2, #5
 80047e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047e6:	0052      	lsls	r2, r2, #1
 80047e8:	f000 b800 	b.w	80047ec <setvbuf>

080047ec <setvbuf>:
 80047ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80047f0:	461d      	mov	r5, r3
 80047f2:	4b57      	ldr	r3, [pc, #348]	@ (8004950 <setvbuf+0x164>)
 80047f4:	681f      	ldr	r7, [r3, #0]
 80047f6:	4604      	mov	r4, r0
 80047f8:	460e      	mov	r6, r1
 80047fa:	4690      	mov	r8, r2
 80047fc:	b127      	cbz	r7, 8004808 <setvbuf+0x1c>
 80047fe:	6a3b      	ldr	r3, [r7, #32]
 8004800:	b913      	cbnz	r3, 8004808 <setvbuf+0x1c>
 8004802:	4638      	mov	r0, r7
 8004804:	f7ff ffa2 	bl	800474c <__sinit>
 8004808:	f1b8 0f02 	cmp.w	r8, #2
 800480c:	d006      	beq.n	800481c <setvbuf+0x30>
 800480e:	f1b8 0f01 	cmp.w	r8, #1
 8004812:	f200 809a 	bhi.w	800494a <setvbuf+0x15e>
 8004816:	2d00      	cmp	r5, #0
 8004818:	f2c0 8097 	blt.w	800494a <setvbuf+0x15e>
 800481c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800481e:	07d9      	lsls	r1, r3, #31
 8004820:	d405      	bmi.n	800482e <setvbuf+0x42>
 8004822:	89a3      	ldrh	r3, [r4, #12]
 8004824:	059a      	lsls	r2, r3, #22
 8004826:	d402      	bmi.n	800482e <setvbuf+0x42>
 8004828:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800482a:	f000 f9f8 	bl	8004c1e <__retarget_lock_acquire_recursive>
 800482e:	4621      	mov	r1, r4
 8004830:	4638      	mov	r0, r7
 8004832:	f7ff fed7 	bl	80045e4 <_fflush_r>
 8004836:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004838:	b141      	cbz	r1, 800484c <setvbuf+0x60>
 800483a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800483e:	4299      	cmp	r1, r3
 8004840:	d002      	beq.n	8004848 <setvbuf+0x5c>
 8004842:	4638      	mov	r0, r7
 8004844:	f001 f854 	bl	80058f0 <_free_r>
 8004848:	2300      	movs	r3, #0
 800484a:	6363      	str	r3, [r4, #52]	@ 0x34
 800484c:	2300      	movs	r3, #0
 800484e:	61a3      	str	r3, [r4, #24]
 8004850:	6063      	str	r3, [r4, #4]
 8004852:	89a3      	ldrh	r3, [r4, #12]
 8004854:	061b      	lsls	r3, r3, #24
 8004856:	d503      	bpl.n	8004860 <setvbuf+0x74>
 8004858:	6921      	ldr	r1, [r4, #16]
 800485a:	4638      	mov	r0, r7
 800485c:	f001 f848 	bl	80058f0 <_free_r>
 8004860:	89a3      	ldrh	r3, [r4, #12]
 8004862:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004866:	f023 0303 	bic.w	r3, r3, #3
 800486a:	f1b8 0f02 	cmp.w	r8, #2
 800486e:	81a3      	strh	r3, [r4, #12]
 8004870:	d061      	beq.n	8004936 <setvbuf+0x14a>
 8004872:	ab01      	add	r3, sp, #4
 8004874:	466a      	mov	r2, sp
 8004876:	4621      	mov	r1, r4
 8004878:	4638      	mov	r0, r7
 800487a:	f001 ff4d 	bl	8006718 <__swhatbuf_r>
 800487e:	89a3      	ldrh	r3, [r4, #12]
 8004880:	4318      	orrs	r0, r3
 8004882:	81a0      	strh	r0, [r4, #12]
 8004884:	bb2d      	cbnz	r5, 80048d2 <setvbuf+0xe6>
 8004886:	9d00      	ldr	r5, [sp, #0]
 8004888:	4628      	mov	r0, r5
 800488a:	f001 f87b 	bl	8005984 <malloc>
 800488e:	4606      	mov	r6, r0
 8004890:	2800      	cmp	r0, #0
 8004892:	d152      	bne.n	800493a <setvbuf+0x14e>
 8004894:	f8dd 9000 	ldr.w	r9, [sp]
 8004898:	45a9      	cmp	r9, r5
 800489a:	d140      	bne.n	800491e <setvbuf+0x132>
 800489c:	f04f 35ff 	mov.w	r5, #4294967295
 80048a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048a4:	f043 0202 	orr.w	r2, r3, #2
 80048a8:	81a2      	strh	r2, [r4, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	60a2      	str	r2, [r4, #8]
 80048ae:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80048b2:	6022      	str	r2, [r4, #0]
 80048b4:	6122      	str	r2, [r4, #16]
 80048b6:	2201      	movs	r2, #1
 80048b8:	6162      	str	r2, [r4, #20]
 80048ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80048bc:	07d6      	lsls	r6, r2, #31
 80048be:	d404      	bmi.n	80048ca <setvbuf+0xde>
 80048c0:	0598      	lsls	r0, r3, #22
 80048c2:	d402      	bmi.n	80048ca <setvbuf+0xde>
 80048c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048c6:	f000 f9ab 	bl	8004c20 <__retarget_lock_release_recursive>
 80048ca:	4628      	mov	r0, r5
 80048cc:	b003      	add	sp, #12
 80048ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048d2:	2e00      	cmp	r6, #0
 80048d4:	d0d8      	beq.n	8004888 <setvbuf+0x9c>
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	b913      	cbnz	r3, 80048e0 <setvbuf+0xf4>
 80048da:	4638      	mov	r0, r7
 80048dc:	f7ff ff36 	bl	800474c <__sinit>
 80048e0:	f1b8 0f01 	cmp.w	r8, #1
 80048e4:	bf08      	it	eq
 80048e6:	89a3      	ldrheq	r3, [r4, #12]
 80048e8:	6026      	str	r6, [r4, #0]
 80048ea:	bf04      	itt	eq
 80048ec:	f043 0301 	orreq.w	r3, r3, #1
 80048f0:	81a3      	strheq	r3, [r4, #12]
 80048f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048f6:	f013 0208 	ands.w	r2, r3, #8
 80048fa:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80048fe:	d01e      	beq.n	800493e <setvbuf+0x152>
 8004900:	07d9      	lsls	r1, r3, #31
 8004902:	bf41      	itttt	mi
 8004904:	2200      	movmi	r2, #0
 8004906:	426d      	negmi	r5, r5
 8004908:	60a2      	strmi	r2, [r4, #8]
 800490a:	61a5      	strmi	r5, [r4, #24]
 800490c:	bf58      	it	pl
 800490e:	60a5      	strpl	r5, [r4, #8]
 8004910:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004912:	07d2      	lsls	r2, r2, #31
 8004914:	d401      	bmi.n	800491a <setvbuf+0x12e>
 8004916:	059b      	lsls	r3, r3, #22
 8004918:	d513      	bpl.n	8004942 <setvbuf+0x156>
 800491a:	2500      	movs	r5, #0
 800491c:	e7d5      	b.n	80048ca <setvbuf+0xde>
 800491e:	4648      	mov	r0, r9
 8004920:	f001 f830 	bl	8005984 <malloc>
 8004924:	4606      	mov	r6, r0
 8004926:	2800      	cmp	r0, #0
 8004928:	d0b8      	beq.n	800489c <setvbuf+0xb0>
 800492a:	89a3      	ldrh	r3, [r4, #12]
 800492c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004930:	81a3      	strh	r3, [r4, #12]
 8004932:	464d      	mov	r5, r9
 8004934:	e7cf      	b.n	80048d6 <setvbuf+0xea>
 8004936:	2500      	movs	r5, #0
 8004938:	e7b2      	b.n	80048a0 <setvbuf+0xb4>
 800493a:	46a9      	mov	r9, r5
 800493c:	e7f5      	b.n	800492a <setvbuf+0x13e>
 800493e:	60a2      	str	r2, [r4, #8]
 8004940:	e7e6      	b.n	8004910 <setvbuf+0x124>
 8004942:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004944:	f000 f96c 	bl	8004c20 <__retarget_lock_release_recursive>
 8004948:	e7e7      	b.n	800491a <setvbuf+0x12e>
 800494a:	f04f 35ff 	mov.w	r5, #4294967295
 800494e:	e7bc      	b.n	80048ca <setvbuf+0xde>
 8004950:	20000010 	.word	0x20000010

08004954 <siprintf>:
 8004954:	b40e      	push	{r1, r2, r3}
 8004956:	b510      	push	{r4, lr}
 8004958:	b09d      	sub	sp, #116	@ 0x74
 800495a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800495c:	9002      	str	r0, [sp, #8]
 800495e:	9006      	str	r0, [sp, #24]
 8004960:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004964:	480a      	ldr	r0, [pc, #40]	@ (8004990 <siprintf+0x3c>)
 8004966:	9107      	str	r1, [sp, #28]
 8004968:	9104      	str	r1, [sp, #16]
 800496a:	490a      	ldr	r1, [pc, #40]	@ (8004994 <siprintf+0x40>)
 800496c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004970:	9105      	str	r1, [sp, #20]
 8004972:	2400      	movs	r4, #0
 8004974:	a902      	add	r1, sp, #8
 8004976:	6800      	ldr	r0, [r0, #0]
 8004978:	9301      	str	r3, [sp, #4]
 800497a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800497c:	f001 fc8e 	bl	800629c <_svfiprintf_r>
 8004980:	9b02      	ldr	r3, [sp, #8]
 8004982:	701c      	strb	r4, [r3, #0]
 8004984:	b01d      	add	sp, #116	@ 0x74
 8004986:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800498a:	b003      	add	sp, #12
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	20000010 	.word	0x20000010
 8004994:	ffff0208 	.word	0xffff0208

08004998 <__sread>:
 8004998:	b510      	push	{r4, lr}
 800499a:	460c      	mov	r4, r1
 800499c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049a0:	f000 f900 	bl	8004ba4 <_read_r>
 80049a4:	2800      	cmp	r0, #0
 80049a6:	bfab      	itete	ge
 80049a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80049aa:	89a3      	ldrhlt	r3, [r4, #12]
 80049ac:	181b      	addge	r3, r3, r0
 80049ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80049b2:	bfac      	ite	ge
 80049b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80049b6:	81a3      	strhlt	r3, [r4, #12]
 80049b8:	bd10      	pop	{r4, pc}

080049ba <__swrite>:
 80049ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049be:	461f      	mov	r7, r3
 80049c0:	898b      	ldrh	r3, [r1, #12]
 80049c2:	05db      	lsls	r3, r3, #23
 80049c4:	4605      	mov	r5, r0
 80049c6:	460c      	mov	r4, r1
 80049c8:	4616      	mov	r6, r2
 80049ca:	d505      	bpl.n	80049d8 <__swrite+0x1e>
 80049cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049d0:	2302      	movs	r3, #2
 80049d2:	2200      	movs	r2, #0
 80049d4:	f000 f8d4 	bl	8004b80 <_lseek_r>
 80049d8:	89a3      	ldrh	r3, [r4, #12]
 80049da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049e2:	81a3      	strh	r3, [r4, #12]
 80049e4:	4632      	mov	r2, r6
 80049e6:	463b      	mov	r3, r7
 80049e8:	4628      	mov	r0, r5
 80049ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049ee:	f7fd bc0f 	b.w	8002210 <_write_r>

080049f2 <__sseek>:
 80049f2:	b510      	push	{r4, lr}
 80049f4:	460c      	mov	r4, r1
 80049f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049fa:	f000 f8c1 	bl	8004b80 <_lseek_r>
 80049fe:	1c43      	adds	r3, r0, #1
 8004a00:	89a3      	ldrh	r3, [r4, #12]
 8004a02:	bf15      	itete	ne
 8004a04:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a0e:	81a3      	strheq	r3, [r4, #12]
 8004a10:	bf18      	it	ne
 8004a12:	81a3      	strhne	r3, [r4, #12]
 8004a14:	bd10      	pop	{r4, pc}

08004a16 <__sclose>:
 8004a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a1a:	f000 b8a1 	b.w	8004b60 <_close_r>

08004a1e <__swbuf_r>:
 8004a1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a20:	460e      	mov	r6, r1
 8004a22:	4614      	mov	r4, r2
 8004a24:	4605      	mov	r5, r0
 8004a26:	b118      	cbz	r0, 8004a30 <__swbuf_r+0x12>
 8004a28:	6a03      	ldr	r3, [r0, #32]
 8004a2a:	b90b      	cbnz	r3, 8004a30 <__swbuf_r+0x12>
 8004a2c:	f7ff fe8e 	bl	800474c <__sinit>
 8004a30:	69a3      	ldr	r3, [r4, #24]
 8004a32:	60a3      	str	r3, [r4, #8]
 8004a34:	89a3      	ldrh	r3, [r4, #12]
 8004a36:	071a      	lsls	r2, r3, #28
 8004a38:	d501      	bpl.n	8004a3e <__swbuf_r+0x20>
 8004a3a:	6923      	ldr	r3, [r4, #16]
 8004a3c:	b943      	cbnz	r3, 8004a50 <__swbuf_r+0x32>
 8004a3e:	4621      	mov	r1, r4
 8004a40:	4628      	mov	r0, r5
 8004a42:	f000 f82b 	bl	8004a9c <__swsetup_r>
 8004a46:	b118      	cbz	r0, 8004a50 <__swbuf_r+0x32>
 8004a48:	f04f 37ff 	mov.w	r7, #4294967295
 8004a4c:	4638      	mov	r0, r7
 8004a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a50:	6823      	ldr	r3, [r4, #0]
 8004a52:	6922      	ldr	r2, [r4, #16]
 8004a54:	1a98      	subs	r0, r3, r2
 8004a56:	6963      	ldr	r3, [r4, #20]
 8004a58:	b2f6      	uxtb	r6, r6
 8004a5a:	4283      	cmp	r3, r0
 8004a5c:	4637      	mov	r7, r6
 8004a5e:	dc05      	bgt.n	8004a6c <__swbuf_r+0x4e>
 8004a60:	4621      	mov	r1, r4
 8004a62:	4628      	mov	r0, r5
 8004a64:	f7ff fdbe 	bl	80045e4 <_fflush_r>
 8004a68:	2800      	cmp	r0, #0
 8004a6a:	d1ed      	bne.n	8004a48 <__swbuf_r+0x2a>
 8004a6c:	68a3      	ldr	r3, [r4, #8]
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	60a3      	str	r3, [r4, #8]
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	1c5a      	adds	r2, r3, #1
 8004a76:	6022      	str	r2, [r4, #0]
 8004a78:	701e      	strb	r6, [r3, #0]
 8004a7a:	6962      	ldr	r2, [r4, #20]
 8004a7c:	1c43      	adds	r3, r0, #1
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d004      	beq.n	8004a8c <__swbuf_r+0x6e>
 8004a82:	89a3      	ldrh	r3, [r4, #12]
 8004a84:	07db      	lsls	r3, r3, #31
 8004a86:	d5e1      	bpl.n	8004a4c <__swbuf_r+0x2e>
 8004a88:	2e0a      	cmp	r6, #10
 8004a8a:	d1df      	bne.n	8004a4c <__swbuf_r+0x2e>
 8004a8c:	4621      	mov	r1, r4
 8004a8e:	4628      	mov	r0, r5
 8004a90:	f7ff fda8 	bl	80045e4 <_fflush_r>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	d0d9      	beq.n	8004a4c <__swbuf_r+0x2e>
 8004a98:	e7d6      	b.n	8004a48 <__swbuf_r+0x2a>
	...

08004a9c <__swsetup_r>:
 8004a9c:	b538      	push	{r3, r4, r5, lr}
 8004a9e:	4b29      	ldr	r3, [pc, #164]	@ (8004b44 <__swsetup_r+0xa8>)
 8004aa0:	4605      	mov	r5, r0
 8004aa2:	6818      	ldr	r0, [r3, #0]
 8004aa4:	460c      	mov	r4, r1
 8004aa6:	b118      	cbz	r0, 8004ab0 <__swsetup_r+0x14>
 8004aa8:	6a03      	ldr	r3, [r0, #32]
 8004aaa:	b90b      	cbnz	r3, 8004ab0 <__swsetup_r+0x14>
 8004aac:	f7ff fe4e 	bl	800474c <__sinit>
 8004ab0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ab4:	0719      	lsls	r1, r3, #28
 8004ab6:	d422      	bmi.n	8004afe <__swsetup_r+0x62>
 8004ab8:	06da      	lsls	r2, r3, #27
 8004aba:	d407      	bmi.n	8004acc <__swsetup_r+0x30>
 8004abc:	2209      	movs	r2, #9
 8004abe:	602a      	str	r2, [r5, #0]
 8004ac0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ac4:	81a3      	strh	r3, [r4, #12]
 8004ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aca:	e033      	b.n	8004b34 <__swsetup_r+0x98>
 8004acc:	0758      	lsls	r0, r3, #29
 8004ace:	d512      	bpl.n	8004af6 <__swsetup_r+0x5a>
 8004ad0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ad2:	b141      	cbz	r1, 8004ae6 <__swsetup_r+0x4a>
 8004ad4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ad8:	4299      	cmp	r1, r3
 8004ada:	d002      	beq.n	8004ae2 <__swsetup_r+0x46>
 8004adc:	4628      	mov	r0, r5
 8004ade:	f000 ff07 	bl	80058f0 <_free_r>
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ae6:	89a3      	ldrh	r3, [r4, #12]
 8004ae8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004aec:	81a3      	strh	r3, [r4, #12]
 8004aee:	2300      	movs	r3, #0
 8004af0:	6063      	str	r3, [r4, #4]
 8004af2:	6923      	ldr	r3, [r4, #16]
 8004af4:	6023      	str	r3, [r4, #0]
 8004af6:	89a3      	ldrh	r3, [r4, #12]
 8004af8:	f043 0308 	orr.w	r3, r3, #8
 8004afc:	81a3      	strh	r3, [r4, #12]
 8004afe:	6923      	ldr	r3, [r4, #16]
 8004b00:	b94b      	cbnz	r3, 8004b16 <__swsetup_r+0x7a>
 8004b02:	89a3      	ldrh	r3, [r4, #12]
 8004b04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b0c:	d003      	beq.n	8004b16 <__swsetup_r+0x7a>
 8004b0e:	4621      	mov	r1, r4
 8004b10:	4628      	mov	r0, r5
 8004b12:	f001 fe27 	bl	8006764 <__smakebuf_r>
 8004b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b1a:	f013 0201 	ands.w	r2, r3, #1
 8004b1e:	d00a      	beq.n	8004b36 <__swsetup_r+0x9a>
 8004b20:	2200      	movs	r2, #0
 8004b22:	60a2      	str	r2, [r4, #8]
 8004b24:	6962      	ldr	r2, [r4, #20]
 8004b26:	4252      	negs	r2, r2
 8004b28:	61a2      	str	r2, [r4, #24]
 8004b2a:	6922      	ldr	r2, [r4, #16]
 8004b2c:	b942      	cbnz	r2, 8004b40 <__swsetup_r+0xa4>
 8004b2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004b32:	d1c5      	bne.n	8004ac0 <__swsetup_r+0x24>
 8004b34:	bd38      	pop	{r3, r4, r5, pc}
 8004b36:	0799      	lsls	r1, r3, #30
 8004b38:	bf58      	it	pl
 8004b3a:	6962      	ldrpl	r2, [r4, #20]
 8004b3c:	60a2      	str	r2, [r4, #8]
 8004b3e:	e7f4      	b.n	8004b2a <__swsetup_r+0x8e>
 8004b40:	2000      	movs	r0, #0
 8004b42:	e7f7      	b.n	8004b34 <__swsetup_r+0x98>
 8004b44:	20000010 	.word	0x20000010

08004b48 <memset>:
 8004b48:	4402      	add	r2, r0
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d100      	bne.n	8004b52 <memset+0xa>
 8004b50:	4770      	bx	lr
 8004b52:	f803 1b01 	strb.w	r1, [r3], #1
 8004b56:	e7f9      	b.n	8004b4c <memset+0x4>

08004b58 <_localeconv_r>:
 8004b58:	4800      	ldr	r0, [pc, #0]	@ (8004b5c <_localeconv_r+0x4>)
 8004b5a:	4770      	bx	lr
 8004b5c:	20000150 	.word	0x20000150

08004b60 <_close_r>:
 8004b60:	b538      	push	{r3, r4, r5, lr}
 8004b62:	4d06      	ldr	r5, [pc, #24]	@ (8004b7c <_close_r+0x1c>)
 8004b64:	2300      	movs	r3, #0
 8004b66:	4604      	mov	r4, r0
 8004b68:	4608      	mov	r0, r1
 8004b6a:	602b      	str	r3, [r5, #0]
 8004b6c:	f7fe fea6 	bl	80038bc <_close>
 8004b70:	1c43      	adds	r3, r0, #1
 8004b72:	d102      	bne.n	8004b7a <_close_r+0x1a>
 8004b74:	682b      	ldr	r3, [r5, #0]
 8004b76:	b103      	cbz	r3, 8004b7a <_close_r+0x1a>
 8004b78:	6023      	str	r3, [r4, #0]
 8004b7a:	bd38      	pop	{r3, r4, r5, pc}
 8004b7c:	2000082c 	.word	0x2000082c

08004b80 <_lseek_r>:
 8004b80:	b538      	push	{r3, r4, r5, lr}
 8004b82:	4d07      	ldr	r5, [pc, #28]	@ (8004ba0 <_lseek_r+0x20>)
 8004b84:	4604      	mov	r4, r0
 8004b86:	4608      	mov	r0, r1
 8004b88:	4611      	mov	r1, r2
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	602a      	str	r2, [r5, #0]
 8004b8e:	461a      	mov	r2, r3
 8004b90:	f7fe febb 	bl	800390a <_lseek>
 8004b94:	1c43      	adds	r3, r0, #1
 8004b96:	d102      	bne.n	8004b9e <_lseek_r+0x1e>
 8004b98:	682b      	ldr	r3, [r5, #0]
 8004b9a:	b103      	cbz	r3, 8004b9e <_lseek_r+0x1e>
 8004b9c:	6023      	str	r3, [r4, #0]
 8004b9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ba0:	2000082c 	.word	0x2000082c

08004ba4 <_read_r>:
 8004ba4:	b538      	push	{r3, r4, r5, lr}
 8004ba6:	4d07      	ldr	r5, [pc, #28]	@ (8004bc4 <_read_r+0x20>)
 8004ba8:	4604      	mov	r4, r0
 8004baa:	4608      	mov	r0, r1
 8004bac:	4611      	mov	r1, r2
 8004bae:	2200      	movs	r2, #0
 8004bb0:	602a      	str	r2, [r5, #0]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	f7fe fe65 	bl	8003882 <_read>
 8004bb8:	1c43      	adds	r3, r0, #1
 8004bba:	d102      	bne.n	8004bc2 <_read_r+0x1e>
 8004bbc:	682b      	ldr	r3, [r5, #0]
 8004bbe:	b103      	cbz	r3, 8004bc2 <_read_r+0x1e>
 8004bc0:	6023      	str	r3, [r4, #0]
 8004bc2:	bd38      	pop	{r3, r4, r5, pc}
 8004bc4:	2000082c 	.word	0x2000082c

08004bc8 <__errno>:
 8004bc8:	4b01      	ldr	r3, [pc, #4]	@ (8004bd0 <__errno+0x8>)
 8004bca:	6818      	ldr	r0, [r3, #0]
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	20000010 	.word	0x20000010

08004bd4 <__libc_init_array>:
 8004bd4:	b570      	push	{r4, r5, r6, lr}
 8004bd6:	4d0d      	ldr	r5, [pc, #52]	@ (8004c0c <__libc_init_array+0x38>)
 8004bd8:	4c0d      	ldr	r4, [pc, #52]	@ (8004c10 <__libc_init_array+0x3c>)
 8004bda:	1b64      	subs	r4, r4, r5
 8004bdc:	10a4      	asrs	r4, r4, #2
 8004bde:	2600      	movs	r6, #0
 8004be0:	42a6      	cmp	r6, r4
 8004be2:	d109      	bne.n	8004bf8 <__libc_init_array+0x24>
 8004be4:	4d0b      	ldr	r5, [pc, #44]	@ (8004c14 <__libc_init_array+0x40>)
 8004be6:	4c0c      	ldr	r4, [pc, #48]	@ (8004c18 <__libc_init_array+0x44>)
 8004be8:	f001 ff38 	bl	8006a5c <_init>
 8004bec:	1b64      	subs	r4, r4, r5
 8004bee:	10a4      	asrs	r4, r4, #2
 8004bf0:	2600      	movs	r6, #0
 8004bf2:	42a6      	cmp	r6, r4
 8004bf4:	d105      	bne.n	8004c02 <__libc_init_array+0x2e>
 8004bf6:	bd70      	pop	{r4, r5, r6, pc}
 8004bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bfc:	4798      	blx	r3
 8004bfe:	3601      	adds	r6, #1
 8004c00:	e7ee      	b.n	8004be0 <__libc_init_array+0xc>
 8004c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c06:	4798      	blx	r3
 8004c08:	3601      	adds	r6, #1
 8004c0a:	e7f2      	b.n	8004bf2 <__libc_init_array+0x1e>
 8004c0c:	08007074 	.word	0x08007074
 8004c10:	08007074 	.word	0x08007074
 8004c14:	08007074 	.word	0x08007074
 8004c18:	08007078 	.word	0x08007078

08004c1c <__retarget_lock_init_recursive>:
 8004c1c:	4770      	bx	lr

08004c1e <__retarget_lock_acquire_recursive>:
 8004c1e:	4770      	bx	lr

08004c20 <__retarget_lock_release_recursive>:
 8004c20:	4770      	bx	lr

08004c22 <memcpy>:
 8004c22:	440a      	add	r2, r1
 8004c24:	4291      	cmp	r1, r2
 8004c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c2a:	d100      	bne.n	8004c2e <memcpy+0xc>
 8004c2c:	4770      	bx	lr
 8004c2e:	b510      	push	{r4, lr}
 8004c30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c38:	4291      	cmp	r1, r2
 8004c3a:	d1f9      	bne.n	8004c30 <memcpy+0xe>
 8004c3c:	bd10      	pop	{r4, pc}

08004c3e <quorem>:
 8004c3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c42:	6903      	ldr	r3, [r0, #16]
 8004c44:	690c      	ldr	r4, [r1, #16]
 8004c46:	42a3      	cmp	r3, r4
 8004c48:	4607      	mov	r7, r0
 8004c4a:	db7e      	blt.n	8004d4a <quorem+0x10c>
 8004c4c:	3c01      	subs	r4, #1
 8004c4e:	f101 0814 	add.w	r8, r1, #20
 8004c52:	00a3      	lsls	r3, r4, #2
 8004c54:	f100 0514 	add.w	r5, r0, #20
 8004c58:	9300      	str	r3, [sp, #0]
 8004c5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c5e:	9301      	str	r3, [sp, #4]
 8004c60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c70:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c74:	d32e      	bcc.n	8004cd4 <quorem+0x96>
 8004c76:	f04f 0a00 	mov.w	sl, #0
 8004c7a:	46c4      	mov	ip, r8
 8004c7c:	46ae      	mov	lr, r5
 8004c7e:	46d3      	mov	fp, sl
 8004c80:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c84:	b298      	uxth	r0, r3
 8004c86:	fb06 a000 	mla	r0, r6, r0, sl
 8004c8a:	0c02      	lsrs	r2, r0, #16
 8004c8c:	0c1b      	lsrs	r3, r3, #16
 8004c8e:	fb06 2303 	mla	r3, r6, r3, r2
 8004c92:	f8de 2000 	ldr.w	r2, [lr]
 8004c96:	b280      	uxth	r0, r0
 8004c98:	b292      	uxth	r2, r2
 8004c9a:	1a12      	subs	r2, r2, r0
 8004c9c:	445a      	add	r2, fp
 8004c9e:	f8de 0000 	ldr.w	r0, [lr]
 8004ca2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004cac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004cb0:	b292      	uxth	r2, r2
 8004cb2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004cb6:	45e1      	cmp	r9, ip
 8004cb8:	f84e 2b04 	str.w	r2, [lr], #4
 8004cbc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004cc0:	d2de      	bcs.n	8004c80 <quorem+0x42>
 8004cc2:	9b00      	ldr	r3, [sp, #0]
 8004cc4:	58eb      	ldr	r3, [r5, r3]
 8004cc6:	b92b      	cbnz	r3, 8004cd4 <quorem+0x96>
 8004cc8:	9b01      	ldr	r3, [sp, #4]
 8004cca:	3b04      	subs	r3, #4
 8004ccc:	429d      	cmp	r5, r3
 8004cce:	461a      	mov	r2, r3
 8004cd0:	d32f      	bcc.n	8004d32 <quorem+0xf4>
 8004cd2:	613c      	str	r4, [r7, #16]
 8004cd4:	4638      	mov	r0, r7
 8004cd6:	f001 f97d 	bl	8005fd4 <__mcmp>
 8004cda:	2800      	cmp	r0, #0
 8004cdc:	db25      	blt.n	8004d2a <quorem+0xec>
 8004cde:	4629      	mov	r1, r5
 8004ce0:	2000      	movs	r0, #0
 8004ce2:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ce6:	f8d1 c000 	ldr.w	ip, [r1]
 8004cea:	fa1f fe82 	uxth.w	lr, r2
 8004cee:	fa1f f38c 	uxth.w	r3, ip
 8004cf2:	eba3 030e 	sub.w	r3, r3, lr
 8004cf6:	4403      	add	r3, r0
 8004cf8:	0c12      	lsrs	r2, r2, #16
 8004cfa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004cfe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d08:	45c1      	cmp	r9, r8
 8004d0a:	f841 3b04 	str.w	r3, [r1], #4
 8004d0e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004d12:	d2e6      	bcs.n	8004ce2 <quorem+0xa4>
 8004d14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004d18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d1c:	b922      	cbnz	r2, 8004d28 <quorem+0xea>
 8004d1e:	3b04      	subs	r3, #4
 8004d20:	429d      	cmp	r5, r3
 8004d22:	461a      	mov	r2, r3
 8004d24:	d30b      	bcc.n	8004d3e <quorem+0x100>
 8004d26:	613c      	str	r4, [r7, #16]
 8004d28:	3601      	adds	r6, #1
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	b003      	add	sp, #12
 8004d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d32:	6812      	ldr	r2, [r2, #0]
 8004d34:	3b04      	subs	r3, #4
 8004d36:	2a00      	cmp	r2, #0
 8004d38:	d1cb      	bne.n	8004cd2 <quorem+0x94>
 8004d3a:	3c01      	subs	r4, #1
 8004d3c:	e7c6      	b.n	8004ccc <quorem+0x8e>
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	3b04      	subs	r3, #4
 8004d42:	2a00      	cmp	r2, #0
 8004d44:	d1ef      	bne.n	8004d26 <quorem+0xe8>
 8004d46:	3c01      	subs	r4, #1
 8004d48:	e7ea      	b.n	8004d20 <quorem+0xe2>
 8004d4a:	2000      	movs	r0, #0
 8004d4c:	e7ee      	b.n	8004d2c <quorem+0xee>
	...

08004d50 <_dtoa_r>:
 8004d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d54:	69c7      	ldr	r7, [r0, #28]
 8004d56:	b097      	sub	sp, #92	@ 0x5c
 8004d58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004d5c:	ec55 4b10 	vmov	r4, r5, d0
 8004d60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004d62:	9107      	str	r1, [sp, #28]
 8004d64:	4681      	mov	r9, r0
 8004d66:	920c      	str	r2, [sp, #48]	@ 0x30
 8004d68:	9311      	str	r3, [sp, #68]	@ 0x44
 8004d6a:	b97f      	cbnz	r7, 8004d8c <_dtoa_r+0x3c>
 8004d6c:	2010      	movs	r0, #16
 8004d6e:	f000 fe09 	bl	8005984 <malloc>
 8004d72:	4602      	mov	r2, r0
 8004d74:	f8c9 001c 	str.w	r0, [r9, #28]
 8004d78:	b920      	cbnz	r0, 8004d84 <_dtoa_r+0x34>
 8004d7a:	4ba9      	ldr	r3, [pc, #676]	@ (8005020 <_dtoa_r+0x2d0>)
 8004d7c:	21ef      	movs	r1, #239	@ 0xef
 8004d7e:	48a9      	ldr	r0, [pc, #676]	@ (8005024 <_dtoa_r+0x2d4>)
 8004d80:	f001 fd78 	bl	8006874 <__assert_func>
 8004d84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004d88:	6007      	str	r7, [r0, #0]
 8004d8a:	60c7      	str	r7, [r0, #12]
 8004d8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004d90:	6819      	ldr	r1, [r3, #0]
 8004d92:	b159      	cbz	r1, 8004dac <_dtoa_r+0x5c>
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	604a      	str	r2, [r1, #4]
 8004d98:	2301      	movs	r3, #1
 8004d9a:	4093      	lsls	r3, r2
 8004d9c:	608b      	str	r3, [r1, #8]
 8004d9e:	4648      	mov	r0, r9
 8004da0:	f000 fee6 	bl	8005b70 <_Bfree>
 8004da4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	1e2b      	subs	r3, r5, #0
 8004dae:	bfb9      	ittee	lt
 8004db0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004db4:	9305      	strlt	r3, [sp, #20]
 8004db6:	2300      	movge	r3, #0
 8004db8:	6033      	strge	r3, [r6, #0]
 8004dba:	9f05      	ldr	r7, [sp, #20]
 8004dbc:	4b9a      	ldr	r3, [pc, #616]	@ (8005028 <_dtoa_r+0x2d8>)
 8004dbe:	bfbc      	itt	lt
 8004dc0:	2201      	movlt	r2, #1
 8004dc2:	6032      	strlt	r2, [r6, #0]
 8004dc4:	43bb      	bics	r3, r7
 8004dc6:	d112      	bne.n	8004dee <_dtoa_r+0x9e>
 8004dc8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004dca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004dce:	6013      	str	r3, [r2, #0]
 8004dd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004dd4:	4323      	orrs	r3, r4
 8004dd6:	f000 855a 	beq.w	800588e <_dtoa_r+0xb3e>
 8004dda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ddc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800503c <_dtoa_r+0x2ec>
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 855c 	beq.w	800589e <_dtoa_r+0xb4e>
 8004de6:	f10a 0303 	add.w	r3, sl, #3
 8004dea:	f000 bd56 	b.w	800589a <_dtoa_r+0xb4a>
 8004dee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004df2:	2200      	movs	r2, #0
 8004df4:	ec51 0b17 	vmov	r0, r1, d7
 8004df8:	2300      	movs	r3, #0
 8004dfa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004dfe:	f7fb fe63 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e02:	4680      	mov	r8, r0
 8004e04:	b158      	cbz	r0, 8004e1e <_dtoa_r+0xce>
 8004e06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004e08:	2301      	movs	r3, #1
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e0e:	b113      	cbz	r3, 8004e16 <_dtoa_r+0xc6>
 8004e10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004e12:	4b86      	ldr	r3, [pc, #536]	@ (800502c <_dtoa_r+0x2dc>)
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005040 <_dtoa_r+0x2f0>
 8004e1a:	f000 bd40 	b.w	800589e <_dtoa_r+0xb4e>
 8004e1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004e22:	aa14      	add	r2, sp, #80	@ 0x50
 8004e24:	a915      	add	r1, sp, #84	@ 0x54
 8004e26:	4648      	mov	r0, r9
 8004e28:	f001 f984 	bl	8006134 <__d2b>
 8004e2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004e30:	9002      	str	r0, [sp, #8]
 8004e32:	2e00      	cmp	r6, #0
 8004e34:	d078      	beq.n	8004f28 <_dtoa_r+0x1d8>
 8004e36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004e44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004e48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004e4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004e50:	4619      	mov	r1, r3
 8004e52:	2200      	movs	r2, #0
 8004e54:	4b76      	ldr	r3, [pc, #472]	@ (8005030 <_dtoa_r+0x2e0>)
 8004e56:	f7fb fa17 	bl	8000288 <__aeabi_dsub>
 8004e5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005008 <_dtoa_r+0x2b8>)
 8004e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e60:	f7fb fbca 	bl	80005f8 <__aeabi_dmul>
 8004e64:	a36a      	add	r3, pc, #424	@ (adr r3, 8005010 <_dtoa_r+0x2c0>)
 8004e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6a:	f7fb fa0f 	bl	800028c <__adddf3>
 8004e6e:	4604      	mov	r4, r0
 8004e70:	4630      	mov	r0, r6
 8004e72:	460d      	mov	r5, r1
 8004e74:	f7fb fb56 	bl	8000524 <__aeabi_i2d>
 8004e78:	a367      	add	r3, pc, #412	@ (adr r3, 8005018 <_dtoa_r+0x2c8>)
 8004e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7e:	f7fb fbbb 	bl	80005f8 <__aeabi_dmul>
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4620      	mov	r0, r4
 8004e88:	4629      	mov	r1, r5
 8004e8a:	f7fb f9ff 	bl	800028c <__adddf3>
 8004e8e:	4604      	mov	r4, r0
 8004e90:	460d      	mov	r5, r1
 8004e92:	f7fb fe61 	bl	8000b58 <__aeabi_d2iz>
 8004e96:	2200      	movs	r2, #0
 8004e98:	4607      	mov	r7, r0
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	4620      	mov	r0, r4
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	f7fb fe1c 	bl	8000adc <__aeabi_dcmplt>
 8004ea4:	b140      	cbz	r0, 8004eb8 <_dtoa_r+0x168>
 8004ea6:	4638      	mov	r0, r7
 8004ea8:	f7fb fb3c 	bl	8000524 <__aeabi_i2d>
 8004eac:	4622      	mov	r2, r4
 8004eae:	462b      	mov	r3, r5
 8004eb0:	f7fb fe0a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004eb4:	b900      	cbnz	r0, 8004eb8 <_dtoa_r+0x168>
 8004eb6:	3f01      	subs	r7, #1
 8004eb8:	2f16      	cmp	r7, #22
 8004eba:	d852      	bhi.n	8004f62 <_dtoa_r+0x212>
 8004ebc:	4b5d      	ldr	r3, [pc, #372]	@ (8005034 <_dtoa_r+0x2e4>)
 8004ebe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004eca:	f7fb fe07 	bl	8000adc <__aeabi_dcmplt>
 8004ece:	2800      	cmp	r0, #0
 8004ed0:	d049      	beq.n	8004f66 <_dtoa_r+0x216>
 8004ed2:	3f01      	subs	r7, #1
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	9310      	str	r3, [sp, #64]	@ 0x40
 8004ed8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004eda:	1b9b      	subs	r3, r3, r6
 8004edc:	1e5a      	subs	r2, r3, #1
 8004ede:	bf45      	ittet	mi
 8004ee0:	f1c3 0301 	rsbmi	r3, r3, #1
 8004ee4:	9300      	strmi	r3, [sp, #0]
 8004ee6:	2300      	movpl	r3, #0
 8004ee8:	2300      	movmi	r3, #0
 8004eea:	9206      	str	r2, [sp, #24]
 8004eec:	bf54      	ite	pl
 8004eee:	9300      	strpl	r3, [sp, #0]
 8004ef0:	9306      	strmi	r3, [sp, #24]
 8004ef2:	2f00      	cmp	r7, #0
 8004ef4:	db39      	blt.n	8004f6a <_dtoa_r+0x21a>
 8004ef6:	9b06      	ldr	r3, [sp, #24]
 8004ef8:	970d      	str	r7, [sp, #52]	@ 0x34
 8004efa:	443b      	add	r3, r7
 8004efc:	9306      	str	r3, [sp, #24]
 8004efe:	2300      	movs	r3, #0
 8004f00:	9308      	str	r3, [sp, #32]
 8004f02:	9b07      	ldr	r3, [sp, #28]
 8004f04:	2b09      	cmp	r3, #9
 8004f06:	d863      	bhi.n	8004fd0 <_dtoa_r+0x280>
 8004f08:	2b05      	cmp	r3, #5
 8004f0a:	bfc4      	itt	gt
 8004f0c:	3b04      	subgt	r3, #4
 8004f0e:	9307      	strgt	r3, [sp, #28]
 8004f10:	9b07      	ldr	r3, [sp, #28]
 8004f12:	f1a3 0302 	sub.w	r3, r3, #2
 8004f16:	bfcc      	ite	gt
 8004f18:	2400      	movgt	r4, #0
 8004f1a:	2401      	movle	r4, #1
 8004f1c:	2b03      	cmp	r3, #3
 8004f1e:	d863      	bhi.n	8004fe8 <_dtoa_r+0x298>
 8004f20:	e8df f003 	tbb	[pc, r3]
 8004f24:	2b375452 	.word	0x2b375452
 8004f28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004f2c:	441e      	add	r6, r3
 8004f2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004f32:	2b20      	cmp	r3, #32
 8004f34:	bfc1      	itttt	gt
 8004f36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004f3a:	409f      	lslgt	r7, r3
 8004f3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004f40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004f44:	bfd6      	itet	le
 8004f46:	f1c3 0320 	rsble	r3, r3, #32
 8004f4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8004f4e:	fa04 f003 	lslle.w	r0, r4, r3
 8004f52:	f7fb fad7 	bl	8000504 <__aeabi_ui2d>
 8004f56:	2201      	movs	r2, #1
 8004f58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004f5c:	3e01      	subs	r6, #1
 8004f5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8004f60:	e776      	b.n	8004e50 <_dtoa_r+0x100>
 8004f62:	2301      	movs	r3, #1
 8004f64:	e7b7      	b.n	8004ed6 <_dtoa_r+0x186>
 8004f66:	9010      	str	r0, [sp, #64]	@ 0x40
 8004f68:	e7b6      	b.n	8004ed8 <_dtoa_r+0x188>
 8004f6a:	9b00      	ldr	r3, [sp, #0]
 8004f6c:	1bdb      	subs	r3, r3, r7
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	427b      	negs	r3, r7
 8004f72:	9308      	str	r3, [sp, #32]
 8004f74:	2300      	movs	r3, #0
 8004f76:	930d      	str	r3, [sp, #52]	@ 0x34
 8004f78:	e7c3      	b.n	8004f02 <_dtoa_r+0x1b2>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f80:	eb07 0b03 	add.w	fp, r7, r3
 8004f84:	f10b 0301 	add.w	r3, fp, #1
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	9303      	str	r3, [sp, #12]
 8004f8c:	bfb8      	it	lt
 8004f8e:	2301      	movlt	r3, #1
 8004f90:	e006      	b.n	8004fa0 <_dtoa_r+0x250>
 8004f92:	2301      	movs	r3, #1
 8004f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dd28      	ble.n	8004fee <_dtoa_r+0x29e>
 8004f9c:	469b      	mov	fp, r3
 8004f9e:	9303      	str	r3, [sp, #12]
 8004fa0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004fa4:	2100      	movs	r1, #0
 8004fa6:	2204      	movs	r2, #4
 8004fa8:	f102 0514 	add.w	r5, r2, #20
 8004fac:	429d      	cmp	r5, r3
 8004fae:	d926      	bls.n	8004ffe <_dtoa_r+0x2ae>
 8004fb0:	6041      	str	r1, [r0, #4]
 8004fb2:	4648      	mov	r0, r9
 8004fb4:	f000 fd9c 	bl	8005af0 <_Balloc>
 8004fb8:	4682      	mov	sl, r0
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	d142      	bne.n	8005044 <_dtoa_r+0x2f4>
 8004fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005038 <_dtoa_r+0x2e8>)
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	f240 11af 	movw	r1, #431	@ 0x1af
 8004fc6:	e6da      	b.n	8004d7e <_dtoa_r+0x2e>
 8004fc8:	2300      	movs	r3, #0
 8004fca:	e7e3      	b.n	8004f94 <_dtoa_r+0x244>
 8004fcc:	2300      	movs	r3, #0
 8004fce:	e7d5      	b.n	8004f7c <_dtoa_r+0x22c>
 8004fd0:	2401      	movs	r4, #1
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	9307      	str	r3, [sp, #28]
 8004fd6:	9409      	str	r4, [sp, #36]	@ 0x24
 8004fd8:	f04f 3bff 	mov.w	fp, #4294967295
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f8cd b00c 	str.w	fp, [sp, #12]
 8004fe2:	2312      	movs	r3, #18
 8004fe4:	920c      	str	r2, [sp, #48]	@ 0x30
 8004fe6:	e7db      	b.n	8004fa0 <_dtoa_r+0x250>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fec:	e7f4      	b.n	8004fd8 <_dtoa_r+0x288>
 8004fee:	f04f 0b01 	mov.w	fp, #1
 8004ff2:	f8cd b00c 	str.w	fp, [sp, #12]
 8004ff6:	465b      	mov	r3, fp
 8004ff8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004ffc:	e7d0      	b.n	8004fa0 <_dtoa_r+0x250>
 8004ffe:	3101      	adds	r1, #1
 8005000:	0052      	lsls	r2, r2, #1
 8005002:	e7d1      	b.n	8004fa8 <_dtoa_r+0x258>
 8005004:	f3af 8000 	nop.w
 8005008:	636f4361 	.word	0x636f4361
 800500c:	3fd287a7 	.word	0x3fd287a7
 8005010:	8b60c8b3 	.word	0x8b60c8b3
 8005014:	3fc68a28 	.word	0x3fc68a28
 8005018:	509f79fb 	.word	0x509f79fb
 800501c:	3fd34413 	.word	0x3fd34413
 8005020:	08006d38 	.word	0x08006d38
 8005024:	08006d4f 	.word	0x08006d4f
 8005028:	7ff00000 	.word	0x7ff00000
 800502c:	08006d08 	.word	0x08006d08
 8005030:	3ff80000 	.word	0x3ff80000
 8005034:	08006ea0 	.word	0x08006ea0
 8005038:	08006da7 	.word	0x08006da7
 800503c:	08006d34 	.word	0x08006d34
 8005040:	08006d07 	.word	0x08006d07
 8005044:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005048:	6018      	str	r0, [r3, #0]
 800504a:	9b03      	ldr	r3, [sp, #12]
 800504c:	2b0e      	cmp	r3, #14
 800504e:	f200 80a1 	bhi.w	8005194 <_dtoa_r+0x444>
 8005052:	2c00      	cmp	r4, #0
 8005054:	f000 809e 	beq.w	8005194 <_dtoa_r+0x444>
 8005058:	2f00      	cmp	r7, #0
 800505a:	dd33      	ble.n	80050c4 <_dtoa_r+0x374>
 800505c:	4b9c      	ldr	r3, [pc, #624]	@ (80052d0 <_dtoa_r+0x580>)
 800505e:	f007 020f 	and.w	r2, r7, #15
 8005062:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005066:	ed93 7b00 	vldr	d7, [r3]
 800506a:	05f8      	lsls	r0, r7, #23
 800506c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005070:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005074:	d516      	bpl.n	80050a4 <_dtoa_r+0x354>
 8005076:	4b97      	ldr	r3, [pc, #604]	@ (80052d4 <_dtoa_r+0x584>)
 8005078:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800507c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005080:	f7fb fbe4 	bl	800084c <__aeabi_ddiv>
 8005084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005088:	f004 040f 	and.w	r4, r4, #15
 800508c:	2603      	movs	r6, #3
 800508e:	4d91      	ldr	r5, [pc, #580]	@ (80052d4 <_dtoa_r+0x584>)
 8005090:	b954      	cbnz	r4, 80050a8 <_dtoa_r+0x358>
 8005092:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005096:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800509a:	f7fb fbd7 	bl	800084c <__aeabi_ddiv>
 800509e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050a2:	e028      	b.n	80050f6 <_dtoa_r+0x3a6>
 80050a4:	2602      	movs	r6, #2
 80050a6:	e7f2      	b.n	800508e <_dtoa_r+0x33e>
 80050a8:	07e1      	lsls	r1, r4, #31
 80050aa:	d508      	bpl.n	80050be <_dtoa_r+0x36e>
 80050ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80050b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050b4:	f7fb faa0 	bl	80005f8 <__aeabi_dmul>
 80050b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80050bc:	3601      	adds	r6, #1
 80050be:	1064      	asrs	r4, r4, #1
 80050c0:	3508      	adds	r5, #8
 80050c2:	e7e5      	b.n	8005090 <_dtoa_r+0x340>
 80050c4:	f000 80af 	beq.w	8005226 <_dtoa_r+0x4d6>
 80050c8:	427c      	negs	r4, r7
 80050ca:	4b81      	ldr	r3, [pc, #516]	@ (80052d0 <_dtoa_r+0x580>)
 80050cc:	4d81      	ldr	r5, [pc, #516]	@ (80052d4 <_dtoa_r+0x584>)
 80050ce:	f004 020f 	and.w	r2, r4, #15
 80050d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050de:	f7fb fa8b 	bl	80005f8 <__aeabi_dmul>
 80050e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050e6:	1124      	asrs	r4, r4, #4
 80050e8:	2300      	movs	r3, #0
 80050ea:	2602      	movs	r6, #2
 80050ec:	2c00      	cmp	r4, #0
 80050ee:	f040 808f 	bne.w	8005210 <_dtoa_r+0x4c0>
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1d3      	bne.n	800509e <_dtoa_r+0x34e>
 80050f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80050f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	f000 8094 	beq.w	800522a <_dtoa_r+0x4da>
 8005102:	4b75      	ldr	r3, [pc, #468]	@ (80052d8 <_dtoa_r+0x588>)
 8005104:	2200      	movs	r2, #0
 8005106:	4620      	mov	r0, r4
 8005108:	4629      	mov	r1, r5
 800510a:	f7fb fce7 	bl	8000adc <__aeabi_dcmplt>
 800510e:	2800      	cmp	r0, #0
 8005110:	f000 808b 	beq.w	800522a <_dtoa_r+0x4da>
 8005114:	9b03      	ldr	r3, [sp, #12]
 8005116:	2b00      	cmp	r3, #0
 8005118:	f000 8087 	beq.w	800522a <_dtoa_r+0x4da>
 800511c:	f1bb 0f00 	cmp.w	fp, #0
 8005120:	dd34      	ble.n	800518c <_dtoa_r+0x43c>
 8005122:	4620      	mov	r0, r4
 8005124:	4b6d      	ldr	r3, [pc, #436]	@ (80052dc <_dtoa_r+0x58c>)
 8005126:	2200      	movs	r2, #0
 8005128:	4629      	mov	r1, r5
 800512a:	f7fb fa65 	bl	80005f8 <__aeabi_dmul>
 800512e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005132:	f107 38ff 	add.w	r8, r7, #4294967295
 8005136:	3601      	adds	r6, #1
 8005138:	465c      	mov	r4, fp
 800513a:	4630      	mov	r0, r6
 800513c:	f7fb f9f2 	bl	8000524 <__aeabi_i2d>
 8005140:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005144:	f7fb fa58 	bl	80005f8 <__aeabi_dmul>
 8005148:	4b65      	ldr	r3, [pc, #404]	@ (80052e0 <_dtoa_r+0x590>)
 800514a:	2200      	movs	r2, #0
 800514c:	f7fb f89e 	bl	800028c <__adddf3>
 8005150:	4605      	mov	r5, r0
 8005152:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005156:	2c00      	cmp	r4, #0
 8005158:	d16a      	bne.n	8005230 <_dtoa_r+0x4e0>
 800515a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800515e:	4b61      	ldr	r3, [pc, #388]	@ (80052e4 <_dtoa_r+0x594>)
 8005160:	2200      	movs	r2, #0
 8005162:	f7fb f891 	bl	8000288 <__aeabi_dsub>
 8005166:	4602      	mov	r2, r0
 8005168:	460b      	mov	r3, r1
 800516a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800516e:	462a      	mov	r2, r5
 8005170:	4633      	mov	r3, r6
 8005172:	f7fb fcd1 	bl	8000b18 <__aeabi_dcmpgt>
 8005176:	2800      	cmp	r0, #0
 8005178:	f040 8298 	bne.w	80056ac <_dtoa_r+0x95c>
 800517c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005180:	462a      	mov	r2, r5
 8005182:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005186:	f7fb fca9 	bl	8000adc <__aeabi_dcmplt>
 800518a:	bb38      	cbnz	r0, 80051dc <_dtoa_r+0x48c>
 800518c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005190:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005194:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005196:	2b00      	cmp	r3, #0
 8005198:	f2c0 8157 	blt.w	800544a <_dtoa_r+0x6fa>
 800519c:	2f0e      	cmp	r7, #14
 800519e:	f300 8154 	bgt.w	800544a <_dtoa_r+0x6fa>
 80051a2:	4b4b      	ldr	r3, [pc, #300]	@ (80052d0 <_dtoa_r+0x580>)
 80051a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80051a8:	ed93 7b00 	vldr	d7, [r3]
 80051ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	ed8d 7b00 	vstr	d7, [sp]
 80051b4:	f280 80e5 	bge.w	8005382 <_dtoa_r+0x632>
 80051b8:	9b03      	ldr	r3, [sp, #12]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f300 80e1 	bgt.w	8005382 <_dtoa_r+0x632>
 80051c0:	d10c      	bne.n	80051dc <_dtoa_r+0x48c>
 80051c2:	4b48      	ldr	r3, [pc, #288]	@ (80052e4 <_dtoa_r+0x594>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	ec51 0b17 	vmov	r0, r1, d7
 80051ca:	f7fb fa15 	bl	80005f8 <__aeabi_dmul>
 80051ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051d2:	f7fb fc97 	bl	8000b04 <__aeabi_dcmpge>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	f000 8266 	beq.w	80056a8 <_dtoa_r+0x958>
 80051dc:	2400      	movs	r4, #0
 80051de:	4625      	mov	r5, r4
 80051e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051e2:	4656      	mov	r6, sl
 80051e4:	ea6f 0803 	mvn.w	r8, r3
 80051e8:	2700      	movs	r7, #0
 80051ea:	4621      	mov	r1, r4
 80051ec:	4648      	mov	r0, r9
 80051ee:	f000 fcbf 	bl	8005b70 <_Bfree>
 80051f2:	2d00      	cmp	r5, #0
 80051f4:	f000 80bd 	beq.w	8005372 <_dtoa_r+0x622>
 80051f8:	b12f      	cbz	r7, 8005206 <_dtoa_r+0x4b6>
 80051fa:	42af      	cmp	r7, r5
 80051fc:	d003      	beq.n	8005206 <_dtoa_r+0x4b6>
 80051fe:	4639      	mov	r1, r7
 8005200:	4648      	mov	r0, r9
 8005202:	f000 fcb5 	bl	8005b70 <_Bfree>
 8005206:	4629      	mov	r1, r5
 8005208:	4648      	mov	r0, r9
 800520a:	f000 fcb1 	bl	8005b70 <_Bfree>
 800520e:	e0b0      	b.n	8005372 <_dtoa_r+0x622>
 8005210:	07e2      	lsls	r2, r4, #31
 8005212:	d505      	bpl.n	8005220 <_dtoa_r+0x4d0>
 8005214:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005218:	f7fb f9ee 	bl	80005f8 <__aeabi_dmul>
 800521c:	3601      	adds	r6, #1
 800521e:	2301      	movs	r3, #1
 8005220:	1064      	asrs	r4, r4, #1
 8005222:	3508      	adds	r5, #8
 8005224:	e762      	b.n	80050ec <_dtoa_r+0x39c>
 8005226:	2602      	movs	r6, #2
 8005228:	e765      	b.n	80050f6 <_dtoa_r+0x3a6>
 800522a:	9c03      	ldr	r4, [sp, #12]
 800522c:	46b8      	mov	r8, r7
 800522e:	e784      	b.n	800513a <_dtoa_r+0x3ea>
 8005230:	4b27      	ldr	r3, [pc, #156]	@ (80052d0 <_dtoa_r+0x580>)
 8005232:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005234:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005238:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800523c:	4454      	add	r4, sl
 800523e:	2900      	cmp	r1, #0
 8005240:	d054      	beq.n	80052ec <_dtoa_r+0x59c>
 8005242:	4929      	ldr	r1, [pc, #164]	@ (80052e8 <_dtoa_r+0x598>)
 8005244:	2000      	movs	r0, #0
 8005246:	f7fb fb01 	bl	800084c <__aeabi_ddiv>
 800524a:	4633      	mov	r3, r6
 800524c:	462a      	mov	r2, r5
 800524e:	f7fb f81b 	bl	8000288 <__aeabi_dsub>
 8005252:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005256:	4656      	mov	r6, sl
 8005258:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800525c:	f7fb fc7c 	bl	8000b58 <__aeabi_d2iz>
 8005260:	4605      	mov	r5, r0
 8005262:	f7fb f95f 	bl	8000524 <__aeabi_i2d>
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800526e:	f7fb f80b 	bl	8000288 <__aeabi_dsub>
 8005272:	3530      	adds	r5, #48	@ 0x30
 8005274:	4602      	mov	r2, r0
 8005276:	460b      	mov	r3, r1
 8005278:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800527c:	f806 5b01 	strb.w	r5, [r6], #1
 8005280:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005284:	f7fb fc2a 	bl	8000adc <__aeabi_dcmplt>
 8005288:	2800      	cmp	r0, #0
 800528a:	d172      	bne.n	8005372 <_dtoa_r+0x622>
 800528c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005290:	4911      	ldr	r1, [pc, #68]	@ (80052d8 <_dtoa_r+0x588>)
 8005292:	2000      	movs	r0, #0
 8005294:	f7fa fff8 	bl	8000288 <__aeabi_dsub>
 8005298:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800529c:	f7fb fc1e 	bl	8000adc <__aeabi_dcmplt>
 80052a0:	2800      	cmp	r0, #0
 80052a2:	f040 80b4 	bne.w	800540e <_dtoa_r+0x6be>
 80052a6:	42a6      	cmp	r6, r4
 80052a8:	f43f af70 	beq.w	800518c <_dtoa_r+0x43c>
 80052ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80052b0:	4b0a      	ldr	r3, [pc, #40]	@ (80052dc <_dtoa_r+0x58c>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	f7fb f9a0 	bl	80005f8 <__aeabi_dmul>
 80052b8:	4b08      	ldr	r3, [pc, #32]	@ (80052dc <_dtoa_r+0x58c>)
 80052ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80052be:	2200      	movs	r2, #0
 80052c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052c4:	f7fb f998 	bl	80005f8 <__aeabi_dmul>
 80052c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052cc:	e7c4      	b.n	8005258 <_dtoa_r+0x508>
 80052ce:	bf00      	nop
 80052d0:	08006ea0 	.word	0x08006ea0
 80052d4:	08006e78 	.word	0x08006e78
 80052d8:	3ff00000 	.word	0x3ff00000
 80052dc:	40240000 	.word	0x40240000
 80052e0:	401c0000 	.word	0x401c0000
 80052e4:	40140000 	.word	0x40140000
 80052e8:	3fe00000 	.word	0x3fe00000
 80052ec:	4631      	mov	r1, r6
 80052ee:	4628      	mov	r0, r5
 80052f0:	f7fb f982 	bl	80005f8 <__aeabi_dmul>
 80052f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80052f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80052fa:	4656      	mov	r6, sl
 80052fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005300:	f7fb fc2a 	bl	8000b58 <__aeabi_d2iz>
 8005304:	4605      	mov	r5, r0
 8005306:	f7fb f90d 	bl	8000524 <__aeabi_i2d>
 800530a:	4602      	mov	r2, r0
 800530c:	460b      	mov	r3, r1
 800530e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005312:	f7fa ffb9 	bl	8000288 <__aeabi_dsub>
 8005316:	3530      	adds	r5, #48	@ 0x30
 8005318:	f806 5b01 	strb.w	r5, [r6], #1
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	42a6      	cmp	r6, r4
 8005322:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005326:	f04f 0200 	mov.w	r2, #0
 800532a:	d124      	bne.n	8005376 <_dtoa_r+0x626>
 800532c:	4baf      	ldr	r3, [pc, #700]	@ (80055ec <_dtoa_r+0x89c>)
 800532e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005332:	f7fa ffab 	bl	800028c <__adddf3>
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800533e:	f7fb fbeb 	bl	8000b18 <__aeabi_dcmpgt>
 8005342:	2800      	cmp	r0, #0
 8005344:	d163      	bne.n	800540e <_dtoa_r+0x6be>
 8005346:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800534a:	49a8      	ldr	r1, [pc, #672]	@ (80055ec <_dtoa_r+0x89c>)
 800534c:	2000      	movs	r0, #0
 800534e:	f7fa ff9b 	bl	8000288 <__aeabi_dsub>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800535a:	f7fb fbbf 	bl	8000adc <__aeabi_dcmplt>
 800535e:	2800      	cmp	r0, #0
 8005360:	f43f af14 	beq.w	800518c <_dtoa_r+0x43c>
 8005364:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005366:	1e73      	subs	r3, r6, #1
 8005368:	9313      	str	r3, [sp, #76]	@ 0x4c
 800536a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800536e:	2b30      	cmp	r3, #48	@ 0x30
 8005370:	d0f8      	beq.n	8005364 <_dtoa_r+0x614>
 8005372:	4647      	mov	r7, r8
 8005374:	e03b      	b.n	80053ee <_dtoa_r+0x69e>
 8005376:	4b9e      	ldr	r3, [pc, #632]	@ (80055f0 <_dtoa_r+0x8a0>)
 8005378:	f7fb f93e 	bl	80005f8 <__aeabi_dmul>
 800537c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005380:	e7bc      	b.n	80052fc <_dtoa_r+0x5ac>
 8005382:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005386:	4656      	mov	r6, sl
 8005388:	e9dd 2300 	ldrd	r2, r3, [sp]
 800538c:	4620      	mov	r0, r4
 800538e:	4629      	mov	r1, r5
 8005390:	f7fb fa5c 	bl	800084c <__aeabi_ddiv>
 8005394:	f7fb fbe0 	bl	8000b58 <__aeabi_d2iz>
 8005398:	4680      	mov	r8, r0
 800539a:	f7fb f8c3 	bl	8000524 <__aeabi_i2d>
 800539e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053a2:	f7fb f929 	bl	80005f8 <__aeabi_dmul>
 80053a6:	4602      	mov	r2, r0
 80053a8:	460b      	mov	r3, r1
 80053aa:	4620      	mov	r0, r4
 80053ac:	4629      	mov	r1, r5
 80053ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80053b2:	f7fa ff69 	bl	8000288 <__aeabi_dsub>
 80053b6:	f806 4b01 	strb.w	r4, [r6], #1
 80053ba:	9d03      	ldr	r5, [sp, #12]
 80053bc:	eba6 040a 	sub.w	r4, r6, sl
 80053c0:	42a5      	cmp	r5, r4
 80053c2:	4602      	mov	r2, r0
 80053c4:	460b      	mov	r3, r1
 80053c6:	d133      	bne.n	8005430 <_dtoa_r+0x6e0>
 80053c8:	f7fa ff60 	bl	800028c <__adddf3>
 80053cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053d0:	4604      	mov	r4, r0
 80053d2:	460d      	mov	r5, r1
 80053d4:	f7fb fba0 	bl	8000b18 <__aeabi_dcmpgt>
 80053d8:	b9c0      	cbnz	r0, 800540c <_dtoa_r+0x6bc>
 80053da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053de:	4620      	mov	r0, r4
 80053e0:	4629      	mov	r1, r5
 80053e2:	f7fb fb71 	bl	8000ac8 <__aeabi_dcmpeq>
 80053e6:	b110      	cbz	r0, 80053ee <_dtoa_r+0x69e>
 80053e8:	f018 0f01 	tst.w	r8, #1
 80053ec:	d10e      	bne.n	800540c <_dtoa_r+0x6bc>
 80053ee:	9902      	ldr	r1, [sp, #8]
 80053f0:	4648      	mov	r0, r9
 80053f2:	f000 fbbd 	bl	8005b70 <_Bfree>
 80053f6:	2300      	movs	r3, #0
 80053f8:	7033      	strb	r3, [r6, #0]
 80053fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80053fc:	3701      	adds	r7, #1
 80053fe:	601f      	str	r7, [r3, #0]
 8005400:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 824b 	beq.w	800589e <_dtoa_r+0xb4e>
 8005408:	601e      	str	r6, [r3, #0]
 800540a:	e248      	b.n	800589e <_dtoa_r+0xb4e>
 800540c:	46b8      	mov	r8, r7
 800540e:	4633      	mov	r3, r6
 8005410:	461e      	mov	r6, r3
 8005412:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005416:	2a39      	cmp	r2, #57	@ 0x39
 8005418:	d106      	bne.n	8005428 <_dtoa_r+0x6d8>
 800541a:	459a      	cmp	sl, r3
 800541c:	d1f8      	bne.n	8005410 <_dtoa_r+0x6c0>
 800541e:	2230      	movs	r2, #48	@ 0x30
 8005420:	f108 0801 	add.w	r8, r8, #1
 8005424:	f88a 2000 	strb.w	r2, [sl]
 8005428:	781a      	ldrb	r2, [r3, #0]
 800542a:	3201      	adds	r2, #1
 800542c:	701a      	strb	r2, [r3, #0]
 800542e:	e7a0      	b.n	8005372 <_dtoa_r+0x622>
 8005430:	4b6f      	ldr	r3, [pc, #444]	@ (80055f0 <_dtoa_r+0x8a0>)
 8005432:	2200      	movs	r2, #0
 8005434:	f7fb f8e0 	bl	80005f8 <__aeabi_dmul>
 8005438:	2200      	movs	r2, #0
 800543a:	2300      	movs	r3, #0
 800543c:	4604      	mov	r4, r0
 800543e:	460d      	mov	r5, r1
 8005440:	f7fb fb42 	bl	8000ac8 <__aeabi_dcmpeq>
 8005444:	2800      	cmp	r0, #0
 8005446:	d09f      	beq.n	8005388 <_dtoa_r+0x638>
 8005448:	e7d1      	b.n	80053ee <_dtoa_r+0x69e>
 800544a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800544c:	2a00      	cmp	r2, #0
 800544e:	f000 80ea 	beq.w	8005626 <_dtoa_r+0x8d6>
 8005452:	9a07      	ldr	r2, [sp, #28]
 8005454:	2a01      	cmp	r2, #1
 8005456:	f300 80cd 	bgt.w	80055f4 <_dtoa_r+0x8a4>
 800545a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800545c:	2a00      	cmp	r2, #0
 800545e:	f000 80c1 	beq.w	80055e4 <_dtoa_r+0x894>
 8005462:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005466:	9c08      	ldr	r4, [sp, #32]
 8005468:	9e00      	ldr	r6, [sp, #0]
 800546a:	9a00      	ldr	r2, [sp, #0]
 800546c:	441a      	add	r2, r3
 800546e:	9200      	str	r2, [sp, #0]
 8005470:	9a06      	ldr	r2, [sp, #24]
 8005472:	2101      	movs	r1, #1
 8005474:	441a      	add	r2, r3
 8005476:	4648      	mov	r0, r9
 8005478:	9206      	str	r2, [sp, #24]
 800547a:	f000 fc2d 	bl	8005cd8 <__i2b>
 800547e:	4605      	mov	r5, r0
 8005480:	b166      	cbz	r6, 800549c <_dtoa_r+0x74c>
 8005482:	9b06      	ldr	r3, [sp, #24]
 8005484:	2b00      	cmp	r3, #0
 8005486:	dd09      	ble.n	800549c <_dtoa_r+0x74c>
 8005488:	42b3      	cmp	r3, r6
 800548a:	9a00      	ldr	r2, [sp, #0]
 800548c:	bfa8      	it	ge
 800548e:	4633      	movge	r3, r6
 8005490:	1ad2      	subs	r2, r2, r3
 8005492:	9200      	str	r2, [sp, #0]
 8005494:	9a06      	ldr	r2, [sp, #24]
 8005496:	1af6      	subs	r6, r6, r3
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	9306      	str	r3, [sp, #24]
 800549c:	9b08      	ldr	r3, [sp, #32]
 800549e:	b30b      	cbz	r3, 80054e4 <_dtoa_r+0x794>
 80054a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 80c6 	beq.w	8005634 <_dtoa_r+0x8e4>
 80054a8:	2c00      	cmp	r4, #0
 80054aa:	f000 80c0 	beq.w	800562e <_dtoa_r+0x8de>
 80054ae:	4629      	mov	r1, r5
 80054b0:	4622      	mov	r2, r4
 80054b2:	4648      	mov	r0, r9
 80054b4:	f000 fcc8 	bl	8005e48 <__pow5mult>
 80054b8:	9a02      	ldr	r2, [sp, #8]
 80054ba:	4601      	mov	r1, r0
 80054bc:	4605      	mov	r5, r0
 80054be:	4648      	mov	r0, r9
 80054c0:	f000 fc20 	bl	8005d04 <__multiply>
 80054c4:	9902      	ldr	r1, [sp, #8]
 80054c6:	4680      	mov	r8, r0
 80054c8:	4648      	mov	r0, r9
 80054ca:	f000 fb51 	bl	8005b70 <_Bfree>
 80054ce:	9b08      	ldr	r3, [sp, #32]
 80054d0:	1b1b      	subs	r3, r3, r4
 80054d2:	9308      	str	r3, [sp, #32]
 80054d4:	f000 80b1 	beq.w	800563a <_dtoa_r+0x8ea>
 80054d8:	9a08      	ldr	r2, [sp, #32]
 80054da:	4641      	mov	r1, r8
 80054dc:	4648      	mov	r0, r9
 80054de:	f000 fcb3 	bl	8005e48 <__pow5mult>
 80054e2:	9002      	str	r0, [sp, #8]
 80054e4:	2101      	movs	r1, #1
 80054e6:	4648      	mov	r0, r9
 80054e8:	f000 fbf6 	bl	8005cd8 <__i2b>
 80054ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054ee:	4604      	mov	r4, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 81d8 	beq.w	80058a6 <_dtoa_r+0xb56>
 80054f6:	461a      	mov	r2, r3
 80054f8:	4601      	mov	r1, r0
 80054fa:	4648      	mov	r0, r9
 80054fc:	f000 fca4 	bl	8005e48 <__pow5mult>
 8005500:	9b07      	ldr	r3, [sp, #28]
 8005502:	2b01      	cmp	r3, #1
 8005504:	4604      	mov	r4, r0
 8005506:	f300 809f 	bgt.w	8005648 <_dtoa_r+0x8f8>
 800550a:	9b04      	ldr	r3, [sp, #16]
 800550c:	2b00      	cmp	r3, #0
 800550e:	f040 8097 	bne.w	8005640 <_dtoa_r+0x8f0>
 8005512:	9b05      	ldr	r3, [sp, #20]
 8005514:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005518:	2b00      	cmp	r3, #0
 800551a:	f040 8093 	bne.w	8005644 <_dtoa_r+0x8f4>
 800551e:	9b05      	ldr	r3, [sp, #20]
 8005520:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005524:	0d1b      	lsrs	r3, r3, #20
 8005526:	051b      	lsls	r3, r3, #20
 8005528:	b133      	cbz	r3, 8005538 <_dtoa_r+0x7e8>
 800552a:	9b00      	ldr	r3, [sp, #0]
 800552c:	3301      	adds	r3, #1
 800552e:	9300      	str	r3, [sp, #0]
 8005530:	9b06      	ldr	r3, [sp, #24]
 8005532:	3301      	adds	r3, #1
 8005534:	9306      	str	r3, [sp, #24]
 8005536:	2301      	movs	r3, #1
 8005538:	9308      	str	r3, [sp, #32]
 800553a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800553c:	2b00      	cmp	r3, #0
 800553e:	f000 81b8 	beq.w	80058b2 <_dtoa_r+0xb62>
 8005542:	6923      	ldr	r3, [r4, #16]
 8005544:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005548:	6918      	ldr	r0, [r3, #16]
 800554a:	f000 fb79 	bl	8005c40 <__hi0bits>
 800554e:	f1c0 0020 	rsb	r0, r0, #32
 8005552:	9b06      	ldr	r3, [sp, #24]
 8005554:	4418      	add	r0, r3
 8005556:	f010 001f 	ands.w	r0, r0, #31
 800555a:	f000 8082 	beq.w	8005662 <_dtoa_r+0x912>
 800555e:	f1c0 0320 	rsb	r3, r0, #32
 8005562:	2b04      	cmp	r3, #4
 8005564:	dd73      	ble.n	800564e <_dtoa_r+0x8fe>
 8005566:	9b00      	ldr	r3, [sp, #0]
 8005568:	f1c0 001c 	rsb	r0, r0, #28
 800556c:	4403      	add	r3, r0
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	9b06      	ldr	r3, [sp, #24]
 8005572:	4403      	add	r3, r0
 8005574:	4406      	add	r6, r0
 8005576:	9306      	str	r3, [sp, #24]
 8005578:	9b00      	ldr	r3, [sp, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	dd05      	ble.n	800558a <_dtoa_r+0x83a>
 800557e:	9902      	ldr	r1, [sp, #8]
 8005580:	461a      	mov	r2, r3
 8005582:	4648      	mov	r0, r9
 8005584:	f000 fcba 	bl	8005efc <__lshift>
 8005588:	9002      	str	r0, [sp, #8]
 800558a:	9b06      	ldr	r3, [sp, #24]
 800558c:	2b00      	cmp	r3, #0
 800558e:	dd05      	ble.n	800559c <_dtoa_r+0x84c>
 8005590:	4621      	mov	r1, r4
 8005592:	461a      	mov	r2, r3
 8005594:	4648      	mov	r0, r9
 8005596:	f000 fcb1 	bl	8005efc <__lshift>
 800559a:	4604      	mov	r4, r0
 800559c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d061      	beq.n	8005666 <_dtoa_r+0x916>
 80055a2:	9802      	ldr	r0, [sp, #8]
 80055a4:	4621      	mov	r1, r4
 80055a6:	f000 fd15 	bl	8005fd4 <__mcmp>
 80055aa:	2800      	cmp	r0, #0
 80055ac:	da5b      	bge.n	8005666 <_dtoa_r+0x916>
 80055ae:	2300      	movs	r3, #0
 80055b0:	9902      	ldr	r1, [sp, #8]
 80055b2:	220a      	movs	r2, #10
 80055b4:	4648      	mov	r0, r9
 80055b6:	f000 fafd 	bl	8005bb4 <__multadd>
 80055ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055bc:	9002      	str	r0, [sp, #8]
 80055be:	f107 38ff 	add.w	r8, r7, #4294967295
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 8177 	beq.w	80058b6 <_dtoa_r+0xb66>
 80055c8:	4629      	mov	r1, r5
 80055ca:	2300      	movs	r3, #0
 80055cc:	220a      	movs	r2, #10
 80055ce:	4648      	mov	r0, r9
 80055d0:	f000 faf0 	bl	8005bb4 <__multadd>
 80055d4:	f1bb 0f00 	cmp.w	fp, #0
 80055d8:	4605      	mov	r5, r0
 80055da:	dc6f      	bgt.n	80056bc <_dtoa_r+0x96c>
 80055dc:	9b07      	ldr	r3, [sp, #28]
 80055de:	2b02      	cmp	r3, #2
 80055e0:	dc49      	bgt.n	8005676 <_dtoa_r+0x926>
 80055e2:	e06b      	b.n	80056bc <_dtoa_r+0x96c>
 80055e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80055e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80055ea:	e73c      	b.n	8005466 <_dtoa_r+0x716>
 80055ec:	3fe00000 	.word	0x3fe00000
 80055f0:	40240000 	.word	0x40240000
 80055f4:	9b03      	ldr	r3, [sp, #12]
 80055f6:	1e5c      	subs	r4, r3, #1
 80055f8:	9b08      	ldr	r3, [sp, #32]
 80055fa:	42a3      	cmp	r3, r4
 80055fc:	db09      	blt.n	8005612 <_dtoa_r+0x8c2>
 80055fe:	1b1c      	subs	r4, r3, r4
 8005600:	9b03      	ldr	r3, [sp, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	f6bf af30 	bge.w	8005468 <_dtoa_r+0x718>
 8005608:	9b00      	ldr	r3, [sp, #0]
 800560a:	9a03      	ldr	r2, [sp, #12]
 800560c:	1a9e      	subs	r6, r3, r2
 800560e:	2300      	movs	r3, #0
 8005610:	e72b      	b.n	800546a <_dtoa_r+0x71a>
 8005612:	9b08      	ldr	r3, [sp, #32]
 8005614:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005616:	9408      	str	r4, [sp, #32]
 8005618:	1ae3      	subs	r3, r4, r3
 800561a:	441a      	add	r2, r3
 800561c:	9e00      	ldr	r6, [sp, #0]
 800561e:	9b03      	ldr	r3, [sp, #12]
 8005620:	920d      	str	r2, [sp, #52]	@ 0x34
 8005622:	2400      	movs	r4, #0
 8005624:	e721      	b.n	800546a <_dtoa_r+0x71a>
 8005626:	9c08      	ldr	r4, [sp, #32]
 8005628:	9e00      	ldr	r6, [sp, #0]
 800562a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800562c:	e728      	b.n	8005480 <_dtoa_r+0x730>
 800562e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005632:	e751      	b.n	80054d8 <_dtoa_r+0x788>
 8005634:	9a08      	ldr	r2, [sp, #32]
 8005636:	9902      	ldr	r1, [sp, #8]
 8005638:	e750      	b.n	80054dc <_dtoa_r+0x78c>
 800563a:	f8cd 8008 	str.w	r8, [sp, #8]
 800563e:	e751      	b.n	80054e4 <_dtoa_r+0x794>
 8005640:	2300      	movs	r3, #0
 8005642:	e779      	b.n	8005538 <_dtoa_r+0x7e8>
 8005644:	9b04      	ldr	r3, [sp, #16]
 8005646:	e777      	b.n	8005538 <_dtoa_r+0x7e8>
 8005648:	2300      	movs	r3, #0
 800564a:	9308      	str	r3, [sp, #32]
 800564c:	e779      	b.n	8005542 <_dtoa_r+0x7f2>
 800564e:	d093      	beq.n	8005578 <_dtoa_r+0x828>
 8005650:	9a00      	ldr	r2, [sp, #0]
 8005652:	331c      	adds	r3, #28
 8005654:	441a      	add	r2, r3
 8005656:	9200      	str	r2, [sp, #0]
 8005658:	9a06      	ldr	r2, [sp, #24]
 800565a:	441a      	add	r2, r3
 800565c:	441e      	add	r6, r3
 800565e:	9206      	str	r2, [sp, #24]
 8005660:	e78a      	b.n	8005578 <_dtoa_r+0x828>
 8005662:	4603      	mov	r3, r0
 8005664:	e7f4      	b.n	8005650 <_dtoa_r+0x900>
 8005666:	9b03      	ldr	r3, [sp, #12]
 8005668:	2b00      	cmp	r3, #0
 800566a:	46b8      	mov	r8, r7
 800566c:	dc20      	bgt.n	80056b0 <_dtoa_r+0x960>
 800566e:	469b      	mov	fp, r3
 8005670:	9b07      	ldr	r3, [sp, #28]
 8005672:	2b02      	cmp	r3, #2
 8005674:	dd1e      	ble.n	80056b4 <_dtoa_r+0x964>
 8005676:	f1bb 0f00 	cmp.w	fp, #0
 800567a:	f47f adb1 	bne.w	80051e0 <_dtoa_r+0x490>
 800567e:	4621      	mov	r1, r4
 8005680:	465b      	mov	r3, fp
 8005682:	2205      	movs	r2, #5
 8005684:	4648      	mov	r0, r9
 8005686:	f000 fa95 	bl	8005bb4 <__multadd>
 800568a:	4601      	mov	r1, r0
 800568c:	4604      	mov	r4, r0
 800568e:	9802      	ldr	r0, [sp, #8]
 8005690:	f000 fca0 	bl	8005fd4 <__mcmp>
 8005694:	2800      	cmp	r0, #0
 8005696:	f77f ada3 	ble.w	80051e0 <_dtoa_r+0x490>
 800569a:	4656      	mov	r6, sl
 800569c:	2331      	movs	r3, #49	@ 0x31
 800569e:	f806 3b01 	strb.w	r3, [r6], #1
 80056a2:	f108 0801 	add.w	r8, r8, #1
 80056a6:	e59f      	b.n	80051e8 <_dtoa_r+0x498>
 80056a8:	9c03      	ldr	r4, [sp, #12]
 80056aa:	46b8      	mov	r8, r7
 80056ac:	4625      	mov	r5, r4
 80056ae:	e7f4      	b.n	800569a <_dtoa_r+0x94a>
 80056b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80056b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	f000 8101 	beq.w	80058be <_dtoa_r+0xb6e>
 80056bc:	2e00      	cmp	r6, #0
 80056be:	dd05      	ble.n	80056cc <_dtoa_r+0x97c>
 80056c0:	4629      	mov	r1, r5
 80056c2:	4632      	mov	r2, r6
 80056c4:	4648      	mov	r0, r9
 80056c6:	f000 fc19 	bl	8005efc <__lshift>
 80056ca:	4605      	mov	r5, r0
 80056cc:	9b08      	ldr	r3, [sp, #32]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d05c      	beq.n	800578c <_dtoa_r+0xa3c>
 80056d2:	6869      	ldr	r1, [r5, #4]
 80056d4:	4648      	mov	r0, r9
 80056d6:	f000 fa0b 	bl	8005af0 <_Balloc>
 80056da:	4606      	mov	r6, r0
 80056dc:	b928      	cbnz	r0, 80056ea <_dtoa_r+0x99a>
 80056de:	4b82      	ldr	r3, [pc, #520]	@ (80058e8 <_dtoa_r+0xb98>)
 80056e0:	4602      	mov	r2, r0
 80056e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80056e6:	f7ff bb4a 	b.w	8004d7e <_dtoa_r+0x2e>
 80056ea:	692a      	ldr	r2, [r5, #16]
 80056ec:	3202      	adds	r2, #2
 80056ee:	0092      	lsls	r2, r2, #2
 80056f0:	f105 010c 	add.w	r1, r5, #12
 80056f4:	300c      	adds	r0, #12
 80056f6:	f7ff fa94 	bl	8004c22 <memcpy>
 80056fa:	2201      	movs	r2, #1
 80056fc:	4631      	mov	r1, r6
 80056fe:	4648      	mov	r0, r9
 8005700:	f000 fbfc 	bl	8005efc <__lshift>
 8005704:	f10a 0301 	add.w	r3, sl, #1
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	eb0a 030b 	add.w	r3, sl, fp
 800570e:	9308      	str	r3, [sp, #32]
 8005710:	9b04      	ldr	r3, [sp, #16]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	462f      	mov	r7, r5
 8005718:	9306      	str	r3, [sp, #24]
 800571a:	4605      	mov	r5, r0
 800571c:	9b00      	ldr	r3, [sp, #0]
 800571e:	9802      	ldr	r0, [sp, #8]
 8005720:	4621      	mov	r1, r4
 8005722:	f103 3bff 	add.w	fp, r3, #4294967295
 8005726:	f7ff fa8a 	bl	8004c3e <quorem>
 800572a:	4603      	mov	r3, r0
 800572c:	3330      	adds	r3, #48	@ 0x30
 800572e:	9003      	str	r0, [sp, #12]
 8005730:	4639      	mov	r1, r7
 8005732:	9802      	ldr	r0, [sp, #8]
 8005734:	9309      	str	r3, [sp, #36]	@ 0x24
 8005736:	f000 fc4d 	bl	8005fd4 <__mcmp>
 800573a:	462a      	mov	r2, r5
 800573c:	9004      	str	r0, [sp, #16]
 800573e:	4621      	mov	r1, r4
 8005740:	4648      	mov	r0, r9
 8005742:	f000 fc63 	bl	800600c <__mdiff>
 8005746:	68c2      	ldr	r2, [r0, #12]
 8005748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800574a:	4606      	mov	r6, r0
 800574c:	bb02      	cbnz	r2, 8005790 <_dtoa_r+0xa40>
 800574e:	4601      	mov	r1, r0
 8005750:	9802      	ldr	r0, [sp, #8]
 8005752:	f000 fc3f 	bl	8005fd4 <__mcmp>
 8005756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005758:	4602      	mov	r2, r0
 800575a:	4631      	mov	r1, r6
 800575c:	4648      	mov	r0, r9
 800575e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005760:	9309      	str	r3, [sp, #36]	@ 0x24
 8005762:	f000 fa05 	bl	8005b70 <_Bfree>
 8005766:	9b07      	ldr	r3, [sp, #28]
 8005768:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800576a:	9e00      	ldr	r6, [sp, #0]
 800576c:	ea42 0103 	orr.w	r1, r2, r3
 8005770:	9b06      	ldr	r3, [sp, #24]
 8005772:	4319      	orrs	r1, r3
 8005774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005776:	d10d      	bne.n	8005794 <_dtoa_r+0xa44>
 8005778:	2b39      	cmp	r3, #57	@ 0x39
 800577a:	d027      	beq.n	80057cc <_dtoa_r+0xa7c>
 800577c:	9a04      	ldr	r2, [sp, #16]
 800577e:	2a00      	cmp	r2, #0
 8005780:	dd01      	ble.n	8005786 <_dtoa_r+0xa36>
 8005782:	9b03      	ldr	r3, [sp, #12]
 8005784:	3331      	adds	r3, #49	@ 0x31
 8005786:	f88b 3000 	strb.w	r3, [fp]
 800578a:	e52e      	b.n	80051ea <_dtoa_r+0x49a>
 800578c:	4628      	mov	r0, r5
 800578e:	e7b9      	b.n	8005704 <_dtoa_r+0x9b4>
 8005790:	2201      	movs	r2, #1
 8005792:	e7e2      	b.n	800575a <_dtoa_r+0xa0a>
 8005794:	9904      	ldr	r1, [sp, #16]
 8005796:	2900      	cmp	r1, #0
 8005798:	db04      	blt.n	80057a4 <_dtoa_r+0xa54>
 800579a:	9807      	ldr	r0, [sp, #28]
 800579c:	4301      	orrs	r1, r0
 800579e:	9806      	ldr	r0, [sp, #24]
 80057a0:	4301      	orrs	r1, r0
 80057a2:	d120      	bne.n	80057e6 <_dtoa_r+0xa96>
 80057a4:	2a00      	cmp	r2, #0
 80057a6:	ddee      	ble.n	8005786 <_dtoa_r+0xa36>
 80057a8:	9902      	ldr	r1, [sp, #8]
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	2201      	movs	r2, #1
 80057ae:	4648      	mov	r0, r9
 80057b0:	f000 fba4 	bl	8005efc <__lshift>
 80057b4:	4621      	mov	r1, r4
 80057b6:	9002      	str	r0, [sp, #8]
 80057b8:	f000 fc0c 	bl	8005fd4 <__mcmp>
 80057bc:	2800      	cmp	r0, #0
 80057be:	9b00      	ldr	r3, [sp, #0]
 80057c0:	dc02      	bgt.n	80057c8 <_dtoa_r+0xa78>
 80057c2:	d1e0      	bne.n	8005786 <_dtoa_r+0xa36>
 80057c4:	07da      	lsls	r2, r3, #31
 80057c6:	d5de      	bpl.n	8005786 <_dtoa_r+0xa36>
 80057c8:	2b39      	cmp	r3, #57	@ 0x39
 80057ca:	d1da      	bne.n	8005782 <_dtoa_r+0xa32>
 80057cc:	2339      	movs	r3, #57	@ 0x39
 80057ce:	f88b 3000 	strb.w	r3, [fp]
 80057d2:	4633      	mov	r3, r6
 80057d4:	461e      	mov	r6, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80057dc:	2a39      	cmp	r2, #57	@ 0x39
 80057de:	d04e      	beq.n	800587e <_dtoa_r+0xb2e>
 80057e0:	3201      	adds	r2, #1
 80057e2:	701a      	strb	r2, [r3, #0]
 80057e4:	e501      	b.n	80051ea <_dtoa_r+0x49a>
 80057e6:	2a00      	cmp	r2, #0
 80057e8:	dd03      	ble.n	80057f2 <_dtoa_r+0xaa2>
 80057ea:	2b39      	cmp	r3, #57	@ 0x39
 80057ec:	d0ee      	beq.n	80057cc <_dtoa_r+0xa7c>
 80057ee:	3301      	adds	r3, #1
 80057f0:	e7c9      	b.n	8005786 <_dtoa_r+0xa36>
 80057f2:	9a00      	ldr	r2, [sp, #0]
 80057f4:	9908      	ldr	r1, [sp, #32]
 80057f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80057fa:	428a      	cmp	r2, r1
 80057fc:	d028      	beq.n	8005850 <_dtoa_r+0xb00>
 80057fe:	9902      	ldr	r1, [sp, #8]
 8005800:	2300      	movs	r3, #0
 8005802:	220a      	movs	r2, #10
 8005804:	4648      	mov	r0, r9
 8005806:	f000 f9d5 	bl	8005bb4 <__multadd>
 800580a:	42af      	cmp	r7, r5
 800580c:	9002      	str	r0, [sp, #8]
 800580e:	f04f 0300 	mov.w	r3, #0
 8005812:	f04f 020a 	mov.w	r2, #10
 8005816:	4639      	mov	r1, r7
 8005818:	4648      	mov	r0, r9
 800581a:	d107      	bne.n	800582c <_dtoa_r+0xadc>
 800581c:	f000 f9ca 	bl	8005bb4 <__multadd>
 8005820:	4607      	mov	r7, r0
 8005822:	4605      	mov	r5, r0
 8005824:	9b00      	ldr	r3, [sp, #0]
 8005826:	3301      	adds	r3, #1
 8005828:	9300      	str	r3, [sp, #0]
 800582a:	e777      	b.n	800571c <_dtoa_r+0x9cc>
 800582c:	f000 f9c2 	bl	8005bb4 <__multadd>
 8005830:	4629      	mov	r1, r5
 8005832:	4607      	mov	r7, r0
 8005834:	2300      	movs	r3, #0
 8005836:	220a      	movs	r2, #10
 8005838:	4648      	mov	r0, r9
 800583a:	f000 f9bb 	bl	8005bb4 <__multadd>
 800583e:	4605      	mov	r5, r0
 8005840:	e7f0      	b.n	8005824 <_dtoa_r+0xad4>
 8005842:	f1bb 0f00 	cmp.w	fp, #0
 8005846:	bfcc      	ite	gt
 8005848:	465e      	movgt	r6, fp
 800584a:	2601      	movle	r6, #1
 800584c:	4456      	add	r6, sl
 800584e:	2700      	movs	r7, #0
 8005850:	9902      	ldr	r1, [sp, #8]
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	2201      	movs	r2, #1
 8005856:	4648      	mov	r0, r9
 8005858:	f000 fb50 	bl	8005efc <__lshift>
 800585c:	4621      	mov	r1, r4
 800585e:	9002      	str	r0, [sp, #8]
 8005860:	f000 fbb8 	bl	8005fd4 <__mcmp>
 8005864:	2800      	cmp	r0, #0
 8005866:	dcb4      	bgt.n	80057d2 <_dtoa_r+0xa82>
 8005868:	d102      	bne.n	8005870 <_dtoa_r+0xb20>
 800586a:	9b00      	ldr	r3, [sp, #0]
 800586c:	07db      	lsls	r3, r3, #31
 800586e:	d4b0      	bmi.n	80057d2 <_dtoa_r+0xa82>
 8005870:	4633      	mov	r3, r6
 8005872:	461e      	mov	r6, r3
 8005874:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005878:	2a30      	cmp	r2, #48	@ 0x30
 800587a:	d0fa      	beq.n	8005872 <_dtoa_r+0xb22>
 800587c:	e4b5      	b.n	80051ea <_dtoa_r+0x49a>
 800587e:	459a      	cmp	sl, r3
 8005880:	d1a8      	bne.n	80057d4 <_dtoa_r+0xa84>
 8005882:	2331      	movs	r3, #49	@ 0x31
 8005884:	f108 0801 	add.w	r8, r8, #1
 8005888:	f88a 3000 	strb.w	r3, [sl]
 800588c:	e4ad      	b.n	80051ea <_dtoa_r+0x49a>
 800588e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005890:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80058ec <_dtoa_r+0xb9c>
 8005894:	b11b      	cbz	r3, 800589e <_dtoa_r+0xb4e>
 8005896:	f10a 0308 	add.w	r3, sl, #8
 800589a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800589c:	6013      	str	r3, [r2, #0]
 800589e:	4650      	mov	r0, sl
 80058a0:	b017      	add	sp, #92	@ 0x5c
 80058a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058a6:	9b07      	ldr	r3, [sp, #28]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	f77f ae2e 	ble.w	800550a <_dtoa_r+0x7ba>
 80058ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058b0:	9308      	str	r3, [sp, #32]
 80058b2:	2001      	movs	r0, #1
 80058b4:	e64d      	b.n	8005552 <_dtoa_r+0x802>
 80058b6:	f1bb 0f00 	cmp.w	fp, #0
 80058ba:	f77f aed9 	ble.w	8005670 <_dtoa_r+0x920>
 80058be:	4656      	mov	r6, sl
 80058c0:	9802      	ldr	r0, [sp, #8]
 80058c2:	4621      	mov	r1, r4
 80058c4:	f7ff f9bb 	bl	8004c3e <quorem>
 80058c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80058cc:	f806 3b01 	strb.w	r3, [r6], #1
 80058d0:	eba6 020a 	sub.w	r2, r6, sl
 80058d4:	4593      	cmp	fp, r2
 80058d6:	ddb4      	ble.n	8005842 <_dtoa_r+0xaf2>
 80058d8:	9902      	ldr	r1, [sp, #8]
 80058da:	2300      	movs	r3, #0
 80058dc:	220a      	movs	r2, #10
 80058de:	4648      	mov	r0, r9
 80058e0:	f000 f968 	bl	8005bb4 <__multadd>
 80058e4:	9002      	str	r0, [sp, #8]
 80058e6:	e7eb      	b.n	80058c0 <_dtoa_r+0xb70>
 80058e8:	08006da7 	.word	0x08006da7
 80058ec:	08006d2b 	.word	0x08006d2b

080058f0 <_free_r>:
 80058f0:	b538      	push	{r3, r4, r5, lr}
 80058f2:	4605      	mov	r5, r0
 80058f4:	2900      	cmp	r1, #0
 80058f6:	d041      	beq.n	800597c <_free_r+0x8c>
 80058f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058fc:	1f0c      	subs	r4, r1, #4
 80058fe:	2b00      	cmp	r3, #0
 8005900:	bfb8      	it	lt
 8005902:	18e4      	addlt	r4, r4, r3
 8005904:	f000 f8e8 	bl	8005ad8 <__malloc_lock>
 8005908:	4a1d      	ldr	r2, [pc, #116]	@ (8005980 <_free_r+0x90>)
 800590a:	6813      	ldr	r3, [r2, #0]
 800590c:	b933      	cbnz	r3, 800591c <_free_r+0x2c>
 800590e:	6063      	str	r3, [r4, #4]
 8005910:	6014      	str	r4, [r2, #0]
 8005912:	4628      	mov	r0, r5
 8005914:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005918:	f000 b8e4 	b.w	8005ae4 <__malloc_unlock>
 800591c:	42a3      	cmp	r3, r4
 800591e:	d908      	bls.n	8005932 <_free_r+0x42>
 8005920:	6820      	ldr	r0, [r4, #0]
 8005922:	1821      	adds	r1, r4, r0
 8005924:	428b      	cmp	r3, r1
 8005926:	bf01      	itttt	eq
 8005928:	6819      	ldreq	r1, [r3, #0]
 800592a:	685b      	ldreq	r3, [r3, #4]
 800592c:	1809      	addeq	r1, r1, r0
 800592e:	6021      	streq	r1, [r4, #0]
 8005930:	e7ed      	b.n	800590e <_free_r+0x1e>
 8005932:	461a      	mov	r2, r3
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	b10b      	cbz	r3, 800593c <_free_r+0x4c>
 8005938:	42a3      	cmp	r3, r4
 800593a:	d9fa      	bls.n	8005932 <_free_r+0x42>
 800593c:	6811      	ldr	r1, [r2, #0]
 800593e:	1850      	adds	r0, r2, r1
 8005940:	42a0      	cmp	r0, r4
 8005942:	d10b      	bne.n	800595c <_free_r+0x6c>
 8005944:	6820      	ldr	r0, [r4, #0]
 8005946:	4401      	add	r1, r0
 8005948:	1850      	adds	r0, r2, r1
 800594a:	4283      	cmp	r3, r0
 800594c:	6011      	str	r1, [r2, #0]
 800594e:	d1e0      	bne.n	8005912 <_free_r+0x22>
 8005950:	6818      	ldr	r0, [r3, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	6053      	str	r3, [r2, #4]
 8005956:	4408      	add	r0, r1
 8005958:	6010      	str	r0, [r2, #0]
 800595a:	e7da      	b.n	8005912 <_free_r+0x22>
 800595c:	d902      	bls.n	8005964 <_free_r+0x74>
 800595e:	230c      	movs	r3, #12
 8005960:	602b      	str	r3, [r5, #0]
 8005962:	e7d6      	b.n	8005912 <_free_r+0x22>
 8005964:	6820      	ldr	r0, [r4, #0]
 8005966:	1821      	adds	r1, r4, r0
 8005968:	428b      	cmp	r3, r1
 800596a:	bf04      	itt	eq
 800596c:	6819      	ldreq	r1, [r3, #0]
 800596e:	685b      	ldreq	r3, [r3, #4]
 8005970:	6063      	str	r3, [r4, #4]
 8005972:	bf04      	itt	eq
 8005974:	1809      	addeq	r1, r1, r0
 8005976:	6021      	streq	r1, [r4, #0]
 8005978:	6054      	str	r4, [r2, #4]
 800597a:	e7ca      	b.n	8005912 <_free_r+0x22>
 800597c:	bd38      	pop	{r3, r4, r5, pc}
 800597e:	bf00      	nop
 8005980:	20000838 	.word	0x20000838

08005984 <malloc>:
 8005984:	4b02      	ldr	r3, [pc, #8]	@ (8005990 <malloc+0xc>)
 8005986:	4601      	mov	r1, r0
 8005988:	6818      	ldr	r0, [r3, #0]
 800598a:	f000 b825 	b.w	80059d8 <_malloc_r>
 800598e:	bf00      	nop
 8005990:	20000010 	.word	0x20000010

08005994 <sbrk_aligned>:
 8005994:	b570      	push	{r4, r5, r6, lr}
 8005996:	4e0f      	ldr	r6, [pc, #60]	@ (80059d4 <sbrk_aligned+0x40>)
 8005998:	460c      	mov	r4, r1
 800599a:	6831      	ldr	r1, [r6, #0]
 800599c:	4605      	mov	r5, r0
 800599e:	b911      	cbnz	r1, 80059a6 <sbrk_aligned+0x12>
 80059a0:	f000 ff58 	bl	8006854 <_sbrk_r>
 80059a4:	6030      	str	r0, [r6, #0]
 80059a6:	4621      	mov	r1, r4
 80059a8:	4628      	mov	r0, r5
 80059aa:	f000 ff53 	bl	8006854 <_sbrk_r>
 80059ae:	1c43      	adds	r3, r0, #1
 80059b0:	d103      	bne.n	80059ba <sbrk_aligned+0x26>
 80059b2:	f04f 34ff 	mov.w	r4, #4294967295
 80059b6:	4620      	mov	r0, r4
 80059b8:	bd70      	pop	{r4, r5, r6, pc}
 80059ba:	1cc4      	adds	r4, r0, #3
 80059bc:	f024 0403 	bic.w	r4, r4, #3
 80059c0:	42a0      	cmp	r0, r4
 80059c2:	d0f8      	beq.n	80059b6 <sbrk_aligned+0x22>
 80059c4:	1a21      	subs	r1, r4, r0
 80059c6:	4628      	mov	r0, r5
 80059c8:	f000 ff44 	bl	8006854 <_sbrk_r>
 80059cc:	3001      	adds	r0, #1
 80059ce:	d1f2      	bne.n	80059b6 <sbrk_aligned+0x22>
 80059d0:	e7ef      	b.n	80059b2 <sbrk_aligned+0x1e>
 80059d2:	bf00      	nop
 80059d4:	20000834 	.word	0x20000834

080059d8 <_malloc_r>:
 80059d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059dc:	1ccd      	adds	r5, r1, #3
 80059de:	f025 0503 	bic.w	r5, r5, #3
 80059e2:	3508      	adds	r5, #8
 80059e4:	2d0c      	cmp	r5, #12
 80059e6:	bf38      	it	cc
 80059e8:	250c      	movcc	r5, #12
 80059ea:	2d00      	cmp	r5, #0
 80059ec:	4606      	mov	r6, r0
 80059ee:	db01      	blt.n	80059f4 <_malloc_r+0x1c>
 80059f0:	42a9      	cmp	r1, r5
 80059f2:	d904      	bls.n	80059fe <_malloc_r+0x26>
 80059f4:	230c      	movs	r3, #12
 80059f6:	6033      	str	r3, [r6, #0]
 80059f8:	2000      	movs	r0, #0
 80059fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ad4 <_malloc_r+0xfc>
 8005a02:	f000 f869 	bl	8005ad8 <__malloc_lock>
 8005a06:	f8d8 3000 	ldr.w	r3, [r8]
 8005a0a:	461c      	mov	r4, r3
 8005a0c:	bb44      	cbnz	r4, 8005a60 <_malloc_r+0x88>
 8005a0e:	4629      	mov	r1, r5
 8005a10:	4630      	mov	r0, r6
 8005a12:	f7ff ffbf 	bl	8005994 <sbrk_aligned>
 8005a16:	1c43      	adds	r3, r0, #1
 8005a18:	4604      	mov	r4, r0
 8005a1a:	d158      	bne.n	8005ace <_malloc_r+0xf6>
 8005a1c:	f8d8 4000 	ldr.w	r4, [r8]
 8005a20:	4627      	mov	r7, r4
 8005a22:	2f00      	cmp	r7, #0
 8005a24:	d143      	bne.n	8005aae <_malloc_r+0xd6>
 8005a26:	2c00      	cmp	r4, #0
 8005a28:	d04b      	beq.n	8005ac2 <_malloc_r+0xea>
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	4639      	mov	r1, r7
 8005a2e:	4630      	mov	r0, r6
 8005a30:	eb04 0903 	add.w	r9, r4, r3
 8005a34:	f000 ff0e 	bl	8006854 <_sbrk_r>
 8005a38:	4581      	cmp	r9, r0
 8005a3a:	d142      	bne.n	8005ac2 <_malloc_r+0xea>
 8005a3c:	6821      	ldr	r1, [r4, #0]
 8005a3e:	1a6d      	subs	r5, r5, r1
 8005a40:	4629      	mov	r1, r5
 8005a42:	4630      	mov	r0, r6
 8005a44:	f7ff ffa6 	bl	8005994 <sbrk_aligned>
 8005a48:	3001      	adds	r0, #1
 8005a4a:	d03a      	beq.n	8005ac2 <_malloc_r+0xea>
 8005a4c:	6823      	ldr	r3, [r4, #0]
 8005a4e:	442b      	add	r3, r5
 8005a50:	6023      	str	r3, [r4, #0]
 8005a52:	f8d8 3000 	ldr.w	r3, [r8]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	bb62      	cbnz	r2, 8005ab4 <_malloc_r+0xdc>
 8005a5a:	f8c8 7000 	str.w	r7, [r8]
 8005a5e:	e00f      	b.n	8005a80 <_malloc_r+0xa8>
 8005a60:	6822      	ldr	r2, [r4, #0]
 8005a62:	1b52      	subs	r2, r2, r5
 8005a64:	d420      	bmi.n	8005aa8 <_malloc_r+0xd0>
 8005a66:	2a0b      	cmp	r2, #11
 8005a68:	d917      	bls.n	8005a9a <_malloc_r+0xc2>
 8005a6a:	1961      	adds	r1, r4, r5
 8005a6c:	42a3      	cmp	r3, r4
 8005a6e:	6025      	str	r5, [r4, #0]
 8005a70:	bf18      	it	ne
 8005a72:	6059      	strne	r1, [r3, #4]
 8005a74:	6863      	ldr	r3, [r4, #4]
 8005a76:	bf08      	it	eq
 8005a78:	f8c8 1000 	streq.w	r1, [r8]
 8005a7c:	5162      	str	r2, [r4, r5]
 8005a7e:	604b      	str	r3, [r1, #4]
 8005a80:	4630      	mov	r0, r6
 8005a82:	f000 f82f 	bl	8005ae4 <__malloc_unlock>
 8005a86:	f104 000b 	add.w	r0, r4, #11
 8005a8a:	1d23      	adds	r3, r4, #4
 8005a8c:	f020 0007 	bic.w	r0, r0, #7
 8005a90:	1ac2      	subs	r2, r0, r3
 8005a92:	bf1c      	itt	ne
 8005a94:	1a1b      	subne	r3, r3, r0
 8005a96:	50a3      	strne	r3, [r4, r2]
 8005a98:	e7af      	b.n	80059fa <_malloc_r+0x22>
 8005a9a:	6862      	ldr	r2, [r4, #4]
 8005a9c:	42a3      	cmp	r3, r4
 8005a9e:	bf0c      	ite	eq
 8005aa0:	f8c8 2000 	streq.w	r2, [r8]
 8005aa4:	605a      	strne	r2, [r3, #4]
 8005aa6:	e7eb      	b.n	8005a80 <_malloc_r+0xa8>
 8005aa8:	4623      	mov	r3, r4
 8005aaa:	6864      	ldr	r4, [r4, #4]
 8005aac:	e7ae      	b.n	8005a0c <_malloc_r+0x34>
 8005aae:	463c      	mov	r4, r7
 8005ab0:	687f      	ldr	r7, [r7, #4]
 8005ab2:	e7b6      	b.n	8005a22 <_malloc_r+0x4a>
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	42a3      	cmp	r3, r4
 8005aba:	d1fb      	bne.n	8005ab4 <_malloc_r+0xdc>
 8005abc:	2300      	movs	r3, #0
 8005abe:	6053      	str	r3, [r2, #4]
 8005ac0:	e7de      	b.n	8005a80 <_malloc_r+0xa8>
 8005ac2:	230c      	movs	r3, #12
 8005ac4:	6033      	str	r3, [r6, #0]
 8005ac6:	4630      	mov	r0, r6
 8005ac8:	f000 f80c 	bl	8005ae4 <__malloc_unlock>
 8005acc:	e794      	b.n	80059f8 <_malloc_r+0x20>
 8005ace:	6005      	str	r5, [r0, #0]
 8005ad0:	e7d6      	b.n	8005a80 <_malloc_r+0xa8>
 8005ad2:	bf00      	nop
 8005ad4:	20000838 	.word	0x20000838

08005ad8 <__malloc_lock>:
 8005ad8:	4801      	ldr	r0, [pc, #4]	@ (8005ae0 <__malloc_lock+0x8>)
 8005ada:	f7ff b8a0 	b.w	8004c1e <__retarget_lock_acquire_recursive>
 8005ade:	bf00      	nop
 8005ae0:	20000830 	.word	0x20000830

08005ae4 <__malloc_unlock>:
 8005ae4:	4801      	ldr	r0, [pc, #4]	@ (8005aec <__malloc_unlock+0x8>)
 8005ae6:	f7ff b89b 	b.w	8004c20 <__retarget_lock_release_recursive>
 8005aea:	bf00      	nop
 8005aec:	20000830 	.word	0x20000830

08005af0 <_Balloc>:
 8005af0:	b570      	push	{r4, r5, r6, lr}
 8005af2:	69c6      	ldr	r6, [r0, #28]
 8005af4:	4604      	mov	r4, r0
 8005af6:	460d      	mov	r5, r1
 8005af8:	b976      	cbnz	r6, 8005b18 <_Balloc+0x28>
 8005afa:	2010      	movs	r0, #16
 8005afc:	f7ff ff42 	bl	8005984 <malloc>
 8005b00:	4602      	mov	r2, r0
 8005b02:	61e0      	str	r0, [r4, #28]
 8005b04:	b920      	cbnz	r0, 8005b10 <_Balloc+0x20>
 8005b06:	4b18      	ldr	r3, [pc, #96]	@ (8005b68 <_Balloc+0x78>)
 8005b08:	4818      	ldr	r0, [pc, #96]	@ (8005b6c <_Balloc+0x7c>)
 8005b0a:	216b      	movs	r1, #107	@ 0x6b
 8005b0c:	f000 feb2 	bl	8006874 <__assert_func>
 8005b10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b14:	6006      	str	r6, [r0, #0]
 8005b16:	60c6      	str	r6, [r0, #12]
 8005b18:	69e6      	ldr	r6, [r4, #28]
 8005b1a:	68f3      	ldr	r3, [r6, #12]
 8005b1c:	b183      	cbz	r3, 8005b40 <_Balloc+0x50>
 8005b1e:	69e3      	ldr	r3, [r4, #28]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b26:	b9b8      	cbnz	r0, 8005b58 <_Balloc+0x68>
 8005b28:	2101      	movs	r1, #1
 8005b2a:	fa01 f605 	lsl.w	r6, r1, r5
 8005b2e:	1d72      	adds	r2, r6, #5
 8005b30:	0092      	lsls	r2, r2, #2
 8005b32:	4620      	mov	r0, r4
 8005b34:	f000 febc 	bl	80068b0 <_calloc_r>
 8005b38:	b160      	cbz	r0, 8005b54 <_Balloc+0x64>
 8005b3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b3e:	e00e      	b.n	8005b5e <_Balloc+0x6e>
 8005b40:	2221      	movs	r2, #33	@ 0x21
 8005b42:	2104      	movs	r1, #4
 8005b44:	4620      	mov	r0, r4
 8005b46:	f000 feb3 	bl	80068b0 <_calloc_r>
 8005b4a:	69e3      	ldr	r3, [r4, #28]
 8005b4c:	60f0      	str	r0, [r6, #12]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1e4      	bne.n	8005b1e <_Balloc+0x2e>
 8005b54:	2000      	movs	r0, #0
 8005b56:	bd70      	pop	{r4, r5, r6, pc}
 8005b58:	6802      	ldr	r2, [r0, #0]
 8005b5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b64:	e7f7      	b.n	8005b56 <_Balloc+0x66>
 8005b66:	bf00      	nop
 8005b68:	08006d38 	.word	0x08006d38
 8005b6c:	08006db8 	.word	0x08006db8

08005b70 <_Bfree>:
 8005b70:	b570      	push	{r4, r5, r6, lr}
 8005b72:	69c6      	ldr	r6, [r0, #28]
 8005b74:	4605      	mov	r5, r0
 8005b76:	460c      	mov	r4, r1
 8005b78:	b976      	cbnz	r6, 8005b98 <_Bfree+0x28>
 8005b7a:	2010      	movs	r0, #16
 8005b7c:	f7ff ff02 	bl	8005984 <malloc>
 8005b80:	4602      	mov	r2, r0
 8005b82:	61e8      	str	r0, [r5, #28]
 8005b84:	b920      	cbnz	r0, 8005b90 <_Bfree+0x20>
 8005b86:	4b09      	ldr	r3, [pc, #36]	@ (8005bac <_Bfree+0x3c>)
 8005b88:	4809      	ldr	r0, [pc, #36]	@ (8005bb0 <_Bfree+0x40>)
 8005b8a:	218f      	movs	r1, #143	@ 0x8f
 8005b8c:	f000 fe72 	bl	8006874 <__assert_func>
 8005b90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b94:	6006      	str	r6, [r0, #0]
 8005b96:	60c6      	str	r6, [r0, #12]
 8005b98:	b13c      	cbz	r4, 8005baa <_Bfree+0x3a>
 8005b9a:	69eb      	ldr	r3, [r5, #28]
 8005b9c:	6862      	ldr	r2, [r4, #4]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ba4:	6021      	str	r1, [r4, #0]
 8005ba6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005baa:	bd70      	pop	{r4, r5, r6, pc}
 8005bac:	08006d38 	.word	0x08006d38
 8005bb0:	08006db8 	.word	0x08006db8

08005bb4 <__multadd>:
 8005bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb8:	690d      	ldr	r5, [r1, #16]
 8005bba:	4607      	mov	r7, r0
 8005bbc:	460c      	mov	r4, r1
 8005bbe:	461e      	mov	r6, r3
 8005bc0:	f101 0c14 	add.w	ip, r1, #20
 8005bc4:	2000      	movs	r0, #0
 8005bc6:	f8dc 3000 	ldr.w	r3, [ip]
 8005bca:	b299      	uxth	r1, r3
 8005bcc:	fb02 6101 	mla	r1, r2, r1, r6
 8005bd0:	0c1e      	lsrs	r6, r3, #16
 8005bd2:	0c0b      	lsrs	r3, r1, #16
 8005bd4:	fb02 3306 	mla	r3, r2, r6, r3
 8005bd8:	b289      	uxth	r1, r1
 8005bda:	3001      	adds	r0, #1
 8005bdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005be0:	4285      	cmp	r5, r0
 8005be2:	f84c 1b04 	str.w	r1, [ip], #4
 8005be6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005bea:	dcec      	bgt.n	8005bc6 <__multadd+0x12>
 8005bec:	b30e      	cbz	r6, 8005c32 <__multadd+0x7e>
 8005bee:	68a3      	ldr	r3, [r4, #8]
 8005bf0:	42ab      	cmp	r3, r5
 8005bf2:	dc19      	bgt.n	8005c28 <__multadd+0x74>
 8005bf4:	6861      	ldr	r1, [r4, #4]
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	3101      	adds	r1, #1
 8005bfa:	f7ff ff79 	bl	8005af0 <_Balloc>
 8005bfe:	4680      	mov	r8, r0
 8005c00:	b928      	cbnz	r0, 8005c0e <__multadd+0x5a>
 8005c02:	4602      	mov	r2, r0
 8005c04:	4b0c      	ldr	r3, [pc, #48]	@ (8005c38 <__multadd+0x84>)
 8005c06:	480d      	ldr	r0, [pc, #52]	@ (8005c3c <__multadd+0x88>)
 8005c08:	21ba      	movs	r1, #186	@ 0xba
 8005c0a:	f000 fe33 	bl	8006874 <__assert_func>
 8005c0e:	6922      	ldr	r2, [r4, #16]
 8005c10:	3202      	adds	r2, #2
 8005c12:	f104 010c 	add.w	r1, r4, #12
 8005c16:	0092      	lsls	r2, r2, #2
 8005c18:	300c      	adds	r0, #12
 8005c1a:	f7ff f802 	bl	8004c22 <memcpy>
 8005c1e:	4621      	mov	r1, r4
 8005c20:	4638      	mov	r0, r7
 8005c22:	f7ff ffa5 	bl	8005b70 <_Bfree>
 8005c26:	4644      	mov	r4, r8
 8005c28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c2c:	3501      	adds	r5, #1
 8005c2e:	615e      	str	r6, [r3, #20]
 8005c30:	6125      	str	r5, [r4, #16]
 8005c32:	4620      	mov	r0, r4
 8005c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c38:	08006da7 	.word	0x08006da7
 8005c3c:	08006db8 	.word	0x08006db8

08005c40 <__hi0bits>:
 8005c40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005c44:	4603      	mov	r3, r0
 8005c46:	bf36      	itet	cc
 8005c48:	0403      	lslcc	r3, r0, #16
 8005c4a:	2000      	movcs	r0, #0
 8005c4c:	2010      	movcc	r0, #16
 8005c4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c52:	bf3c      	itt	cc
 8005c54:	021b      	lslcc	r3, r3, #8
 8005c56:	3008      	addcc	r0, #8
 8005c58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c5c:	bf3c      	itt	cc
 8005c5e:	011b      	lslcc	r3, r3, #4
 8005c60:	3004      	addcc	r0, #4
 8005c62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c66:	bf3c      	itt	cc
 8005c68:	009b      	lslcc	r3, r3, #2
 8005c6a:	3002      	addcc	r0, #2
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	db05      	blt.n	8005c7c <__hi0bits+0x3c>
 8005c70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005c74:	f100 0001 	add.w	r0, r0, #1
 8005c78:	bf08      	it	eq
 8005c7a:	2020      	moveq	r0, #32
 8005c7c:	4770      	bx	lr

08005c7e <__lo0bits>:
 8005c7e:	6803      	ldr	r3, [r0, #0]
 8005c80:	4602      	mov	r2, r0
 8005c82:	f013 0007 	ands.w	r0, r3, #7
 8005c86:	d00b      	beq.n	8005ca0 <__lo0bits+0x22>
 8005c88:	07d9      	lsls	r1, r3, #31
 8005c8a:	d421      	bmi.n	8005cd0 <__lo0bits+0x52>
 8005c8c:	0798      	lsls	r0, r3, #30
 8005c8e:	bf49      	itett	mi
 8005c90:	085b      	lsrmi	r3, r3, #1
 8005c92:	089b      	lsrpl	r3, r3, #2
 8005c94:	2001      	movmi	r0, #1
 8005c96:	6013      	strmi	r3, [r2, #0]
 8005c98:	bf5c      	itt	pl
 8005c9a:	6013      	strpl	r3, [r2, #0]
 8005c9c:	2002      	movpl	r0, #2
 8005c9e:	4770      	bx	lr
 8005ca0:	b299      	uxth	r1, r3
 8005ca2:	b909      	cbnz	r1, 8005ca8 <__lo0bits+0x2a>
 8005ca4:	0c1b      	lsrs	r3, r3, #16
 8005ca6:	2010      	movs	r0, #16
 8005ca8:	b2d9      	uxtb	r1, r3
 8005caa:	b909      	cbnz	r1, 8005cb0 <__lo0bits+0x32>
 8005cac:	3008      	adds	r0, #8
 8005cae:	0a1b      	lsrs	r3, r3, #8
 8005cb0:	0719      	lsls	r1, r3, #28
 8005cb2:	bf04      	itt	eq
 8005cb4:	091b      	lsreq	r3, r3, #4
 8005cb6:	3004      	addeq	r0, #4
 8005cb8:	0799      	lsls	r1, r3, #30
 8005cba:	bf04      	itt	eq
 8005cbc:	089b      	lsreq	r3, r3, #2
 8005cbe:	3002      	addeq	r0, #2
 8005cc0:	07d9      	lsls	r1, r3, #31
 8005cc2:	d403      	bmi.n	8005ccc <__lo0bits+0x4e>
 8005cc4:	085b      	lsrs	r3, r3, #1
 8005cc6:	f100 0001 	add.w	r0, r0, #1
 8005cca:	d003      	beq.n	8005cd4 <__lo0bits+0x56>
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	4770      	bx	lr
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	4770      	bx	lr
 8005cd4:	2020      	movs	r0, #32
 8005cd6:	4770      	bx	lr

08005cd8 <__i2b>:
 8005cd8:	b510      	push	{r4, lr}
 8005cda:	460c      	mov	r4, r1
 8005cdc:	2101      	movs	r1, #1
 8005cde:	f7ff ff07 	bl	8005af0 <_Balloc>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	b928      	cbnz	r0, 8005cf2 <__i2b+0x1a>
 8005ce6:	4b05      	ldr	r3, [pc, #20]	@ (8005cfc <__i2b+0x24>)
 8005ce8:	4805      	ldr	r0, [pc, #20]	@ (8005d00 <__i2b+0x28>)
 8005cea:	f240 1145 	movw	r1, #325	@ 0x145
 8005cee:	f000 fdc1 	bl	8006874 <__assert_func>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	6144      	str	r4, [r0, #20]
 8005cf6:	6103      	str	r3, [r0, #16]
 8005cf8:	bd10      	pop	{r4, pc}
 8005cfa:	bf00      	nop
 8005cfc:	08006da7 	.word	0x08006da7
 8005d00:	08006db8 	.word	0x08006db8

08005d04 <__multiply>:
 8005d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d08:	4617      	mov	r7, r2
 8005d0a:	690a      	ldr	r2, [r1, #16]
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	bfa8      	it	ge
 8005d12:	463b      	movge	r3, r7
 8005d14:	4689      	mov	r9, r1
 8005d16:	bfa4      	itt	ge
 8005d18:	460f      	movge	r7, r1
 8005d1a:	4699      	movge	r9, r3
 8005d1c:	693d      	ldr	r5, [r7, #16]
 8005d1e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	6879      	ldr	r1, [r7, #4]
 8005d26:	eb05 060a 	add.w	r6, r5, sl
 8005d2a:	42b3      	cmp	r3, r6
 8005d2c:	b085      	sub	sp, #20
 8005d2e:	bfb8      	it	lt
 8005d30:	3101      	addlt	r1, #1
 8005d32:	f7ff fedd 	bl	8005af0 <_Balloc>
 8005d36:	b930      	cbnz	r0, 8005d46 <__multiply+0x42>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	4b41      	ldr	r3, [pc, #260]	@ (8005e40 <__multiply+0x13c>)
 8005d3c:	4841      	ldr	r0, [pc, #260]	@ (8005e44 <__multiply+0x140>)
 8005d3e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005d42:	f000 fd97 	bl	8006874 <__assert_func>
 8005d46:	f100 0414 	add.w	r4, r0, #20
 8005d4a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005d4e:	4623      	mov	r3, r4
 8005d50:	2200      	movs	r2, #0
 8005d52:	4573      	cmp	r3, lr
 8005d54:	d320      	bcc.n	8005d98 <__multiply+0x94>
 8005d56:	f107 0814 	add.w	r8, r7, #20
 8005d5a:	f109 0114 	add.w	r1, r9, #20
 8005d5e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005d62:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005d66:	9302      	str	r3, [sp, #8]
 8005d68:	1beb      	subs	r3, r5, r7
 8005d6a:	3b15      	subs	r3, #21
 8005d6c:	f023 0303 	bic.w	r3, r3, #3
 8005d70:	3304      	adds	r3, #4
 8005d72:	3715      	adds	r7, #21
 8005d74:	42bd      	cmp	r5, r7
 8005d76:	bf38      	it	cc
 8005d78:	2304      	movcc	r3, #4
 8005d7a:	9301      	str	r3, [sp, #4]
 8005d7c:	9b02      	ldr	r3, [sp, #8]
 8005d7e:	9103      	str	r1, [sp, #12]
 8005d80:	428b      	cmp	r3, r1
 8005d82:	d80c      	bhi.n	8005d9e <__multiply+0x9a>
 8005d84:	2e00      	cmp	r6, #0
 8005d86:	dd03      	ble.n	8005d90 <__multiply+0x8c>
 8005d88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d055      	beq.n	8005e3c <__multiply+0x138>
 8005d90:	6106      	str	r6, [r0, #16]
 8005d92:	b005      	add	sp, #20
 8005d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d98:	f843 2b04 	str.w	r2, [r3], #4
 8005d9c:	e7d9      	b.n	8005d52 <__multiply+0x4e>
 8005d9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8005da2:	f1ba 0f00 	cmp.w	sl, #0
 8005da6:	d01f      	beq.n	8005de8 <__multiply+0xe4>
 8005da8:	46c4      	mov	ip, r8
 8005daa:	46a1      	mov	r9, r4
 8005dac:	2700      	movs	r7, #0
 8005dae:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005db2:	f8d9 3000 	ldr.w	r3, [r9]
 8005db6:	fa1f fb82 	uxth.w	fp, r2
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	fb0a 330b 	mla	r3, sl, fp, r3
 8005dc0:	443b      	add	r3, r7
 8005dc2:	f8d9 7000 	ldr.w	r7, [r9]
 8005dc6:	0c12      	lsrs	r2, r2, #16
 8005dc8:	0c3f      	lsrs	r7, r7, #16
 8005dca:	fb0a 7202 	mla	r2, sl, r2, r7
 8005dce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dd8:	4565      	cmp	r5, ip
 8005dda:	f849 3b04 	str.w	r3, [r9], #4
 8005dde:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005de2:	d8e4      	bhi.n	8005dae <__multiply+0xaa>
 8005de4:	9b01      	ldr	r3, [sp, #4]
 8005de6:	50e7      	str	r7, [r4, r3]
 8005de8:	9b03      	ldr	r3, [sp, #12]
 8005dea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005dee:	3104      	adds	r1, #4
 8005df0:	f1b9 0f00 	cmp.w	r9, #0
 8005df4:	d020      	beq.n	8005e38 <__multiply+0x134>
 8005df6:	6823      	ldr	r3, [r4, #0]
 8005df8:	4647      	mov	r7, r8
 8005dfa:	46a4      	mov	ip, r4
 8005dfc:	f04f 0a00 	mov.w	sl, #0
 8005e00:	f8b7 b000 	ldrh.w	fp, [r7]
 8005e04:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005e08:	fb09 220b 	mla	r2, r9, fp, r2
 8005e0c:	4452      	add	r2, sl
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e14:	f84c 3b04 	str.w	r3, [ip], #4
 8005e18:	f857 3b04 	ldr.w	r3, [r7], #4
 8005e1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e20:	f8bc 3000 	ldrh.w	r3, [ip]
 8005e24:	fb09 330a 	mla	r3, r9, sl, r3
 8005e28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005e2c:	42bd      	cmp	r5, r7
 8005e2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e32:	d8e5      	bhi.n	8005e00 <__multiply+0xfc>
 8005e34:	9a01      	ldr	r2, [sp, #4]
 8005e36:	50a3      	str	r3, [r4, r2]
 8005e38:	3404      	adds	r4, #4
 8005e3a:	e79f      	b.n	8005d7c <__multiply+0x78>
 8005e3c:	3e01      	subs	r6, #1
 8005e3e:	e7a1      	b.n	8005d84 <__multiply+0x80>
 8005e40:	08006da7 	.word	0x08006da7
 8005e44:	08006db8 	.word	0x08006db8

08005e48 <__pow5mult>:
 8005e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e4c:	4615      	mov	r5, r2
 8005e4e:	f012 0203 	ands.w	r2, r2, #3
 8005e52:	4607      	mov	r7, r0
 8005e54:	460e      	mov	r6, r1
 8005e56:	d007      	beq.n	8005e68 <__pow5mult+0x20>
 8005e58:	4c25      	ldr	r4, [pc, #148]	@ (8005ef0 <__pow5mult+0xa8>)
 8005e5a:	3a01      	subs	r2, #1
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e62:	f7ff fea7 	bl	8005bb4 <__multadd>
 8005e66:	4606      	mov	r6, r0
 8005e68:	10ad      	asrs	r5, r5, #2
 8005e6a:	d03d      	beq.n	8005ee8 <__pow5mult+0xa0>
 8005e6c:	69fc      	ldr	r4, [r7, #28]
 8005e6e:	b97c      	cbnz	r4, 8005e90 <__pow5mult+0x48>
 8005e70:	2010      	movs	r0, #16
 8005e72:	f7ff fd87 	bl	8005984 <malloc>
 8005e76:	4602      	mov	r2, r0
 8005e78:	61f8      	str	r0, [r7, #28]
 8005e7a:	b928      	cbnz	r0, 8005e88 <__pow5mult+0x40>
 8005e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ef4 <__pow5mult+0xac>)
 8005e7e:	481e      	ldr	r0, [pc, #120]	@ (8005ef8 <__pow5mult+0xb0>)
 8005e80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005e84:	f000 fcf6 	bl	8006874 <__assert_func>
 8005e88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e8c:	6004      	str	r4, [r0, #0]
 8005e8e:	60c4      	str	r4, [r0, #12]
 8005e90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005e94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005e98:	b94c      	cbnz	r4, 8005eae <__pow5mult+0x66>
 8005e9a:	f240 2171 	movw	r1, #625	@ 0x271
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	f7ff ff1a 	bl	8005cd8 <__i2b>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f8c8 0008 	str.w	r0, [r8, #8]
 8005eaa:	4604      	mov	r4, r0
 8005eac:	6003      	str	r3, [r0, #0]
 8005eae:	f04f 0900 	mov.w	r9, #0
 8005eb2:	07eb      	lsls	r3, r5, #31
 8005eb4:	d50a      	bpl.n	8005ecc <__pow5mult+0x84>
 8005eb6:	4631      	mov	r1, r6
 8005eb8:	4622      	mov	r2, r4
 8005eba:	4638      	mov	r0, r7
 8005ebc:	f7ff ff22 	bl	8005d04 <__multiply>
 8005ec0:	4631      	mov	r1, r6
 8005ec2:	4680      	mov	r8, r0
 8005ec4:	4638      	mov	r0, r7
 8005ec6:	f7ff fe53 	bl	8005b70 <_Bfree>
 8005eca:	4646      	mov	r6, r8
 8005ecc:	106d      	asrs	r5, r5, #1
 8005ece:	d00b      	beq.n	8005ee8 <__pow5mult+0xa0>
 8005ed0:	6820      	ldr	r0, [r4, #0]
 8005ed2:	b938      	cbnz	r0, 8005ee4 <__pow5mult+0x9c>
 8005ed4:	4622      	mov	r2, r4
 8005ed6:	4621      	mov	r1, r4
 8005ed8:	4638      	mov	r0, r7
 8005eda:	f7ff ff13 	bl	8005d04 <__multiply>
 8005ede:	6020      	str	r0, [r4, #0]
 8005ee0:	f8c0 9000 	str.w	r9, [r0]
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	e7e4      	b.n	8005eb2 <__pow5mult+0x6a>
 8005ee8:	4630      	mov	r0, r6
 8005eea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005eee:	bf00      	nop
 8005ef0:	08006e68 	.word	0x08006e68
 8005ef4:	08006d38 	.word	0x08006d38
 8005ef8:	08006db8 	.word	0x08006db8

08005efc <__lshift>:
 8005efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f00:	460c      	mov	r4, r1
 8005f02:	6849      	ldr	r1, [r1, #4]
 8005f04:	6923      	ldr	r3, [r4, #16]
 8005f06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f0a:	68a3      	ldr	r3, [r4, #8]
 8005f0c:	4607      	mov	r7, r0
 8005f0e:	4691      	mov	r9, r2
 8005f10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f14:	f108 0601 	add.w	r6, r8, #1
 8005f18:	42b3      	cmp	r3, r6
 8005f1a:	db0b      	blt.n	8005f34 <__lshift+0x38>
 8005f1c:	4638      	mov	r0, r7
 8005f1e:	f7ff fde7 	bl	8005af0 <_Balloc>
 8005f22:	4605      	mov	r5, r0
 8005f24:	b948      	cbnz	r0, 8005f3a <__lshift+0x3e>
 8005f26:	4602      	mov	r2, r0
 8005f28:	4b28      	ldr	r3, [pc, #160]	@ (8005fcc <__lshift+0xd0>)
 8005f2a:	4829      	ldr	r0, [pc, #164]	@ (8005fd0 <__lshift+0xd4>)
 8005f2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005f30:	f000 fca0 	bl	8006874 <__assert_func>
 8005f34:	3101      	adds	r1, #1
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	e7ee      	b.n	8005f18 <__lshift+0x1c>
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f100 0114 	add.w	r1, r0, #20
 8005f40:	f100 0210 	add.w	r2, r0, #16
 8005f44:	4618      	mov	r0, r3
 8005f46:	4553      	cmp	r3, sl
 8005f48:	db33      	blt.n	8005fb2 <__lshift+0xb6>
 8005f4a:	6920      	ldr	r0, [r4, #16]
 8005f4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f50:	f104 0314 	add.w	r3, r4, #20
 8005f54:	f019 091f 	ands.w	r9, r9, #31
 8005f58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f60:	d02b      	beq.n	8005fba <__lshift+0xbe>
 8005f62:	f1c9 0e20 	rsb	lr, r9, #32
 8005f66:	468a      	mov	sl, r1
 8005f68:	2200      	movs	r2, #0
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	fa00 f009 	lsl.w	r0, r0, r9
 8005f70:	4310      	orrs	r0, r2
 8005f72:	f84a 0b04 	str.w	r0, [sl], #4
 8005f76:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f7a:	459c      	cmp	ip, r3
 8005f7c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005f80:	d8f3      	bhi.n	8005f6a <__lshift+0x6e>
 8005f82:	ebac 0304 	sub.w	r3, ip, r4
 8005f86:	3b15      	subs	r3, #21
 8005f88:	f023 0303 	bic.w	r3, r3, #3
 8005f8c:	3304      	adds	r3, #4
 8005f8e:	f104 0015 	add.w	r0, r4, #21
 8005f92:	4560      	cmp	r0, ip
 8005f94:	bf88      	it	hi
 8005f96:	2304      	movhi	r3, #4
 8005f98:	50ca      	str	r2, [r1, r3]
 8005f9a:	b10a      	cbz	r2, 8005fa0 <__lshift+0xa4>
 8005f9c:	f108 0602 	add.w	r6, r8, #2
 8005fa0:	3e01      	subs	r6, #1
 8005fa2:	4638      	mov	r0, r7
 8005fa4:	612e      	str	r6, [r5, #16]
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	f7ff fde2 	bl	8005b70 <_Bfree>
 8005fac:	4628      	mov	r0, r5
 8005fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb2:	f842 0f04 	str.w	r0, [r2, #4]!
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	e7c5      	b.n	8005f46 <__lshift+0x4a>
 8005fba:	3904      	subs	r1, #4
 8005fbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fc0:	f841 2f04 	str.w	r2, [r1, #4]!
 8005fc4:	459c      	cmp	ip, r3
 8005fc6:	d8f9      	bhi.n	8005fbc <__lshift+0xc0>
 8005fc8:	e7ea      	b.n	8005fa0 <__lshift+0xa4>
 8005fca:	bf00      	nop
 8005fcc:	08006da7 	.word	0x08006da7
 8005fd0:	08006db8 	.word	0x08006db8

08005fd4 <__mcmp>:
 8005fd4:	690a      	ldr	r2, [r1, #16]
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	6900      	ldr	r0, [r0, #16]
 8005fda:	1a80      	subs	r0, r0, r2
 8005fdc:	b530      	push	{r4, r5, lr}
 8005fde:	d10e      	bne.n	8005ffe <__mcmp+0x2a>
 8005fe0:	3314      	adds	r3, #20
 8005fe2:	3114      	adds	r1, #20
 8005fe4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005fe8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005fec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005ff0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005ff4:	4295      	cmp	r5, r2
 8005ff6:	d003      	beq.n	8006000 <__mcmp+0x2c>
 8005ff8:	d205      	bcs.n	8006006 <__mcmp+0x32>
 8005ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8005ffe:	bd30      	pop	{r4, r5, pc}
 8006000:	42a3      	cmp	r3, r4
 8006002:	d3f3      	bcc.n	8005fec <__mcmp+0x18>
 8006004:	e7fb      	b.n	8005ffe <__mcmp+0x2a>
 8006006:	2001      	movs	r0, #1
 8006008:	e7f9      	b.n	8005ffe <__mcmp+0x2a>
	...

0800600c <__mdiff>:
 800600c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006010:	4689      	mov	r9, r1
 8006012:	4606      	mov	r6, r0
 8006014:	4611      	mov	r1, r2
 8006016:	4648      	mov	r0, r9
 8006018:	4614      	mov	r4, r2
 800601a:	f7ff ffdb 	bl	8005fd4 <__mcmp>
 800601e:	1e05      	subs	r5, r0, #0
 8006020:	d112      	bne.n	8006048 <__mdiff+0x3c>
 8006022:	4629      	mov	r1, r5
 8006024:	4630      	mov	r0, r6
 8006026:	f7ff fd63 	bl	8005af0 <_Balloc>
 800602a:	4602      	mov	r2, r0
 800602c:	b928      	cbnz	r0, 800603a <__mdiff+0x2e>
 800602e:	4b3f      	ldr	r3, [pc, #252]	@ (800612c <__mdiff+0x120>)
 8006030:	f240 2137 	movw	r1, #567	@ 0x237
 8006034:	483e      	ldr	r0, [pc, #248]	@ (8006130 <__mdiff+0x124>)
 8006036:	f000 fc1d 	bl	8006874 <__assert_func>
 800603a:	2301      	movs	r3, #1
 800603c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006040:	4610      	mov	r0, r2
 8006042:	b003      	add	sp, #12
 8006044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006048:	bfbc      	itt	lt
 800604a:	464b      	movlt	r3, r9
 800604c:	46a1      	movlt	r9, r4
 800604e:	4630      	mov	r0, r6
 8006050:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006054:	bfba      	itte	lt
 8006056:	461c      	movlt	r4, r3
 8006058:	2501      	movlt	r5, #1
 800605a:	2500      	movge	r5, #0
 800605c:	f7ff fd48 	bl	8005af0 <_Balloc>
 8006060:	4602      	mov	r2, r0
 8006062:	b918      	cbnz	r0, 800606c <__mdiff+0x60>
 8006064:	4b31      	ldr	r3, [pc, #196]	@ (800612c <__mdiff+0x120>)
 8006066:	f240 2145 	movw	r1, #581	@ 0x245
 800606a:	e7e3      	b.n	8006034 <__mdiff+0x28>
 800606c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006070:	6926      	ldr	r6, [r4, #16]
 8006072:	60c5      	str	r5, [r0, #12]
 8006074:	f109 0310 	add.w	r3, r9, #16
 8006078:	f109 0514 	add.w	r5, r9, #20
 800607c:	f104 0e14 	add.w	lr, r4, #20
 8006080:	f100 0b14 	add.w	fp, r0, #20
 8006084:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006088:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800608c:	9301      	str	r3, [sp, #4]
 800608e:	46d9      	mov	r9, fp
 8006090:	f04f 0c00 	mov.w	ip, #0
 8006094:	9b01      	ldr	r3, [sp, #4]
 8006096:	f85e 0b04 	ldr.w	r0, [lr], #4
 800609a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800609e:	9301      	str	r3, [sp, #4]
 80060a0:	fa1f f38a 	uxth.w	r3, sl
 80060a4:	4619      	mov	r1, r3
 80060a6:	b283      	uxth	r3, r0
 80060a8:	1acb      	subs	r3, r1, r3
 80060aa:	0c00      	lsrs	r0, r0, #16
 80060ac:	4463      	add	r3, ip
 80060ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80060b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80060bc:	4576      	cmp	r6, lr
 80060be:	f849 3b04 	str.w	r3, [r9], #4
 80060c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80060c6:	d8e5      	bhi.n	8006094 <__mdiff+0x88>
 80060c8:	1b33      	subs	r3, r6, r4
 80060ca:	3b15      	subs	r3, #21
 80060cc:	f023 0303 	bic.w	r3, r3, #3
 80060d0:	3415      	adds	r4, #21
 80060d2:	3304      	adds	r3, #4
 80060d4:	42a6      	cmp	r6, r4
 80060d6:	bf38      	it	cc
 80060d8:	2304      	movcc	r3, #4
 80060da:	441d      	add	r5, r3
 80060dc:	445b      	add	r3, fp
 80060de:	461e      	mov	r6, r3
 80060e0:	462c      	mov	r4, r5
 80060e2:	4544      	cmp	r4, r8
 80060e4:	d30e      	bcc.n	8006104 <__mdiff+0xf8>
 80060e6:	f108 0103 	add.w	r1, r8, #3
 80060ea:	1b49      	subs	r1, r1, r5
 80060ec:	f021 0103 	bic.w	r1, r1, #3
 80060f0:	3d03      	subs	r5, #3
 80060f2:	45a8      	cmp	r8, r5
 80060f4:	bf38      	it	cc
 80060f6:	2100      	movcc	r1, #0
 80060f8:	440b      	add	r3, r1
 80060fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80060fe:	b191      	cbz	r1, 8006126 <__mdiff+0x11a>
 8006100:	6117      	str	r7, [r2, #16]
 8006102:	e79d      	b.n	8006040 <__mdiff+0x34>
 8006104:	f854 1b04 	ldr.w	r1, [r4], #4
 8006108:	46e6      	mov	lr, ip
 800610a:	0c08      	lsrs	r0, r1, #16
 800610c:	fa1c fc81 	uxtah	ip, ip, r1
 8006110:	4471      	add	r1, lr
 8006112:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006116:	b289      	uxth	r1, r1
 8006118:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800611c:	f846 1b04 	str.w	r1, [r6], #4
 8006120:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006124:	e7dd      	b.n	80060e2 <__mdiff+0xd6>
 8006126:	3f01      	subs	r7, #1
 8006128:	e7e7      	b.n	80060fa <__mdiff+0xee>
 800612a:	bf00      	nop
 800612c:	08006da7 	.word	0x08006da7
 8006130:	08006db8 	.word	0x08006db8

08006134 <__d2b>:
 8006134:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006138:	460f      	mov	r7, r1
 800613a:	2101      	movs	r1, #1
 800613c:	ec59 8b10 	vmov	r8, r9, d0
 8006140:	4616      	mov	r6, r2
 8006142:	f7ff fcd5 	bl	8005af0 <_Balloc>
 8006146:	4604      	mov	r4, r0
 8006148:	b930      	cbnz	r0, 8006158 <__d2b+0x24>
 800614a:	4602      	mov	r2, r0
 800614c:	4b23      	ldr	r3, [pc, #140]	@ (80061dc <__d2b+0xa8>)
 800614e:	4824      	ldr	r0, [pc, #144]	@ (80061e0 <__d2b+0xac>)
 8006150:	f240 310f 	movw	r1, #783	@ 0x30f
 8006154:	f000 fb8e 	bl	8006874 <__assert_func>
 8006158:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800615c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006160:	b10d      	cbz	r5, 8006166 <__d2b+0x32>
 8006162:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	f1b8 0300 	subs.w	r3, r8, #0
 800616c:	d023      	beq.n	80061b6 <__d2b+0x82>
 800616e:	4668      	mov	r0, sp
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	f7ff fd84 	bl	8005c7e <__lo0bits>
 8006176:	e9dd 1200 	ldrd	r1, r2, [sp]
 800617a:	b1d0      	cbz	r0, 80061b2 <__d2b+0x7e>
 800617c:	f1c0 0320 	rsb	r3, r0, #32
 8006180:	fa02 f303 	lsl.w	r3, r2, r3
 8006184:	430b      	orrs	r3, r1
 8006186:	40c2      	lsrs	r2, r0
 8006188:	6163      	str	r3, [r4, #20]
 800618a:	9201      	str	r2, [sp, #4]
 800618c:	9b01      	ldr	r3, [sp, #4]
 800618e:	61a3      	str	r3, [r4, #24]
 8006190:	2b00      	cmp	r3, #0
 8006192:	bf0c      	ite	eq
 8006194:	2201      	moveq	r2, #1
 8006196:	2202      	movne	r2, #2
 8006198:	6122      	str	r2, [r4, #16]
 800619a:	b1a5      	cbz	r5, 80061c6 <__d2b+0x92>
 800619c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80061a0:	4405      	add	r5, r0
 80061a2:	603d      	str	r5, [r7, #0]
 80061a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80061a8:	6030      	str	r0, [r6, #0]
 80061aa:	4620      	mov	r0, r4
 80061ac:	b003      	add	sp, #12
 80061ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80061b2:	6161      	str	r1, [r4, #20]
 80061b4:	e7ea      	b.n	800618c <__d2b+0x58>
 80061b6:	a801      	add	r0, sp, #4
 80061b8:	f7ff fd61 	bl	8005c7e <__lo0bits>
 80061bc:	9b01      	ldr	r3, [sp, #4]
 80061be:	6163      	str	r3, [r4, #20]
 80061c0:	3020      	adds	r0, #32
 80061c2:	2201      	movs	r2, #1
 80061c4:	e7e8      	b.n	8006198 <__d2b+0x64>
 80061c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80061ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80061ce:	6038      	str	r0, [r7, #0]
 80061d0:	6918      	ldr	r0, [r3, #16]
 80061d2:	f7ff fd35 	bl	8005c40 <__hi0bits>
 80061d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80061da:	e7e5      	b.n	80061a8 <__d2b+0x74>
 80061dc:	08006da7 	.word	0x08006da7
 80061e0:	08006db8 	.word	0x08006db8

080061e4 <__ssputs_r>:
 80061e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e8:	688e      	ldr	r6, [r1, #8]
 80061ea:	461f      	mov	r7, r3
 80061ec:	42be      	cmp	r6, r7
 80061ee:	680b      	ldr	r3, [r1, #0]
 80061f0:	4682      	mov	sl, r0
 80061f2:	460c      	mov	r4, r1
 80061f4:	4690      	mov	r8, r2
 80061f6:	d82d      	bhi.n	8006254 <__ssputs_r+0x70>
 80061f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006200:	d026      	beq.n	8006250 <__ssputs_r+0x6c>
 8006202:	6965      	ldr	r5, [r4, #20]
 8006204:	6909      	ldr	r1, [r1, #16]
 8006206:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800620a:	eba3 0901 	sub.w	r9, r3, r1
 800620e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006212:	1c7b      	adds	r3, r7, #1
 8006214:	444b      	add	r3, r9
 8006216:	106d      	asrs	r5, r5, #1
 8006218:	429d      	cmp	r5, r3
 800621a:	bf38      	it	cc
 800621c:	461d      	movcc	r5, r3
 800621e:	0553      	lsls	r3, r2, #21
 8006220:	d527      	bpl.n	8006272 <__ssputs_r+0x8e>
 8006222:	4629      	mov	r1, r5
 8006224:	f7ff fbd8 	bl	80059d8 <_malloc_r>
 8006228:	4606      	mov	r6, r0
 800622a:	b360      	cbz	r0, 8006286 <__ssputs_r+0xa2>
 800622c:	6921      	ldr	r1, [r4, #16]
 800622e:	464a      	mov	r2, r9
 8006230:	f7fe fcf7 	bl	8004c22 <memcpy>
 8006234:	89a3      	ldrh	r3, [r4, #12]
 8006236:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800623a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800623e:	81a3      	strh	r3, [r4, #12]
 8006240:	6126      	str	r6, [r4, #16]
 8006242:	6165      	str	r5, [r4, #20]
 8006244:	444e      	add	r6, r9
 8006246:	eba5 0509 	sub.w	r5, r5, r9
 800624a:	6026      	str	r6, [r4, #0]
 800624c:	60a5      	str	r5, [r4, #8]
 800624e:	463e      	mov	r6, r7
 8006250:	42be      	cmp	r6, r7
 8006252:	d900      	bls.n	8006256 <__ssputs_r+0x72>
 8006254:	463e      	mov	r6, r7
 8006256:	6820      	ldr	r0, [r4, #0]
 8006258:	4632      	mov	r2, r6
 800625a:	4641      	mov	r1, r8
 800625c:	f000 fabe 	bl	80067dc <memmove>
 8006260:	68a3      	ldr	r3, [r4, #8]
 8006262:	1b9b      	subs	r3, r3, r6
 8006264:	60a3      	str	r3, [r4, #8]
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	4433      	add	r3, r6
 800626a:	6023      	str	r3, [r4, #0]
 800626c:	2000      	movs	r0, #0
 800626e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006272:	462a      	mov	r2, r5
 8006274:	f000 fb42 	bl	80068fc <_realloc_r>
 8006278:	4606      	mov	r6, r0
 800627a:	2800      	cmp	r0, #0
 800627c:	d1e0      	bne.n	8006240 <__ssputs_r+0x5c>
 800627e:	6921      	ldr	r1, [r4, #16]
 8006280:	4650      	mov	r0, sl
 8006282:	f7ff fb35 	bl	80058f0 <_free_r>
 8006286:	230c      	movs	r3, #12
 8006288:	f8ca 3000 	str.w	r3, [sl]
 800628c:	89a3      	ldrh	r3, [r4, #12]
 800628e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006292:	81a3      	strh	r3, [r4, #12]
 8006294:	f04f 30ff 	mov.w	r0, #4294967295
 8006298:	e7e9      	b.n	800626e <__ssputs_r+0x8a>
	...

0800629c <_svfiprintf_r>:
 800629c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a0:	4698      	mov	r8, r3
 80062a2:	898b      	ldrh	r3, [r1, #12]
 80062a4:	061b      	lsls	r3, r3, #24
 80062a6:	b09d      	sub	sp, #116	@ 0x74
 80062a8:	4607      	mov	r7, r0
 80062aa:	460d      	mov	r5, r1
 80062ac:	4614      	mov	r4, r2
 80062ae:	d510      	bpl.n	80062d2 <_svfiprintf_r+0x36>
 80062b0:	690b      	ldr	r3, [r1, #16]
 80062b2:	b973      	cbnz	r3, 80062d2 <_svfiprintf_r+0x36>
 80062b4:	2140      	movs	r1, #64	@ 0x40
 80062b6:	f7ff fb8f 	bl	80059d8 <_malloc_r>
 80062ba:	6028      	str	r0, [r5, #0]
 80062bc:	6128      	str	r0, [r5, #16]
 80062be:	b930      	cbnz	r0, 80062ce <_svfiprintf_r+0x32>
 80062c0:	230c      	movs	r3, #12
 80062c2:	603b      	str	r3, [r7, #0]
 80062c4:	f04f 30ff 	mov.w	r0, #4294967295
 80062c8:	b01d      	add	sp, #116	@ 0x74
 80062ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ce:	2340      	movs	r3, #64	@ 0x40
 80062d0:	616b      	str	r3, [r5, #20]
 80062d2:	2300      	movs	r3, #0
 80062d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80062d6:	2320      	movs	r3, #32
 80062d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80062e0:	2330      	movs	r3, #48	@ 0x30
 80062e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006480 <_svfiprintf_r+0x1e4>
 80062e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062ea:	f04f 0901 	mov.w	r9, #1
 80062ee:	4623      	mov	r3, r4
 80062f0:	469a      	mov	sl, r3
 80062f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062f6:	b10a      	cbz	r2, 80062fc <_svfiprintf_r+0x60>
 80062f8:	2a25      	cmp	r2, #37	@ 0x25
 80062fa:	d1f9      	bne.n	80062f0 <_svfiprintf_r+0x54>
 80062fc:	ebba 0b04 	subs.w	fp, sl, r4
 8006300:	d00b      	beq.n	800631a <_svfiprintf_r+0x7e>
 8006302:	465b      	mov	r3, fp
 8006304:	4622      	mov	r2, r4
 8006306:	4629      	mov	r1, r5
 8006308:	4638      	mov	r0, r7
 800630a:	f7ff ff6b 	bl	80061e4 <__ssputs_r>
 800630e:	3001      	adds	r0, #1
 8006310:	f000 80a7 	beq.w	8006462 <_svfiprintf_r+0x1c6>
 8006314:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006316:	445a      	add	r2, fp
 8006318:	9209      	str	r2, [sp, #36]	@ 0x24
 800631a:	f89a 3000 	ldrb.w	r3, [sl]
 800631e:	2b00      	cmp	r3, #0
 8006320:	f000 809f 	beq.w	8006462 <_svfiprintf_r+0x1c6>
 8006324:	2300      	movs	r3, #0
 8006326:	f04f 32ff 	mov.w	r2, #4294967295
 800632a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800632e:	f10a 0a01 	add.w	sl, sl, #1
 8006332:	9304      	str	r3, [sp, #16]
 8006334:	9307      	str	r3, [sp, #28]
 8006336:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800633a:	931a      	str	r3, [sp, #104]	@ 0x68
 800633c:	4654      	mov	r4, sl
 800633e:	2205      	movs	r2, #5
 8006340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006344:	484e      	ldr	r0, [pc, #312]	@ (8006480 <_svfiprintf_r+0x1e4>)
 8006346:	f7f9 ff43 	bl	80001d0 <memchr>
 800634a:	9a04      	ldr	r2, [sp, #16]
 800634c:	b9d8      	cbnz	r0, 8006386 <_svfiprintf_r+0xea>
 800634e:	06d0      	lsls	r0, r2, #27
 8006350:	bf44      	itt	mi
 8006352:	2320      	movmi	r3, #32
 8006354:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006358:	0711      	lsls	r1, r2, #28
 800635a:	bf44      	itt	mi
 800635c:	232b      	movmi	r3, #43	@ 0x2b
 800635e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006362:	f89a 3000 	ldrb.w	r3, [sl]
 8006366:	2b2a      	cmp	r3, #42	@ 0x2a
 8006368:	d015      	beq.n	8006396 <_svfiprintf_r+0xfa>
 800636a:	9a07      	ldr	r2, [sp, #28]
 800636c:	4654      	mov	r4, sl
 800636e:	2000      	movs	r0, #0
 8006370:	f04f 0c0a 	mov.w	ip, #10
 8006374:	4621      	mov	r1, r4
 8006376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800637a:	3b30      	subs	r3, #48	@ 0x30
 800637c:	2b09      	cmp	r3, #9
 800637e:	d94b      	bls.n	8006418 <_svfiprintf_r+0x17c>
 8006380:	b1b0      	cbz	r0, 80063b0 <_svfiprintf_r+0x114>
 8006382:	9207      	str	r2, [sp, #28]
 8006384:	e014      	b.n	80063b0 <_svfiprintf_r+0x114>
 8006386:	eba0 0308 	sub.w	r3, r0, r8
 800638a:	fa09 f303 	lsl.w	r3, r9, r3
 800638e:	4313      	orrs	r3, r2
 8006390:	9304      	str	r3, [sp, #16]
 8006392:	46a2      	mov	sl, r4
 8006394:	e7d2      	b.n	800633c <_svfiprintf_r+0xa0>
 8006396:	9b03      	ldr	r3, [sp, #12]
 8006398:	1d19      	adds	r1, r3, #4
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	9103      	str	r1, [sp, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	bfbb      	ittet	lt
 80063a2:	425b      	neglt	r3, r3
 80063a4:	f042 0202 	orrlt.w	r2, r2, #2
 80063a8:	9307      	strge	r3, [sp, #28]
 80063aa:	9307      	strlt	r3, [sp, #28]
 80063ac:	bfb8      	it	lt
 80063ae:	9204      	strlt	r2, [sp, #16]
 80063b0:	7823      	ldrb	r3, [r4, #0]
 80063b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80063b4:	d10a      	bne.n	80063cc <_svfiprintf_r+0x130>
 80063b6:	7863      	ldrb	r3, [r4, #1]
 80063b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80063ba:	d132      	bne.n	8006422 <_svfiprintf_r+0x186>
 80063bc:	9b03      	ldr	r3, [sp, #12]
 80063be:	1d1a      	adds	r2, r3, #4
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	9203      	str	r2, [sp, #12]
 80063c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063c8:	3402      	adds	r4, #2
 80063ca:	9305      	str	r3, [sp, #20]
 80063cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006490 <_svfiprintf_r+0x1f4>
 80063d0:	7821      	ldrb	r1, [r4, #0]
 80063d2:	2203      	movs	r2, #3
 80063d4:	4650      	mov	r0, sl
 80063d6:	f7f9 fefb 	bl	80001d0 <memchr>
 80063da:	b138      	cbz	r0, 80063ec <_svfiprintf_r+0x150>
 80063dc:	9b04      	ldr	r3, [sp, #16]
 80063de:	eba0 000a 	sub.w	r0, r0, sl
 80063e2:	2240      	movs	r2, #64	@ 0x40
 80063e4:	4082      	lsls	r2, r0
 80063e6:	4313      	orrs	r3, r2
 80063e8:	3401      	adds	r4, #1
 80063ea:	9304      	str	r3, [sp, #16]
 80063ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063f0:	4824      	ldr	r0, [pc, #144]	@ (8006484 <_svfiprintf_r+0x1e8>)
 80063f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063f6:	2206      	movs	r2, #6
 80063f8:	f7f9 feea 	bl	80001d0 <memchr>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	d036      	beq.n	800646e <_svfiprintf_r+0x1d2>
 8006400:	4b21      	ldr	r3, [pc, #132]	@ (8006488 <_svfiprintf_r+0x1ec>)
 8006402:	bb1b      	cbnz	r3, 800644c <_svfiprintf_r+0x1b0>
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	3307      	adds	r3, #7
 8006408:	f023 0307 	bic.w	r3, r3, #7
 800640c:	3308      	adds	r3, #8
 800640e:	9303      	str	r3, [sp, #12]
 8006410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006412:	4433      	add	r3, r6
 8006414:	9309      	str	r3, [sp, #36]	@ 0x24
 8006416:	e76a      	b.n	80062ee <_svfiprintf_r+0x52>
 8006418:	fb0c 3202 	mla	r2, ip, r2, r3
 800641c:	460c      	mov	r4, r1
 800641e:	2001      	movs	r0, #1
 8006420:	e7a8      	b.n	8006374 <_svfiprintf_r+0xd8>
 8006422:	2300      	movs	r3, #0
 8006424:	3401      	adds	r4, #1
 8006426:	9305      	str	r3, [sp, #20]
 8006428:	4619      	mov	r1, r3
 800642a:	f04f 0c0a 	mov.w	ip, #10
 800642e:	4620      	mov	r0, r4
 8006430:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006434:	3a30      	subs	r2, #48	@ 0x30
 8006436:	2a09      	cmp	r2, #9
 8006438:	d903      	bls.n	8006442 <_svfiprintf_r+0x1a6>
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0c6      	beq.n	80063cc <_svfiprintf_r+0x130>
 800643e:	9105      	str	r1, [sp, #20]
 8006440:	e7c4      	b.n	80063cc <_svfiprintf_r+0x130>
 8006442:	fb0c 2101 	mla	r1, ip, r1, r2
 8006446:	4604      	mov	r4, r0
 8006448:	2301      	movs	r3, #1
 800644a:	e7f0      	b.n	800642e <_svfiprintf_r+0x192>
 800644c:	ab03      	add	r3, sp, #12
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	462a      	mov	r2, r5
 8006452:	4b0e      	ldr	r3, [pc, #56]	@ (800648c <_svfiprintf_r+0x1f0>)
 8006454:	a904      	add	r1, sp, #16
 8006456:	4638      	mov	r0, r7
 8006458:	f7fd fc8a 	bl	8003d70 <_printf_float>
 800645c:	1c42      	adds	r2, r0, #1
 800645e:	4606      	mov	r6, r0
 8006460:	d1d6      	bne.n	8006410 <_svfiprintf_r+0x174>
 8006462:	89ab      	ldrh	r3, [r5, #12]
 8006464:	065b      	lsls	r3, r3, #25
 8006466:	f53f af2d 	bmi.w	80062c4 <_svfiprintf_r+0x28>
 800646a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800646c:	e72c      	b.n	80062c8 <_svfiprintf_r+0x2c>
 800646e:	ab03      	add	r3, sp, #12
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	462a      	mov	r2, r5
 8006474:	4b05      	ldr	r3, [pc, #20]	@ (800648c <_svfiprintf_r+0x1f0>)
 8006476:	a904      	add	r1, sp, #16
 8006478:	4638      	mov	r0, r7
 800647a:	f7fd ff11 	bl	80042a0 <_printf_i>
 800647e:	e7ed      	b.n	800645c <_svfiprintf_r+0x1c0>
 8006480:	08006e11 	.word	0x08006e11
 8006484:	08006e1b 	.word	0x08006e1b
 8006488:	08003d71 	.word	0x08003d71
 800648c:	080061e5 	.word	0x080061e5
 8006490:	08006e17 	.word	0x08006e17

08006494 <__sfputc_r>:
 8006494:	6893      	ldr	r3, [r2, #8]
 8006496:	3b01      	subs	r3, #1
 8006498:	2b00      	cmp	r3, #0
 800649a:	b410      	push	{r4}
 800649c:	6093      	str	r3, [r2, #8]
 800649e:	da08      	bge.n	80064b2 <__sfputc_r+0x1e>
 80064a0:	6994      	ldr	r4, [r2, #24]
 80064a2:	42a3      	cmp	r3, r4
 80064a4:	db01      	blt.n	80064aa <__sfputc_r+0x16>
 80064a6:	290a      	cmp	r1, #10
 80064a8:	d103      	bne.n	80064b2 <__sfputc_r+0x1e>
 80064aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064ae:	f7fe bab6 	b.w	8004a1e <__swbuf_r>
 80064b2:	6813      	ldr	r3, [r2, #0]
 80064b4:	1c58      	adds	r0, r3, #1
 80064b6:	6010      	str	r0, [r2, #0]
 80064b8:	7019      	strb	r1, [r3, #0]
 80064ba:	4608      	mov	r0, r1
 80064bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <__sfputs_r>:
 80064c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064c4:	4606      	mov	r6, r0
 80064c6:	460f      	mov	r7, r1
 80064c8:	4614      	mov	r4, r2
 80064ca:	18d5      	adds	r5, r2, r3
 80064cc:	42ac      	cmp	r4, r5
 80064ce:	d101      	bne.n	80064d4 <__sfputs_r+0x12>
 80064d0:	2000      	movs	r0, #0
 80064d2:	e007      	b.n	80064e4 <__sfputs_r+0x22>
 80064d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064d8:	463a      	mov	r2, r7
 80064da:	4630      	mov	r0, r6
 80064dc:	f7ff ffda 	bl	8006494 <__sfputc_r>
 80064e0:	1c43      	adds	r3, r0, #1
 80064e2:	d1f3      	bne.n	80064cc <__sfputs_r+0xa>
 80064e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064e8 <_vfiprintf_r>:
 80064e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ec:	460d      	mov	r5, r1
 80064ee:	b09d      	sub	sp, #116	@ 0x74
 80064f0:	4614      	mov	r4, r2
 80064f2:	4698      	mov	r8, r3
 80064f4:	4606      	mov	r6, r0
 80064f6:	b118      	cbz	r0, 8006500 <_vfiprintf_r+0x18>
 80064f8:	6a03      	ldr	r3, [r0, #32]
 80064fa:	b90b      	cbnz	r3, 8006500 <_vfiprintf_r+0x18>
 80064fc:	f7fe f926 	bl	800474c <__sinit>
 8006500:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006502:	07d9      	lsls	r1, r3, #31
 8006504:	d405      	bmi.n	8006512 <_vfiprintf_r+0x2a>
 8006506:	89ab      	ldrh	r3, [r5, #12]
 8006508:	059a      	lsls	r2, r3, #22
 800650a:	d402      	bmi.n	8006512 <_vfiprintf_r+0x2a>
 800650c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800650e:	f7fe fb86 	bl	8004c1e <__retarget_lock_acquire_recursive>
 8006512:	89ab      	ldrh	r3, [r5, #12]
 8006514:	071b      	lsls	r3, r3, #28
 8006516:	d501      	bpl.n	800651c <_vfiprintf_r+0x34>
 8006518:	692b      	ldr	r3, [r5, #16]
 800651a:	b99b      	cbnz	r3, 8006544 <_vfiprintf_r+0x5c>
 800651c:	4629      	mov	r1, r5
 800651e:	4630      	mov	r0, r6
 8006520:	f7fe fabc 	bl	8004a9c <__swsetup_r>
 8006524:	b170      	cbz	r0, 8006544 <_vfiprintf_r+0x5c>
 8006526:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006528:	07dc      	lsls	r4, r3, #31
 800652a:	d504      	bpl.n	8006536 <_vfiprintf_r+0x4e>
 800652c:	f04f 30ff 	mov.w	r0, #4294967295
 8006530:	b01d      	add	sp, #116	@ 0x74
 8006532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006536:	89ab      	ldrh	r3, [r5, #12]
 8006538:	0598      	lsls	r0, r3, #22
 800653a:	d4f7      	bmi.n	800652c <_vfiprintf_r+0x44>
 800653c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800653e:	f7fe fb6f 	bl	8004c20 <__retarget_lock_release_recursive>
 8006542:	e7f3      	b.n	800652c <_vfiprintf_r+0x44>
 8006544:	2300      	movs	r3, #0
 8006546:	9309      	str	r3, [sp, #36]	@ 0x24
 8006548:	2320      	movs	r3, #32
 800654a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800654e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006552:	2330      	movs	r3, #48	@ 0x30
 8006554:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006704 <_vfiprintf_r+0x21c>
 8006558:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800655c:	f04f 0901 	mov.w	r9, #1
 8006560:	4623      	mov	r3, r4
 8006562:	469a      	mov	sl, r3
 8006564:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006568:	b10a      	cbz	r2, 800656e <_vfiprintf_r+0x86>
 800656a:	2a25      	cmp	r2, #37	@ 0x25
 800656c:	d1f9      	bne.n	8006562 <_vfiprintf_r+0x7a>
 800656e:	ebba 0b04 	subs.w	fp, sl, r4
 8006572:	d00b      	beq.n	800658c <_vfiprintf_r+0xa4>
 8006574:	465b      	mov	r3, fp
 8006576:	4622      	mov	r2, r4
 8006578:	4629      	mov	r1, r5
 800657a:	4630      	mov	r0, r6
 800657c:	f7ff ffa1 	bl	80064c2 <__sfputs_r>
 8006580:	3001      	adds	r0, #1
 8006582:	f000 80a7 	beq.w	80066d4 <_vfiprintf_r+0x1ec>
 8006586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006588:	445a      	add	r2, fp
 800658a:	9209      	str	r2, [sp, #36]	@ 0x24
 800658c:	f89a 3000 	ldrb.w	r3, [sl]
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 809f 	beq.w	80066d4 <_vfiprintf_r+0x1ec>
 8006596:	2300      	movs	r3, #0
 8006598:	f04f 32ff 	mov.w	r2, #4294967295
 800659c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065a0:	f10a 0a01 	add.w	sl, sl, #1
 80065a4:	9304      	str	r3, [sp, #16]
 80065a6:	9307      	str	r3, [sp, #28]
 80065a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80065ae:	4654      	mov	r4, sl
 80065b0:	2205      	movs	r2, #5
 80065b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065b6:	4853      	ldr	r0, [pc, #332]	@ (8006704 <_vfiprintf_r+0x21c>)
 80065b8:	f7f9 fe0a 	bl	80001d0 <memchr>
 80065bc:	9a04      	ldr	r2, [sp, #16]
 80065be:	b9d8      	cbnz	r0, 80065f8 <_vfiprintf_r+0x110>
 80065c0:	06d1      	lsls	r1, r2, #27
 80065c2:	bf44      	itt	mi
 80065c4:	2320      	movmi	r3, #32
 80065c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065ca:	0713      	lsls	r3, r2, #28
 80065cc:	bf44      	itt	mi
 80065ce:	232b      	movmi	r3, #43	@ 0x2b
 80065d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065d4:	f89a 3000 	ldrb.w	r3, [sl]
 80065d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80065da:	d015      	beq.n	8006608 <_vfiprintf_r+0x120>
 80065dc:	9a07      	ldr	r2, [sp, #28]
 80065de:	4654      	mov	r4, sl
 80065e0:	2000      	movs	r0, #0
 80065e2:	f04f 0c0a 	mov.w	ip, #10
 80065e6:	4621      	mov	r1, r4
 80065e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065ec:	3b30      	subs	r3, #48	@ 0x30
 80065ee:	2b09      	cmp	r3, #9
 80065f0:	d94b      	bls.n	800668a <_vfiprintf_r+0x1a2>
 80065f2:	b1b0      	cbz	r0, 8006622 <_vfiprintf_r+0x13a>
 80065f4:	9207      	str	r2, [sp, #28]
 80065f6:	e014      	b.n	8006622 <_vfiprintf_r+0x13a>
 80065f8:	eba0 0308 	sub.w	r3, r0, r8
 80065fc:	fa09 f303 	lsl.w	r3, r9, r3
 8006600:	4313      	orrs	r3, r2
 8006602:	9304      	str	r3, [sp, #16]
 8006604:	46a2      	mov	sl, r4
 8006606:	e7d2      	b.n	80065ae <_vfiprintf_r+0xc6>
 8006608:	9b03      	ldr	r3, [sp, #12]
 800660a:	1d19      	adds	r1, r3, #4
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	9103      	str	r1, [sp, #12]
 8006610:	2b00      	cmp	r3, #0
 8006612:	bfbb      	ittet	lt
 8006614:	425b      	neglt	r3, r3
 8006616:	f042 0202 	orrlt.w	r2, r2, #2
 800661a:	9307      	strge	r3, [sp, #28]
 800661c:	9307      	strlt	r3, [sp, #28]
 800661e:	bfb8      	it	lt
 8006620:	9204      	strlt	r2, [sp, #16]
 8006622:	7823      	ldrb	r3, [r4, #0]
 8006624:	2b2e      	cmp	r3, #46	@ 0x2e
 8006626:	d10a      	bne.n	800663e <_vfiprintf_r+0x156>
 8006628:	7863      	ldrb	r3, [r4, #1]
 800662a:	2b2a      	cmp	r3, #42	@ 0x2a
 800662c:	d132      	bne.n	8006694 <_vfiprintf_r+0x1ac>
 800662e:	9b03      	ldr	r3, [sp, #12]
 8006630:	1d1a      	adds	r2, r3, #4
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	9203      	str	r2, [sp, #12]
 8006636:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800663a:	3402      	adds	r4, #2
 800663c:	9305      	str	r3, [sp, #20]
 800663e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006714 <_vfiprintf_r+0x22c>
 8006642:	7821      	ldrb	r1, [r4, #0]
 8006644:	2203      	movs	r2, #3
 8006646:	4650      	mov	r0, sl
 8006648:	f7f9 fdc2 	bl	80001d0 <memchr>
 800664c:	b138      	cbz	r0, 800665e <_vfiprintf_r+0x176>
 800664e:	9b04      	ldr	r3, [sp, #16]
 8006650:	eba0 000a 	sub.w	r0, r0, sl
 8006654:	2240      	movs	r2, #64	@ 0x40
 8006656:	4082      	lsls	r2, r0
 8006658:	4313      	orrs	r3, r2
 800665a:	3401      	adds	r4, #1
 800665c:	9304      	str	r3, [sp, #16]
 800665e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006662:	4829      	ldr	r0, [pc, #164]	@ (8006708 <_vfiprintf_r+0x220>)
 8006664:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006668:	2206      	movs	r2, #6
 800666a:	f7f9 fdb1 	bl	80001d0 <memchr>
 800666e:	2800      	cmp	r0, #0
 8006670:	d03f      	beq.n	80066f2 <_vfiprintf_r+0x20a>
 8006672:	4b26      	ldr	r3, [pc, #152]	@ (800670c <_vfiprintf_r+0x224>)
 8006674:	bb1b      	cbnz	r3, 80066be <_vfiprintf_r+0x1d6>
 8006676:	9b03      	ldr	r3, [sp, #12]
 8006678:	3307      	adds	r3, #7
 800667a:	f023 0307 	bic.w	r3, r3, #7
 800667e:	3308      	adds	r3, #8
 8006680:	9303      	str	r3, [sp, #12]
 8006682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006684:	443b      	add	r3, r7
 8006686:	9309      	str	r3, [sp, #36]	@ 0x24
 8006688:	e76a      	b.n	8006560 <_vfiprintf_r+0x78>
 800668a:	fb0c 3202 	mla	r2, ip, r2, r3
 800668e:	460c      	mov	r4, r1
 8006690:	2001      	movs	r0, #1
 8006692:	e7a8      	b.n	80065e6 <_vfiprintf_r+0xfe>
 8006694:	2300      	movs	r3, #0
 8006696:	3401      	adds	r4, #1
 8006698:	9305      	str	r3, [sp, #20]
 800669a:	4619      	mov	r1, r3
 800669c:	f04f 0c0a 	mov.w	ip, #10
 80066a0:	4620      	mov	r0, r4
 80066a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066a6:	3a30      	subs	r2, #48	@ 0x30
 80066a8:	2a09      	cmp	r2, #9
 80066aa:	d903      	bls.n	80066b4 <_vfiprintf_r+0x1cc>
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d0c6      	beq.n	800663e <_vfiprintf_r+0x156>
 80066b0:	9105      	str	r1, [sp, #20]
 80066b2:	e7c4      	b.n	800663e <_vfiprintf_r+0x156>
 80066b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80066b8:	4604      	mov	r4, r0
 80066ba:	2301      	movs	r3, #1
 80066bc:	e7f0      	b.n	80066a0 <_vfiprintf_r+0x1b8>
 80066be:	ab03      	add	r3, sp, #12
 80066c0:	9300      	str	r3, [sp, #0]
 80066c2:	462a      	mov	r2, r5
 80066c4:	4b12      	ldr	r3, [pc, #72]	@ (8006710 <_vfiprintf_r+0x228>)
 80066c6:	a904      	add	r1, sp, #16
 80066c8:	4630      	mov	r0, r6
 80066ca:	f7fd fb51 	bl	8003d70 <_printf_float>
 80066ce:	4607      	mov	r7, r0
 80066d0:	1c78      	adds	r0, r7, #1
 80066d2:	d1d6      	bne.n	8006682 <_vfiprintf_r+0x19a>
 80066d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80066d6:	07d9      	lsls	r1, r3, #31
 80066d8:	d405      	bmi.n	80066e6 <_vfiprintf_r+0x1fe>
 80066da:	89ab      	ldrh	r3, [r5, #12]
 80066dc:	059a      	lsls	r2, r3, #22
 80066de:	d402      	bmi.n	80066e6 <_vfiprintf_r+0x1fe>
 80066e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80066e2:	f7fe fa9d 	bl	8004c20 <__retarget_lock_release_recursive>
 80066e6:	89ab      	ldrh	r3, [r5, #12]
 80066e8:	065b      	lsls	r3, r3, #25
 80066ea:	f53f af1f 	bmi.w	800652c <_vfiprintf_r+0x44>
 80066ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066f0:	e71e      	b.n	8006530 <_vfiprintf_r+0x48>
 80066f2:	ab03      	add	r3, sp, #12
 80066f4:	9300      	str	r3, [sp, #0]
 80066f6:	462a      	mov	r2, r5
 80066f8:	4b05      	ldr	r3, [pc, #20]	@ (8006710 <_vfiprintf_r+0x228>)
 80066fa:	a904      	add	r1, sp, #16
 80066fc:	4630      	mov	r0, r6
 80066fe:	f7fd fdcf 	bl	80042a0 <_printf_i>
 8006702:	e7e4      	b.n	80066ce <_vfiprintf_r+0x1e6>
 8006704:	08006e11 	.word	0x08006e11
 8006708:	08006e1b 	.word	0x08006e1b
 800670c:	08003d71 	.word	0x08003d71
 8006710:	080064c3 	.word	0x080064c3
 8006714:	08006e17 	.word	0x08006e17

08006718 <__swhatbuf_r>:
 8006718:	b570      	push	{r4, r5, r6, lr}
 800671a:	460c      	mov	r4, r1
 800671c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006720:	2900      	cmp	r1, #0
 8006722:	b096      	sub	sp, #88	@ 0x58
 8006724:	4615      	mov	r5, r2
 8006726:	461e      	mov	r6, r3
 8006728:	da0d      	bge.n	8006746 <__swhatbuf_r+0x2e>
 800672a:	89a3      	ldrh	r3, [r4, #12]
 800672c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006730:	f04f 0100 	mov.w	r1, #0
 8006734:	bf14      	ite	ne
 8006736:	2340      	movne	r3, #64	@ 0x40
 8006738:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800673c:	2000      	movs	r0, #0
 800673e:	6031      	str	r1, [r6, #0]
 8006740:	602b      	str	r3, [r5, #0]
 8006742:	b016      	add	sp, #88	@ 0x58
 8006744:	bd70      	pop	{r4, r5, r6, pc}
 8006746:	466a      	mov	r2, sp
 8006748:	f000 f862 	bl	8006810 <_fstat_r>
 800674c:	2800      	cmp	r0, #0
 800674e:	dbec      	blt.n	800672a <__swhatbuf_r+0x12>
 8006750:	9901      	ldr	r1, [sp, #4]
 8006752:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006756:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800675a:	4259      	negs	r1, r3
 800675c:	4159      	adcs	r1, r3
 800675e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006762:	e7eb      	b.n	800673c <__swhatbuf_r+0x24>

08006764 <__smakebuf_r>:
 8006764:	898b      	ldrh	r3, [r1, #12]
 8006766:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006768:	079d      	lsls	r5, r3, #30
 800676a:	4606      	mov	r6, r0
 800676c:	460c      	mov	r4, r1
 800676e:	d507      	bpl.n	8006780 <__smakebuf_r+0x1c>
 8006770:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006774:	6023      	str	r3, [r4, #0]
 8006776:	6123      	str	r3, [r4, #16]
 8006778:	2301      	movs	r3, #1
 800677a:	6163      	str	r3, [r4, #20]
 800677c:	b003      	add	sp, #12
 800677e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006780:	ab01      	add	r3, sp, #4
 8006782:	466a      	mov	r2, sp
 8006784:	f7ff ffc8 	bl	8006718 <__swhatbuf_r>
 8006788:	9f00      	ldr	r7, [sp, #0]
 800678a:	4605      	mov	r5, r0
 800678c:	4639      	mov	r1, r7
 800678e:	4630      	mov	r0, r6
 8006790:	f7ff f922 	bl	80059d8 <_malloc_r>
 8006794:	b948      	cbnz	r0, 80067aa <__smakebuf_r+0x46>
 8006796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800679a:	059a      	lsls	r2, r3, #22
 800679c:	d4ee      	bmi.n	800677c <__smakebuf_r+0x18>
 800679e:	f023 0303 	bic.w	r3, r3, #3
 80067a2:	f043 0302 	orr.w	r3, r3, #2
 80067a6:	81a3      	strh	r3, [r4, #12]
 80067a8:	e7e2      	b.n	8006770 <__smakebuf_r+0xc>
 80067aa:	89a3      	ldrh	r3, [r4, #12]
 80067ac:	6020      	str	r0, [r4, #0]
 80067ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067b2:	81a3      	strh	r3, [r4, #12]
 80067b4:	9b01      	ldr	r3, [sp, #4]
 80067b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80067ba:	b15b      	cbz	r3, 80067d4 <__smakebuf_r+0x70>
 80067bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067c0:	4630      	mov	r0, r6
 80067c2:	f000 f837 	bl	8006834 <_isatty_r>
 80067c6:	b128      	cbz	r0, 80067d4 <__smakebuf_r+0x70>
 80067c8:	89a3      	ldrh	r3, [r4, #12]
 80067ca:	f023 0303 	bic.w	r3, r3, #3
 80067ce:	f043 0301 	orr.w	r3, r3, #1
 80067d2:	81a3      	strh	r3, [r4, #12]
 80067d4:	89a3      	ldrh	r3, [r4, #12]
 80067d6:	431d      	orrs	r5, r3
 80067d8:	81a5      	strh	r5, [r4, #12]
 80067da:	e7cf      	b.n	800677c <__smakebuf_r+0x18>

080067dc <memmove>:
 80067dc:	4288      	cmp	r0, r1
 80067de:	b510      	push	{r4, lr}
 80067e0:	eb01 0402 	add.w	r4, r1, r2
 80067e4:	d902      	bls.n	80067ec <memmove+0x10>
 80067e6:	4284      	cmp	r4, r0
 80067e8:	4623      	mov	r3, r4
 80067ea:	d807      	bhi.n	80067fc <memmove+0x20>
 80067ec:	1e43      	subs	r3, r0, #1
 80067ee:	42a1      	cmp	r1, r4
 80067f0:	d008      	beq.n	8006804 <memmove+0x28>
 80067f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067fa:	e7f8      	b.n	80067ee <memmove+0x12>
 80067fc:	4402      	add	r2, r0
 80067fe:	4601      	mov	r1, r0
 8006800:	428a      	cmp	r2, r1
 8006802:	d100      	bne.n	8006806 <memmove+0x2a>
 8006804:	bd10      	pop	{r4, pc}
 8006806:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800680a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800680e:	e7f7      	b.n	8006800 <memmove+0x24>

08006810 <_fstat_r>:
 8006810:	b538      	push	{r3, r4, r5, lr}
 8006812:	4d07      	ldr	r5, [pc, #28]	@ (8006830 <_fstat_r+0x20>)
 8006814:	2300      	movs	r3, #0
 8006816:	4604      	mov	r4, r0
 8006818:	4608      	mov	r0, r1
 800681a:	4611      	mov	r1, r2
 800681c:	602b      	str	r3, [r5, #0]
 800681e:	f7fd f859 	bl	80038d4 <_fstat>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	d102      	bne.n	800682c <_fstat_r+0x1c>
 8006826:	682b      	ldr	r3, [r5, #0]
 8006828:	b103      	cbz	r3, 800682c <_fstat_r+0x1c>
 800682a:	6023      	str	r3, [r4, #0]
 800682c:	bd38      	pop	{r3, r4, r5, pc}
 800682e:	bf00      	nop
 8006830:	2000082c 	.word	0x2000082c

08006834 <_isatty_r>:
 8006834:	b538      	push	{r3, r4, r5, lr}
 8006836:	4d06      	ldr	r5, [pc, #24]	@ (8006850 <_isatty_r+0x1c>)
 8006838:	2300      	movs	r3, #0
 800683a:	4604      	mov	r4, r0
 800683c:	4608      	mov	r0, r1
 800683e:	602b      	str	r3, [r5, #0]
 8006840:	f7fd f858 	bl	80038f4 <_isatty>
 8006844:	1c43      	adds	r3, r0, #1
 8006846:	d102      	bne.n	800684e <_isatty_r+0x1a>
 8006848:	682b      	ldr	r3, [r5, #0]
 800684a:	b103      	cbz	r3, 800684e <_isatty_r+0x1a>
 800684c:	6023      	str	r3, [r4, #0]
 800684e:	bd38      	pop	{r3, r4, r5, pc}
 8006850:	2000082c 	.word	0x2000082c

08006854 <_sbrk_r>:
 8006854:	b538      	push	{r3, r4, r5, lr}
 8006856:	4d06      	ldr	r5, [pc, #24]	@ (8006870 <_sbrk_r+0x1c>)
 8006858:	2300      	movs	r3, #0
 800685a:	4604      	mov	r4, r0
 800685c:	4608      	mov	r0, r1
 800685e:	602b      	str	r3, [r5, #0]
 8006860:	f000 f8ee 	bl	8006a40 <_sbrk>
 8006864:	1c43      	adds	r3, r0, #1
 8006866:	d102      	bne.n	800686e <_sbrk_r+0x1a>
 8006868:	682b      	ldr	r3, [r5, #0]
 800686a:	b103      	cbz	r3, 800686e <_sbrk_r+0x1a>
 800686c:	6023      	str	r3, [r4, #0]
 800686e:	bd38      	pop	{r3, r4, r5, pc}
 8006870:	2000082c 	.word	0x2000082c

08006874 <__assert_func>:
 8006874:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006876:	4614      	mov	r4, r2
 8006878:	461a      	mov	r2, r3
 800687a:	4b09      	ldr	r3, [pc, #36]	@ (80068a0 <__assert_func+0x2c>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4605      	mov	r5, r0
 8006880:	68d8      	ldr	r0, [r3, #12]
 8006882:	b14c      	cbz	r4, 8006898 <__assert_func+0x24>
 8006884:	4b07      	ldr	r3, [pc, #28]	@ (80068a4 <__assert_func+0x30>)
 8006886:	9100      	str	r1, [sp, #0]
 8006888:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800688c:	4906      	ldr	r1, [pc, #24]	@ (80068a8 <__assert_func+0x34>)
 800688e:	462b      	mov	r3, r5
 8006890:	f000 f870 	bl	8006974 <fiprintf>
 8006894:	f000 f880 	bl	8006998 <abort>
 8006898:	4b04      	ldr	r3, [pc, #16]	@ (80068ac <__assert_func+0x38>)
 800689a:	461c      	mov	r4, r3
 800689c:	e7f3      	b.n	8006886 <__assert_func+0x12>
 800689e:	bf00      	nop
 80068a0:	20000010 	.word	0x20000010
 80068a4:	08006e2c 	.word	0x08006e2c
 80068a8:	08006e39 	.word	0x08006e39
 80068ac:	08006e67 	.word	0x08006e67

080068b0 <_calloc_r>:
 80068b0:	b570      	push	{r4, r5, r6, lr}
 80068b2:	fba1 5402 	umull	r5, r4, r1, r2
 80068b6:	b934      	cbnz	r4, 80068c6 <_calloc_r+0x16>
 80068b8:	4629      	mov	r1, r5
 80068ba:	f7ff f88d 	bl	80059d8 <_malloc_r>
 80068be:	4606      	mov	r6, r0
 80068c0:	b928      	cbnz	r0, 80068ce <_calloc_r+0x1e>
 80068c2:	4630      	mov	r0, r6
 80068c4:	bd70      	pop	{r4, r5, r6, pc}
 80068c6:	220c      	movs	r2, #12
 80068c8:	6002      	str	r2, [r0, #0]
 80068ca:	2600      	movs	r6, #0
 80068cc:	e7f9      	b.n	80068c2 <_calloc_r+0x12>
 80068ce:	462a      	mov	r2, r5
 80068d0:	4621      	mov	r1, r4
 80068d2:	f7fe f939 	bl	8004b48 <memset>
 80068d6:	e7f4      	b.n	80068c2 <_calloc_r+0x12>

080068d8 <__ascii_mbtowc>:
 80068d8:	b082      	sub	sp, #8
 80068da:	b901      	cbnz	r1, 80068de <__ascii_mbtowc+0x6>
 80068dc:	a901      	add	r1, sp, #4
 80068de:	b142      	cbz	r2, 80068f2 <__ascii_mbtowc+0x1a>
 80068e0:	b14b      	cbz	r3, 80068f6 <__ascii_mbtowc+0x1e>
 80068e2:	7813      	ldrb	r3, [r2, #0]
 80068e4:	600b      	str	r3, [r1, #0]
 80068e6:	7812      	ldrb	r2, [r2, #0]
 80068e8:	1e10      	subs	r0, r2, #0
 80068ea:	bf18      	it	ne
 80068ec:	2001      	movne	r0, #1
 80068ee:	b002      	add	sp, #8
 80068f0:	4770      	bx	lr
 80068f2:	4610      	mov	r0, r2
 80068f4:	e7fb      	b.n	80068ee <__ascii_mbtowc+0x16>
 80068f6:	f06f 0001 	mvn.w	r0, #1
 80068fa:	e7f8      	b.n	80068ee <__ascii_mbtowc+0x16>

080068fc <_realloc_r>:
 80068fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006900:	4607      	mov	r7, r0
 8006902:	4614      	mov	r4, r2
 8006904:	460d      	mov	r5, r1
 8006906:	b921      	cbnz	r1, 8006912 <_realloc_r+0x16>
 8006908:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800690c:	4611      	mov	r1, r2
 800690e:	f7ff b863 	b.w	80059d8 <_malloc_r>
 8006912:	b92a      	cbnz	r2, 8006920 <_realloc_r+0x24>
 8006914:	f7fe ffec 	bl	80058f0 <_free_r>
 8006918:	4625      	mov	r5, r4
 800691a:	4628      	mov	r0, r5
 800691c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006920:	f000 f841 	bl	80069a6 <_malloc_usable_size_r>
 8006924:	4284      	cmp	r4, r0
 8006926:	4606      	mov	r6, r0
 8006928:	d802      	bhi.n	8006930 <_realloc_r+0x34>
 800692a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800692e:	d8f4      	bhi.n	800691a <_realloc_r+0x1e>
 8006930:	4621      	mov	r1, r4
 8006932:	4638      	mov	r0, r7
 8006934:	f7ff f850 	bl	80059d8 <_malloc_r>
 8006938:	4680      	mov	r8, r0
 800693a:	b908      	cbnz	r0, 8006940 <_realloc_r+0x44>
 800693c:	4645      	mov	r5, r8
 800693e:	e7ec      	b.n	800691a <_realloc_r+0x1e>
 8006940:	42b4      	cmp	r4, r6
 8006942:	4622      	mov	r2, r4
 8006944:	4629      	mov	r1, r5
 8006946:	bf28      	it	cs
 8006948:	4632      	movcs	r2, r6
 800694a:	f7fe f96a 	bl	8004c22 <memcpy>
 800694e:	4629      	mov	r1, r5
 8006950:	4638      	mov	r0, r7
 8006952:	f7fe ffcd 	bl	80058f0 <_free_r>
 8006956:	e7f1      	b.n	800693c <_realloc_r+0x40>

08006958 <__ascii_wctomb>:
 8006958:	4603      	mov	r3, r0
 800695a:	4608      	mov	r0, r1
 800695c:	b141      	cbz	r1, 8006970 <__ascii_wctomb+0x18>
 800695e:	2aff      	cmp	r2, #255	@ 0xff
 8006960:	d904      	bls.n	800696c <__ascii_wctomb+0x14>
 8006962:	228a      	movs	r2, #138	@ 0x8a
 8006964:	601a      	str	r2, [r3, #0]
 8006966:	f04f 30ff 	mov.w	r0, #4294967295
 800696a:	4770      	bx	lr
 800696c:	700a      	strb	r2, [r1, #0]
 800696e:	2001      	movs	r0, #1
 8006970:	4770      	bx	lr
	...

08006974 <fiprintf>:
 8006974:	b40e      	push	{r1, r2, r3}
 8006976:	b503      	push	{r0, r1, lr}
 8006978:	4601      	mov	r1, r0
 800697a:	ab03      	add	r3, sp, #12
 800697c:	4805      	ldr	r0, [pc, #20]	@ (8006994 <fiprintf+0x20>)
 800697e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006982:	6800      	ldr	r0, [r0, #0]
 8006984:	9301      	str	r3, [sp, #4]
 8006986:	f7ff fdaf 	bl	80064e8 <_vfiprintf_r>
 800698a:	b002      	add	sp, #8
 800698c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006990:	b003      	add	sp, #12
 8006992:	4770      	bx	lr
 8006994:	20000010 	.word	0x20000010

08006998 <abort>:
 8006998:	b508      	push	{r3, lr}
 800699a:	2006      	movs	r0, #6
 800699c:	f000 f834 	bl	8006a08 <raise>
 80069a0:	2001      	movs	r0, #1
 80069a2:	f7fc ff63 	bl	800386c <_exit>

080069a6 <_malloc_usable_size_r>:
 80069a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069aa:	1f18      	subs	r0, r3, #4
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	bfbc      	itt	lt
 80069b0:	580b      	ldrlt	r3, [r1, r0]
 80069b2:	18c0      	addlt	r0, r0, r3
 80069b4:	4770      	bx	lr

080069b6 <_raise_r>:
 80069b6:	291f      	cmp	r1, #31
 80069b8:	b538      	push	{r3, r4, r5, lr}
 80069ba:	4605      	mov	r5, r0
 80069bc:	460c      	mov	r4, r1
 80069be:	d904      	bls.n	80069ca <_raise_r+0x14>
 80069c0:	2316      	movs	r3, #22
 80069c2:	6003      	str	r3, [r0, #0]
 80069c4:	f04f 30ff 	mov.w	r0, #4294967295
 80069c8:	bd38      	pop	{r3, r4, r5, pc}
 80069ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80069cc:	b112      	cbz	r2, 80069d4 <_raise_r+0x1e>
 80069ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80069d2:	b94b      	cbnz	r3, 80069e8 <_raise_r+0x32>
 80069d4:	4628      	mov	r0, r5
 80069d6:	f000 f831 	bl	8006a3c <_getpid_r>
 80069da:	4622      	mov	r2, r4
 80069dc:	4601      	mov	r1, r0
 80069de:	4628      	mov	r0, r5
 80069e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069e4:	f000 b818 	b.w	8006a18 <_kill_r>
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d00a      	beq.n	8006a02 <_raise_r+0x4c>
 80069ec:	1c59      	adds	r1, r3, #1
 80069ee:	d103      	bne.n	80069f8 <_raise_r+0x42>
 80069f0:	2316      	movs	r3, #22
 80069f2:	6003      	str	r3, [r0, #0]
 80069f4:	2001      	movs	r0, #1
 80069f6:	e7e7      	b.n	80069c8 <_raise_r+0x12>
 80069f8:	2100      	movs	r1, #0
 80069fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80069fe:	4620      	mov	r0, r4
 8006a00:	4798      	blx	r3
 8006a02:	2000      	movs	r0, #0
 8006a04:	e7e0      	b.n	80069c8 <_raise_r+0x12>
	...

08006a08 <raise>:
 8006a08:	4b02      	ldr	r3, [pc, #8]	@ (8006a14 <raise+0xc>)
 8006a0a:	4601      	mov	r1, r0
 8006a0c:	6818      	ldr	r0, [r3, #0]
 8006a0e:	f7ff bfd2 	b.w	80069b6 <_raise_r>
 8006a12:	bf00      	nop
 8006a14:	20000010 	.word	0x20000010

08006a18 <_kill_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4d07      	ldr	r5, [pc, #28]	@ (8006a38 <_kill_r+0x20>)
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	4604      	mov	r4, r0
 8006a20:	4608      	mov	r0, r1
 8006a22:	4611      	mov	r1, r2
 8006a24:	602b      	str	r3, [r5, #0]
 8006a26:	f7fc ff11 	bl	800384c <_kill>
 8006a2a:	1c43      	adds	r3, r0, #1
 8006a2c:	d102      	bne.n	8006a34 <_kill_r+0x1c>
 8006a2e:	682b      	ldr	r3, [r5, #0]
 8006a30:	b103      	cbz	r3, 8006a34 <_kill_r+0x1c>
 8006a32:	6023      	str	r3, [r4, #0]
 8006a34:	bd38      	pop	{r3, r4, r5, pc}
 8006a36:	bf00      	nop
 8006a38:	2000082c 	.word	0x2000082c

08006a3c <_getpid_r>:
 8006a3c:	f7fc befe 	b.w	800383c <_getpid>

08006a40 <_sbrk>:
 8006a40:	4a04      	ldr	r2, [pc, #16]	@ (8006a54 <_sbrk+0x14>)
 8006a42:	6811      	ldr	r1, [r2, #0]
 8006a44:	4603      	mov	r3, r0
 8006a46:	b909      	cbnz	r1, 8006a4c <_sbrk+0xc>
 8006a48:	4903      	ldr	r1, [pc, #12]	@ (8006a58 <_sbrk+0x18>)
 8006a4a:	6011      	str	r1, [r2, #0]
 8006a4c:	6810      	ldr	r0, [r2, #0]
 8006a4e:	4403      	add	r3, r0
 8006a50:	6013      	str	r3, [r2, #0]
 8006a52:	4770      	bx	lr
 8006a54:	2000083c 	.word	0x2000083c
 8006a58:	20000840 	.word	0x20000840

08006a5c <_init>:
 8006a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a5e:	bf00      	nop
 8006a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a62:	bc08      	pop	{r3}
 8006a64:	469e      	mov	lr, r3
 8006a66:	4770      	bx	lr

08006a68 <_fini>:
 8006a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a6a:	bf00      	nop
 8006a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a6e:	bc08      	pop	{r3}
 8006a70:	469e      	mov	lr, r3
 8006a72:	4770      	bx	lr
