###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:47:59 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  2.240
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.117 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.117 | 
     | FECTS_clks_clk___L2_I0       | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.117 | 
     | \burst_addr_d_reg[5]         | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.251 | 
     | FE_OFCC11_N44                | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.303 | 
     | U508                         | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.434 | 
     | U628                         | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.495 | 
     | FE_OFCC66_n451               | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.534 | 
     | U417                         | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.573 | 
     | U257                         | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.612 | 
     | U431                         | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.722 | 
     | U231                         | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    0.795 | 
     | U256                         | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    0.881 | 
     | U255                         | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    0.956 | 
     | U254                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.012 | 
     | U253                         | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.068 | 
     | U252                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.123 | 
     | U251                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.175 | 
     | U250                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.228 | 
     | U249                         | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.282 | 
     | U248                         | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.337 | 
     | U247                         | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.387 | 
     | U246                         | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.445 | 
     | U245                         | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.496 | 
     | U244                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.549 | 
     | U243                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.602 | 
     | U242                         | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.656 | 
     | U241                         | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.742 | 
     | U240                         | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    1.807 | 
     | U239                         | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    1.888 | 
     | U238                         | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    1.950 | 
     | U237                         | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.027 | 
     | U236                         | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   1.973 |    2.090 | 
     | U271                         | A ^ -> Y ^   | AND2X2  | 0.071 | 0.075 |   2.049 |    2.165 | 
     | U653                         | B ^ -> Y v   | OAI21X1 | 0.221 | 0.034 |   2.083 |    2.200 | 
     | U654                         | C v -> Y ^   | AOI21X1 | 0.042 | 0.084 |   2.167 |    2.283 | 
     | FE_OFCC71_burst_addr_nxt_31_ | A ^ -> Y ^   | BUFX2   | 0.012 | 0.036 |   2.203 |    2.320 | 
     | U323                         | A ^ -> Y ^   | BUFX2   | 0.013 | 0.037 |   2.240 |    2.357 | 
     | \burst_addr_d_reg[31]        | D ^          | DFFSR   | 0.013 | 0.000 |   2.240 |    2.357 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.117 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.117 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.146
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.160 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.160 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.160 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.294 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.346 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.477 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.538 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.577 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.616 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.655 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.765 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    0.838 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    0.924 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    0.999 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.055 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.111 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.166 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.218 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.271 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.325 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.380 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.430 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.488 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.539 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.592 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.645 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.699 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.785 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    1.850 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    1.931 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    1.993 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.070 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   1.973 |    2.133 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.071 | 0.075 |   2.049 |    2.209 | 
     | U375                   | A ^ -> Y ^   | OR2X2   | 0.038 | 0.051 |   2.100 |    2.259 | 
     | U374                   | A ^ -> Y v   | INVX1   | 0.042 | 0.046 |   2.145 |    2.305 | 
     | \burst_addr_d_reg[30]  | D v          | DFFSR   | 0.042 | 0.000 |   2.146 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.160 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.160 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.160 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.160 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.306
- Arrival Time                  2.093
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.213 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.213 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.213 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    0.348 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.400 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.531 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.591 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    0.631 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.670 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.709 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.819 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    0.892 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    0.978 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.052 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.108 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.165 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.219 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.272 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.324 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.379 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.434 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.483 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.541 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.593 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.646 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.698 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.753 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.838 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.691 |    1.904 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    1.985 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    2.046 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.123 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   1.973 |    2.187 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.059 |   2.032 |    2.245 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.056 | 0.060 |   2.092 |    2.305 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.056 | 0.001 |   2.093 |    2.306 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.213 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.213 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.213 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.213 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.013
= Slack Time                    0.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.291 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.291 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.291 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.426 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.478 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.608 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.669 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.709 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.747 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.786 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.897 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    0.970 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.056 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.130 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.186 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.243 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.297 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.349 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.402 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.457 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.511 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.561 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.619 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.670 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.723 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.776 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.830 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    1.916 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    1.982 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    2.063 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    2.124 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   1.910 |    2.201 | 
     | U371                   | A ^ -> Y ^   | OR2X2   | 0.062 | 0.070 |   1.980 |    2.271 | 
     | U370                   | A ^ -> Y v   | INVX1   | 0.011 | 0.033 |   2.013 |    2.304 | 
     | \burst_addr_d_reg[28]  | D v          | DFFSR   | 0.011 | 0.000 |   2.013 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.291 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.291 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.291 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.291 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.930
= Slack Time                    0.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.375 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.375 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.375 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.511 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.549 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.235 |    0.610 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.298 |    0.673 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    0.686 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    0.706 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    0.764 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.003 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.133 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.203 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.263 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.346 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.021 |    1.396 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.339 |    1.714 | 
     | \intadd_0/U5                   | C ^ -> YC ^  | FAX1    | 0.087 | 0.128 |   1.467 |    1.842 | 
     | \intadd_0/U4                   | C ^ -> YC ^  | FAX1    | 0.066 | 0.090 |   1.558 |    1.932 | 
     | \intadd_0/U3                   | C ^ -> YC ^  | FAX1    | 0.081 | 0.098 |   1.656 |    2.030 | 
     | \intadd_0/U2                   | C ^ -> YC ^  | FAX1    | 0.088 | 0.104 |   1.760 |    2.135 | 
     | U547                           | A ^ -> Y ^   | XOR2X1  | 0.071 | 0.064 |   1.824 |    2.199 | 
     | U548                           | A ^ -> Y ^   | XNOR2X1 | 0.074 | 0.063 |   1.887 |    2.261 | 
     | U549                           | B ^ -> Y v   | MUX2X1  | 0.032 | 0.043 |   1.930 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.032 | 0.000 |   1.930 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.375 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.375 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.375 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.375 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.925
= Slack Time                    0.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.379 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.379 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.379 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.513 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.565 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.696 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.757 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.796 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.835 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.874 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    0.984 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.057 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.143 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.217 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.273 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.330 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.384 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.437 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.490 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.544 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.599 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.649 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.707 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.758 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.811 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.864 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.918 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.004 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    2.069 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    2.150 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.833 |    2.212 | 
     | U369                   | A ^ -> Y ^   | OR2X2   | 0.053 | 0.061 |   1.894 |    2.273 | 
     | U368                   | A ^ -> Y v   | INVX1   | 0.013 | 0.031 |   1.925 |    2.304 | 
     | \burst_addr_d_reg[27]  | D v          | DFFSR   | 0.013 | 0.000 |   1.925 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.379 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.379 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.379 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.379 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.862
= Slack Time                    0.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.443 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.443 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.443 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.580 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.618 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.236 |    0.679 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.299 |    0.742 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    0.755 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    0.774 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    0.833 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.072 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.202 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.272 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.331 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.414 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.021 |    1.464 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.339 |    1.782 | 
     | \intadd_0/U5                   | C ^ -> YC ^  | FAX1    | 0.087 | 0.128 |   1.467 |    1.911 | 
     | \intadd_0/U4                   | C ^ -> YC ^  | FAX1    | 0.066 | 0.090 |   1.558 |    2.001 | 
     | \intadd_0/U3                   | C ^ -> YC ^  | FAX1    | 0.081 | 0.098 |   1.656 |    2.099 | 
     | \intadd_0/U2                   | C ^ -> YS v  | FAX1    | 0.014 | 0.090 |   1.746 |    2.189 | 
     | U540                           | B v -> Y ^   | MUX2X1  | 0.072 | 0.068 |   1.813 |    2.257 | 
     | U541                           | A ^ -> Y v   | INVX1   | 0.030 | 0.048 |   1.861 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.030 | 0.000 |   1.862 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.443 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.443 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.443 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.443 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.853
= Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.452 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.452 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.452 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.586 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.638 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.769 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.829 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.869 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.908 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    0.947 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.057 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.130 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.216 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.290 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.346 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.403 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.457 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.510 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.563 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.617 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.672 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.722 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.779 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.831 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.884 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    1.936 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    1.991 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.077 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    2.142 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.771 |    2.223 | 
     | U367                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.050 |   1.821 |    2.273 | 
     | U366                   | A ^ -> Y v   | INVX1   | 0.023 | 0.031 |   1.853 |    2.304 | 
     | \burst_addr_d_reg[26]  | D v          | DFFSR   | 0.023 | 0.000 |   1.853 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.452 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.452 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.803
= Slack Time                    0.501
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.501 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.501 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.501 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.637 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.675 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.235 |    0.736 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.298 |    0.799 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    0.812 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    0.832 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    0.890 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.129 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.259 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.329 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.389 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.472 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.021 |    1.522 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.339 |    1.840 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.493 |    1.994 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.554 |    2.055 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.657 |    2.158 | 
     | U542                           | S v -> Y ^   | MUX2X1  | 0.099 | 0.100 |   1.758 |    2.258 | 
     | U543                           | A ^ -> Y v   | INVX1   | 0.013 | 0.046 |   1.803 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.013 | 0.000 |   1.803 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.501 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.501 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.501 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.501 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.352
- Arrival Time                  1.829
= Slack Time                    0.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.523 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.523 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.523 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.660 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.698 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.235 |    0.759 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.298 |    0.822 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    0.835 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    0.855 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    0.913 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.152 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.282 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.352 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.412 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.495 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.021 |    1.544 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.339 |    1.862 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.493 |    2.016 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.554 |    2.077 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.657 |    2.181 | 
     | U451                           | A v -> Y ^   | INVX1   | 0.032 | 0.070 |   1.727 |    2.251 | 
     | U379                           | A ^ -> Y ^   | AND2X2  | 0.016 | 0.037 |   1.764 |    2.287 | 
     | U378                           | A ^ -> Y v   | INVX1   | 0.016 | 0.021 |   1.785 |    2.308 | 
     | U546                           | C v -> Y ^   | OAI21X1 | 0.076 | 0.044 |   1.828 |    2.352 | 
     | \wchrsp_fifo/depth_left_reg[1] | D ^          | DFFSR   | 0.076 | 0.000 |   1.829 |    2.352 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.523 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.523 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.523 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.523 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.762
= Slack Time                    0.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.542 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.542 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.542 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.679 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.717 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.235 |    0.778 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.298 |    0.841 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    0.854 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    0.873 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    0.932 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.171 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.301 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.371 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.430 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.513 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.021 |    1.563 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.339 |    1.881 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.493 |    2.035 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.554 |    2.096 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.657 |    2.199 | 
     | U544                           | S v -> Y ^   | MUX2X1  | 0.054 | 0.071 |   1.728 |    2.270 | 
     | U545                           | A ^ -> Y v   | INVX1   | 0.018 | 0.034 |   1.762 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.018 | 0.000 |   1.762 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.542 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.542 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.542 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.542 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.762
= Slack Time                    0.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.543 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.543 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.677 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.729 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.860 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.921 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    0.960 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    0.999 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.038 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.148 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.221 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.307 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.382 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.438 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.494 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.549 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.601 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.654 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.708 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.763 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.813 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.871 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.922 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    1.975 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    2.028 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    2.082 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.168 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.690 |    2.233 | 
     | U365                   | A ^ -> Y ^   | OR2X2   | 0.027 | 0.042 |   1.733 |    2.275 | 
     | U364                   | A ^ -> Y v   | INVX1   | 0.023 | 0.029 |   1.762 |    2.304 | 
     | \burst_addr_d_reg[25]  | D v          | DFFSR   | 0.023 | 0.000 |   1.762 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.543 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.543 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.543 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.723
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.583 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.583 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.583 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.720 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.758 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.236 |    0.818 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.299 |    0.881 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    0.895 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    0.914 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    0.972 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.212 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.342 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.411 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.471 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.554 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.021 |    1.604 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.339 |    1.922 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.493 |    2.076 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.554 |    2.137 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.657 |    2.240 | 
     | U550                           | A v -> Y v   | XNOR2X1 | 0.042 | 0.065 |   1.722 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.042 | 0.000 |   1.723 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.583 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.583 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.583 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.583 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.718
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.586 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.586 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.586 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    0.720 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.773 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.903 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    0.964 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    1.003 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.042 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.081 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.192 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.264 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.351 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.425 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.481 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.538 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.592 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.644 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.697 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.752 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.806 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.856 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    1.914 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    1.965 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    2.018 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    2.071 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    2.125 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.625 |    2.211 | 
     | U363                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.063 |   1.688 |    2.274 | 
     | U362                   | A ^ -> Y v   | INVX1   | 0.012 | 0.030 |   1.718 |    2.304 | 
     | \burst_addr_d_reg[24]  | D v          | DFFSR   | 0.012 | 0.000 |   1.718 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.586 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.586 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.632
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.673 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.673 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.673 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    0.808 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.860 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    0.990 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.051 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    1.091 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.129 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.168 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.279 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    1.352 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.438 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.512 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.568 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.625 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.679 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.731 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.784 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.839 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.893 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.943 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    2.001 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    2.052 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    2.105 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    2.158 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.539 |    2.212 | 
     | U361                   | A ^ -> Y ^   | OR2X2   | 0.041 | 0.051 |   1.591 |    2.264 | 
     | U360                   | A ^ -> Y v   | INVX1   | 0.034 | 0.041 |   1.632 |    2.305 | 
     | \burst_addr_d_reg[23]  | D v          | DFFSR   | 0.034 | 0.000 |   1.632 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.673 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.673 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.673 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.673 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.586
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.718 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.718 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.718 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    0.852 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.904 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.035 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.096 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    1.135 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.174 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.213 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.323 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    1.396 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.482 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.557 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.613 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.669 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.724 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.776 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.829 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.883 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    1.938 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    1.988 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    2.046 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    2.097 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    2.150 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.485 |    2.203 | 
     | U359                   | A ^ -> Y ^   | OR2X2   | 0.063 | 0.068 |   1.553 |    2.270 | 
     | U358                   | A ^ -> Y v   | INVX1   | 0.012 | 0.033 |   1.586 |    2.304 | 
     | \burst_addr_d_reg[22]  | D v          | DFFSR   | 0.012 | 0.000 |   1.586 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.718 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.718 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.718 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.718 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.533
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.771 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.771 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.771 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.908 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.946 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.235 |    1.007 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.298 |    1.070 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    1.083 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    1.103 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    1.161 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.400 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.530 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.600 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.660 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.743 | 
     | U557                           | A v -> Y ^   | INVX1   | 0.001 | 0.032 |   1.003 |    1.775 | 
     | U558                           | C ^ -> Y v   | AOI21X1 | 0.062 | 0.019 |   1.022 |    1.794 | 
     | FE_OFCC76_n516                 | A v -> Y v   | BUFX2   | 0.016 | 0.046 |   1.069 |    1.840 | 
     | U426                           | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   1.114 |    1.885 | 
     | U419                           | B v -> Y v   | AND2X2  | 0.015 | 0.040 |   1.154 |    1.925 | 
     | U418                           | A v -> Y ^   | INVX1   | 0.004 | 0.020 |   1.174 |    1.945 | 
     | U261                           | B ^ -> Y ^   | OR2X2   | 0.016 | 0.048 |   1.222 |    1.993 | 
     | U432                           | A ^ -> Y v   | INVX1   | 0.140 | 0.106 |   1.327 |    2.099 | 
     | U262                           | B v -> Y v   | AND2X2  | 0.049 | 0.094 |   1.421 |    2.192 | 
     | U398                           | A v -> Y v   | AND2X2  | 0.014 | 0.046 |   1.467 |    2.239 | 
     | U397                           | A v -> Y ^   | INVX1   | 0.013 | 0.026 |   1.493 |    2.264 | 
     | U676                           | S ^ -> Y v   | MUX2X1  | 0.026 | 0.040 |   1.533 |    2.305 | 
     | \wchrsp_fifo/r_ptr_reg[4]      | D v          | DFFSR   | 0.026 | 0.000 |   1.533 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.771 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.771 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.771 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.524
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.780 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.780 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.780 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    0.915 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    0.967 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.098 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.158 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    1.198 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.237 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.276 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.386 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    1.459 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.545 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.619 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.675 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.732 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.786 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.839 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.891 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.946 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    2.001 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    2.051 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    2.108 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    2.160 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.432 |    2.213 | 
     | U357                   | A ^ -> Y ^   | OR2X2   | 0.049 | 0.056 |   1.489 |    2.269 | 
     | U356                   | A ^ -> Y v   | INVX1   | 0.021 | 0.035 |   1.524 |    2.304 | 
     | \burst_addr_d_reg[21]  | D v          | DFFSR   | 0.021 | 0.000 |   1.524 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.780 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.780 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.780 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.780 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.514
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.789 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.789 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.789 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.032 | 0.145 |   0.145 |    0.934 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   0.186 |    0.975 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.084 | 0.084 |   0.270 |    1.060 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.038 | 0.060 |   0.330 |    1.120 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.016 | 0.028 |   0.359 |    1.148 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.010 | 0.042 |   0.401 |    1.191 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.036 | 0.039 |   0.440 |    1.229 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.212 | 0.150 |   0.590 |    1.380 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.073 | 0.123 |   0.713 |    1.503 | 
     | FE_OFCC67_n534                 | A ^ -> Y ^   | BUFX4   | 0.036 | 0.035 |   0.749 |    1.538 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.051 | 0.064 |   0.813 |    1.602 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.096 | 0.091 |   0.904 |    1.693 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.016 | 0.049 |   0.953 |    1.742 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.054 | 0.034 |   0.987 |    1.776 | 
     | FE_OFCC76_n516                 | A ^ -> Y ^   | BUFX2   | 0.018 | 0.041 |   1.028 |    1.817 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.032 | 0.050 |   1.078 |    1.867 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.021 | 0.034 |   1.112 |    1.901 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.027 | 0.030 |   1.142 |    1.931 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.013 | 0.053 |   1.195 |    1.984 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.196 | 0.141 |   1.336 |    2.125 | 
     | U671                           | C ^ -> Y v   | AOI21X1 | 0.054 | 0.097 |   1.433 |    2.222 | 
     | FE_OFCC77_n165                 | A v -> Y v   | BUFX2   | 0.013 | 0.044 |   1.477 |    2.266 | 
     | U324                           | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   1.514 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[1]      | D v          | DFFSR   | 0.007 | 0.000 |   1.514 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.789 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.507
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.798 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.798 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.798 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.032 | 0.145 |   0.145 |    0.942 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   0.186 |    0.984 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.084 | 0.084 |   0.270 |    1.068 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.038 | 0.060 |   0.330 |    1.128 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.016 | 0.028 |   0.359 |    1.156 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.010 | 0.042 |   0.401 |    1.199 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.036 | 0.039 |   0.440 |    1.238 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.212 | 0.150 |   0.590 |    1.388 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.073 | 0.123 |   0.713 |    1.511 | 
     | FE_OFCC67_n534                 | A ^ -> Y ^   | BUFX4   | 0.036 | 0.035 |   0.749 |    1.547 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.051 | 0.064 |   0.813 |    1.610 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.096 | 0.091 |   0.904 |    1.702 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.016 | 0.049 |   0.953 |    1.751 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.054 | 0.034 |   0.987 |    1.785 | 
     | FE_OFCC76_n516                 | A ^ -> Y ^   | BUFX2   | 0.018 | 0.041 |   1.028 |    1.825 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.032 | 0.050 |   1.078 |    1.875 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.021 | 0.034 |   1.112 |    1.910 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.027 | 0.030 |   1.142 |    1.940 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.013 | 0.053 |   1.195 |    1.992 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.196 | 0.141 |   1.336 |    2.133 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.052 | 0.067 |   1.403 |    2.200 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.024 | 0.038 |   1.441 |    2.238 | 
     | U672                           | C v -> Y ^   | OAI21X1 | 0.048 | 0.030 |   1.470 |    2.268 | 
     | U673                           | A ^ -> Y v   | INVX1   | 0.024 | 0.036 |   1.507 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.024 | 0.000 |   1.507 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.798 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.798 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.489
= Slack Time                    0.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.815 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.815 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.815 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.147 |   0.147 |    0.962 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.187 |    1.002 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.250 |    1.065 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.310 |    1.125 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.331 |    1.146 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.426 |    1.241 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.490 |    1.305 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.586 |    1.402 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.639 |    1.455 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.049 |   0.689 |    1.504 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   0.883 |    1.698 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   0.983 |    1.799 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.300 |    2.116 | 
     | U525                            | S ^ -> Y ^   | MUX2X1  | 0.087 | 0.136 |   1.436 |    2.252 | 
     | U526                            | A ^ -> Y v   | INVX1   | 0.030 | 0.053 |   1.489 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.030 | 0.000 |   1.489 |    2.305 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.815 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.815 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.815 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.815 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.487
= Slack Time                    0.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.817 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.817 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.817 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    0.951 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    1.003 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.134 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.195 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    1.234 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.273 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.312 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.422 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    1.495 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.581 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.656 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.712 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.768 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.823 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.875 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.928 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    1.982 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    2.037 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    2.087 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    2.145 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.379 |    2.196 | 
     | U355                   | A ^ -> Y ^   | OR2X2   | 0.065 | 0.068 |   1.447 |    2.264 | 
     | U354                   | A ^ -> Y v   | INVX1   | 0.021 | 0.040 |   1.487 |    2.304 | 
     | \burst_addr_d_reg[20]  | D v          | DFFSR   | 0.021 | 0.000 |   1.487 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.817 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.817 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.817 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.817 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.482
= Slack Time                    0.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.823 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.823 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.823 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    0.959 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    0.997 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.235 |    1.058 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.298 |    1.121 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    1.135 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    1.154 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    1.212 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.451 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.581 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.651 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    1.711 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    1.794 | 
     | U557                           | A v -> Y ^   | INVX1   | 0.001 | 0.032 |   1.003 |    1.826 | 
     | U558                           | C ^ -> Y v   | AOI21X1 | 0.062 | 0.019 |   1.022 |    1.845 | 
     | FE_OFCC76_n516                 | A v -> Y v   | BUFX2   | 0.016 | 0.046 |   1.069 |    1.892 | 
     | U426                           | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   1.114 |    1.937 | 
     | U419                           | B v -> Y v   | AND2X2  | 0.015 | 0.040 |   1.154 |    1.977 | 
     | U418                           | A v -> Y ^   | INVX1   | 0.004 | 0.020 |   1.174 |    1.997 | 
     | U261                           | B ^ -> Y ^   | OR2X2   | 0.016 | 0.048 |   1.221 |    2.044 | 
     | U432                           | A ^ -> Y v   | INVX1   | 0.140 | 0.106 |   1.327 |    2.150 | 
     | U262                           | B v -> Y v   | AND2X2  | 0.049 | 0.094 |   1.421 |    2.244 | 
     | U474                           | A v -> Y ^   | INVX1   | 0.009 | 0.032 |   1.453 |    2.276 | 
     | U674                           | B ^ -> Y v   | MUX2X1  | 0.029 | 0.029 |   1.482 |    2.305 | 
     | \wchrsp_fifo/r_ptr_reg[3]      | D v          | DFFSR   | 0.029 | 0.000 |   1.482 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.823 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.823 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.823 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.823 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.479
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.825 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.825 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.825 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.147 |   0.147 |    0.972 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.187 |    1.012 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.250 |    1.075 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.310 |    1.135 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.331 |    1.156 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.426 |    1.251 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.490 |    1.315 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.586 |    1.411 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.639 |    1.464 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.049 |   0.689 |    1.514 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   0.883 |    1.708 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   0.984 |    1.808 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.300 |    2.125 | 
     | U523                            | S ^ -> Y ^   | MUX2X1  | 0.082 | 0.133 |   1.433 |    2.258 | 
     | U524                            | A ^ -> Y v   | INVX1   | 0.022 | 0.046 |   1.479 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.022 | 0.000 |   1.479 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.825 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.825 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.825 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.825 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.476
= Slack Time                    0.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.828 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.828 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.828 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.147 |   0.147 |    0.975 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.187 |    1.014 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.250 |    1.077 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.310 |    1.137 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.331 |    1.158 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.426 |    1.253 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.490 |    1.318 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.586 |    1.414 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.639 |    1.467 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.049 |   0.689 |    1.517 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   0.883 |    1.711 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   0.983 |    1.811 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.300 |    2.128 | 
     | U528                            | S ^ -> Y ^   | MUX2X1  | 0.087 | 0.136 |   1.436 |    2.264 | 
     | U529                            | A ^ -> Y v   | INVX1   | 0.011 | 0.040 |   1.476 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.011 | 0.000 |   1.476 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.828 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.828 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.828 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.828 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.469
= Slack Time                    0.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.839 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.839 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.839 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.147 |   0.147 |    0.986 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.187 |    1.026 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.250 |    1.089 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.310 |    1.149 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.331 |    1.170 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.426 |    1.265 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.490 |    1.329 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.586 |    1.426 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.639 |    1.479 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.049 |   0.689 |    1.528 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   0.883 |    1.722 | 
     | \intadd_1/U5                    | C ^ -> YC ^  | FAX1    | 0.072 | 0.129 |   1.012 |    1.851 | 
     | \intadd_1/U4                    | C ^ -> YC ^  | FAX1    | 0.082 | 0.099 |   1.111 |    1.951 | 
     | \intadd_1/U3                    | C ^ -> YC ^  | FAX1    | 0.116 | 0.123 |   1.234 |    2.073 | 
     | \intadd_1/U2                    | C ^ -> YC ^  | FAX1    | 0.051 | 0.083 |   1.317 |    2.157 | 
     | U532                            | A ^ -> Y ^   | XOR2X1  | 0.064 | 0.053 |   1.371 |    2.210 | 
     | U533                            | A ^ -> Y ^   | XNOR2X1 | 0.051 | 0.051 |   1.422 |    2.261 | 
     | U534                            | A ^ -> Y v   | MUX2X1  | 0.098 | 0.046 |   1.469 |    2.308 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.098 | 0.000 |   1.469 |    2.308 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.839 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.839 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.839 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.839 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.451
= Slack Time                    0.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.857 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.857 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.857 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.147 |   0.147 |    1.004 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.187 |    1.044 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.250 |    1.107 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.310 |    1.167 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.331 |    1.188 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.426 |    1.283 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.490 |    1.347 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.586 |    1.443 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.639 |    1.497 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.049 |   0.689 |    1.546 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   0.883 |    1.740 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   0.984 |    1.841 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.300 |    2.158 | 
     | U531                            | A ^ -> Y v   | OAI21X1 | 0.098 | 0.151 |   1.451 |    2.308 | 
     | \wchaddr_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.098 | 0.000 |   1.451 |    2.308 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.857 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.857 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.857 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.857 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.443
= Slack Time                    0.866
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.866 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.866 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.866 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.147 |   0.147 |    1.013 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.187 |    1.052 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.250 |    1.115 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.310 |    1.175 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.331 |    1.196 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.426 |    1.291 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.490 |    1.356 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.586 |    1.452 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.639 |    1.505 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.049 |   0.689 |    1.555 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   0.883 |    1.749 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   0.984 |    1.849 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.300 |    2.166 | 
     | U527                            | A ^ -> Y v   | XOR2X1  | 0.098 | 0.142 |   1.442 |    2.308 | 
     | \wchaddr_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.098 | 0.000 |   1.443 |    2.308 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.866 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.866 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.866 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.866 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.436
= Slack Time                    0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.868 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.868 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.868 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    1.002 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    1.054 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.185 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.246 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    1.285 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.324 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.363 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.473 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    1.546 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.632 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.706 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.762 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.819 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.873 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.926 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    1.979 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    2.033 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    2.088 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    2.138 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.328 |    2.196 | 
     | U353                   | A ^ -> Y ^   | OR2X2   | 0.068 | 0.073 |   1.400 |    2.268 | 
     | U352                   | A ^ -> Y v   | INVX1   | 0.012 | 0.036 |   1.436 |    2.304 | 
     | \burst_addr_d_reg[19]  | D v          | DFFSR   | 0.012 | 0.000 |   1.436 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.868 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.868 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.868 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.868 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.381
= Slack Time                    0.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.923 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    0.923 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    0.923 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    1.057 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    1.110 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.240 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.301 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    1.340 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.379 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.418 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.529 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.601 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.688 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.762 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.818 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.875 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    1.929 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    1.981 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    2.034 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    2.089 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    2.143 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.270 |    2.193 | 
     | U351                   | A ^ -> Y ^   | OR2X2   | 0.068 | 0.072 |   1.342 |    2.265 | 
     | U350                   | A ^ -> Y v   | INVX1   | 0.017 | 0.039 |   1.381 |    2.304 | 
     | \burst_addr_d_reg[18]  | D v          | DFFSR   | 0.017 | 0.000 |   1.381 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.923 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.923 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.923 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.923 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.301
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.003 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.003 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.003 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    1.137 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    1.189 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.320 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.381 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    1.420 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.459 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.498 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.608 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.681 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.768 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.842 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.898 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.954 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    2.009 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    2.061 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    2.114 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    2.168 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.220 |    2.223 | 
     | U349                   | A ^ -> Y ^   | OR2X2   | 0.041 | 0.050 |   1.270 |    2.273 | 
     | U348                   | A ^ -> Y v   | INVX1   | 0.019 | 0.031 |   1.301 |    2.304 | 
     | \burst_addr_d_reg[17]  | D v          | DFFSR   | 0.019 | 0.000 |   1.301 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.003 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.003 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.003 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.003 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.277
= Slack Time                    1.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.028 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.028 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.028 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.134 |    1.162 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    1.214 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.345 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.406 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.417 |    1.445 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.484 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.523 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.633 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.678 |    1.706 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.792 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.867 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.923 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    1.979 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    2.033 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    2.086 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    2.139 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.166 |    2.193 | 
     | U347                   | A ^ -> Y ^   | OR2X2   | 0.064 | 0.069 |   1.235 |    2.263 | 
     | U346                   | A ^ -> Y v   | INVX1   | 0.022 | 0.041 |   1.276 |    2.304 | 
     | \burst_addr_d_reg[16]  | D v          | DFFSR   | 0.022 | 0.000 |   1.277 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.028 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.028 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.028 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.028 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.306
- Arrival Time                  1.232
= Slack Time                    1.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.074 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.074 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.074 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    1.209 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    1.261 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.391 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.452 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    1.492 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.531 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.569 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.680 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    1.753 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.839 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.913 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    1.969 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    2.026 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    2.080 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    2.132 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.111 |    2.185 | 
     | U345                   | A ^ -> Y ^   | OR2X2   | 0.054 | 0.061 |   1.172 |    2.246 | 
     | U344                   | A ^ -> Y v   | INVX1   | 0.054 | 0.059 |   1.231 |    2.305 | 
     | \burst_addr_d_reg[15]  | D v          | DFFSR   | 0.054 | 0.001 |   1.232 |    2.306 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.074 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.074 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.074 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.074 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.225
= Slack Time                    1.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.083 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.083 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.083 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR  | 0.024 | 0.137 |   0.137 |    1.220 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2  | 0.007 | 0.038 |   0.175 |    1.258 | 
     | U446                           | A v -> Y v   | BUFX2  | 0.040 | 0.061 |   0.235 |    1.319 | 
     | U314                           | B v -> Y v   | OR2X2  | 0.024 | 0.063 |   0.298 |    1.382 | 
     | U313                           | A v -> Y ^   | INVX1  | 0.478 | 0.013 |   0.312 |    1.395 | 
     | U233                           | B ^ -> Y ^   | AND2X2 | 0.079 | 0.019 |   0.331 |    1.414 | 
     | U462                           | A ^ -> Y v   | INVX1  | 0.042 | 0.058 |   0.390 |    1.473 | 
     | U515                           | C v -> Y ^   | NOR3X1 | 0.358 | 0.239 |   0.629 |    1.712 | 
     | U312                           | B ^ -> Y ^   | AND2X2 | 0.057 | 0.050 |   0.679 |    1.762 | 
     | U311                           | A ^ -> Y v   | INVX1  | 0.021 | 0.037 |   0.716 |    1.800 | 
     | U267                           | A v -> Y v   | AND2X2 | 0.049 | 0.043 |   0.760 |    1.843 | 
     | U448                           | A v -> Y ^   | INVX1  | 0.130 | 0.109 |   0.869 |    1.952 | 
     | U554                           | C ^ -> Y v   | NOR3X1 | 0.110 | 0.113 |   0.982 |    2.065 | 
     | U410                           | B v -> Y v   | AND2X2 | 0.040 | 0.081 |   1.063 |    2.146 | 
     | U409                           | A v -> Y ^   | INVX1  | 0.478 | 0.020 |   1.083 |    2.166 | 
     | U667                           | B ^ -> Y v   | MUX2X1 | 0.100 | 0.142 |   1.225 |    2.308 | 
     | \wchrsp_fifo/w_ptr_reg[3]      | D v          | DFFSR  | 0.100 | 0.000 |   1.225 |    2.308 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.083 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.083 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.083 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.174
= Slack Time                    1.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.130 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.130 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.130 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.134 |   0.135 |    1.264 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.035 | 0.052 |   0.187 |    1.316 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.317 |    1.447 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.378 |    1.507 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.418 |    1.547 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.456 |    1.586 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.495 |    1.625 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.606 |    1.735 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.679 |    1.808 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.765 |    1.894 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.839 |    1.968 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   0.895 |    2.024 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   0.952 |    2.081 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.006 |    2.135 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.058 |    2.188 | 
     | U343                   | A ^ -> Y ^   | OR2X2   | 0.076 | 0.078 |   1.136 |    2.265 | 
     | U342                   | A ^ -> Y v   | INVX1   | 0.012 | 0.038 |   1.174 |    2.304 | 
     | \burst_addr_d_reg[14]  | D v          | DFFSR   | 0.012 | 0.000 |   1.174 |    2.304 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.130 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.130 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.130 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.130 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.169
= Slack Time                    1.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.139 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.139 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.139 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR  | 0.024 | 0.137 |   0.137 |    1.276 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2  | 0.007 | 0.038 |   0.175 |    1.314 | 
     | U446                           | A v -> Y v   | BUFX2  | 0.040 | 0.061 |   0.235 |    1.375 | 
     | U314                           | B v -> Y v   | OR2X2  | 0.024 | 0.063 |   0.298 |    1.438 | 
     | U313                           | A v -> Y ^   | INVX1  | 0.478 | 0.013 |   0.312 |    1.451 | 
     | U233                           | B ^ -> Y ^   | AND2X2 | 0.079 | 0.019 |   0.331 |    1.471 | 
     | U462                           | A ^ -> Y v   | INVX1  | 0.042 | 0.058 |   0.390 |    1.529 | 
     | U515                           | C v -> Y ^   | NOR3X1 | 0.358 | 0.239 |   0.629 |    1.768 | 
     | U312                           | B ^ -> Y ^   | AND2X2 | 0.057 | 0.050 |   0.679 |    1.819 | 
     | U311                           | A ^ -> Y v   | INVX1  | 0.021 | 0.037 |   0.716 |    1.856 | 
     | U267                           | A v -> Y v   | AND2X2 | 0.049 | 0.043 |   0.760 |    1.899 | 
     | U448                           | A v -> Y ^   | INVX1  | 0.130 | 0.109 |   0.869 |    2.008 | 
     | U554                           | C ^ -> Y v   | NOR3X1 | 0.110 | 0.113 |   0.982 |    2.121 | 
     | U410                           | B v -> Y v   | AND2X2 | 0.040 | 0.081 |   1.063 |    2.202 | 
     | U395                           | A v -> Y v   | AND2X2 | 0.019 | 0.046 |   1.109 |    2.248 | 
     | U396                           | A v -> Y ^   | INVX1  | 0.006 | 0.023 |   1.132 |    2.271 | 
     | U669                           | S ^ -> Y v   | MUX2X1 | 0.094 | 0.037 |   1.169 |    2.308 | 
     | \wchrsp_fifo/w_ptr_reg[4]      | D v          | DFFSR  | 0.094 | 0.000 |   1.169 |    2.308 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.139 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.139 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.139 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.139 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[0] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.160
= Slack Time                    1.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.145 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.145 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.145 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.137 |   0.137 |    1.282 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.175 |    1.320 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.235 |    1.381 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.298 |    1.444 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.312 |    1.457 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.331 |    1.476 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.390 |    1.535 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.629 |    1.774 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.759 |    1.904 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.829 |    1.974 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   0.888 |    2.033 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   0.971 |    2.116 | 
     | U557                           | A v -> Y ^   | INVX1   | 0.001 | 0.032 |   1.003 |    2.148 | 
     | U558                           | C ^ -> Y v   | AOI21X1 | 0.062 | 0.019 |   1.022 |    2.168 | 
     | FE_OFCC76_n516                 | A v -> Y v   | BUFX2   | 0.016 | 0.046 |   1.069 |    2.214 | 
     | U426                           | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   1.114 |    2.259 | 
     | U559                           | A v -> Y v   | XOR2X1  | 0.041 | 0.046 |   1.160 |    2.305 | 
     | \wchrsp_fifo/r_ptr_reg[0]      | D v          | DFFSR   | 0.041 | 0.000 |   1.160 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.145 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.145 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.145 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.145 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[6] /CLK 
Endpoint:   \burst_addr_d_reg[6] /D    (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.145
= Slack Time                    1.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.160 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.160 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.160 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.129 |   0.129 |    1.289 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.163 |    1.323 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.218 |    1.378 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.296 |    1.456 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.344 |    1.504 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.488 |    1.648 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.661 |    1.820 | 
     | U626                        | C v -> Y ^   | OAI21X1 | 0.145 | 0.234 |   0.895 |    2.055 | 
     | U627                        | C ^ -> Y v   | AOI21X1 | 0.106 | 0.120 |   1.015 |    2.175 | 
     | FE_OFCC72_burst_addr_nxt_6_ | A v -> Y v   | BUFX4   | 0.043 | 0.071 |   1.086 |    2.246 | 
     | U321                        | A v -> Y v   | BUFX2   | 0.030 | 0.058 |   1.144 |    2.304 | 
     | \burst_addr_d_reg[6]        | D v          | DFFSR   | 0.030 | 0.001 |   1.145 |    2.305 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.160 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.160 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.160 | 
     | \burst_addr_d_reg[6]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.160 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.143
= Slack Time                    1.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.162 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.162 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.162 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.129 |   0.129 |    1.291 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.163 |    1.325 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.218 |    1.380 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.296 |    1.458 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.344 |    1.506 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.488 |    1.650 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.661 |    1.822 | 
     | U634                        | C v -> Y ^   | OAI21X1 | 0.170 | 0.351 |   1.012 |    2.173 | 
     | U339                        | B ^ -> Y ^   | OR2X2   | 0.061 | 0.088 |   1.099 |    2.261 | 
     | U338                        | A ^ -> Y v   | INVX1   | 0.027 | 0.044 |   1.143 |    2.304 | 
     | \burst_addr_d_reg[12]       | D v          | DFFSR   | 0.027 | 0.000 |   1.143 |    2.305 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.162 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.162 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.162 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.162 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.147
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.303
- Arrival Time                  1.140
= Slack Time                    1.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.163 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.163 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.163 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.032 | 0.145 |   0.145 |    1.307 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   0.186 |    1.349 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.084 | 0.084 |   0.270 |    1.433 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.038 | 0.060 |   0.330 |    1.493 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.016 | 0.028 |   0.359 |    1.522 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.010 | 0.042 |   0.401 |    1.564 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.036 | 0.039 |   0.440 |    1.603 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.212 | 0.150 |   0.590 |    1.753 | 
     | U312                           | B v -> Y v   | AND2X2  | 0.054 | 0.103 |   0.693 |    1.856 | 
     | U311                           | A v -> Y ^   | INVX1   | 0.005 | 0.031 |   0.724 |    1.887 | 
     | U267                           | A ^ -> Y ^   | AND2X2  | 0.034 | 0.043 |   0.767 |    1.930 | 
     | U448                           | A ^ -> Y v   | INVX1   | 0.098 | 0.082 |   0.849 |    2.012 | 
     | U554                           | C v -> Y ^   | NOR3X1  | 0.192 | 0.141 |   0.990 |    2.153 | 
     | U555                           | C ^ -> Y v   | AOI21X1 | 0.030 | 0.077 |   1.067 |    2.230 | 
     | FE_OFCC74_n170                 | A v -> Y v   | BUFX2   | 0.009 | 0.040 |   1.107 |    2.270 | 
     | U320                           | A v -> Y v   | BUFX2   | 0.002 | 0.033 |   1.140 |    2.303 | 
     | \wchrsp_fifo/w_ptr_reg[1]      | D v          | DFFSR   | 0.002 | 0.000 |   1.140 |    2.303 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.163 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.163 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.163 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.163 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.355
- Arrival Time                  1.189
= Slack Time                    1.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.166 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.166 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.166 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.134 |   0.134 |    1.300 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^   | BUFX2   | 0.007 | 0.034 |   0.167 |    1.333 | 
     | U442                        | A ^ -> Y ^   | BUFX2   | 0.061 | 0.069 |   0.236 |    1.402 | 
     | U441                        | A ^ -> Y v   | INVX1   | 0.071 | 0.074 |   0.310 |    1.476 | 
     | U304                        | A v -> Y v   | OR2X2   | 0.018 | 0.050 |   0.360 |    1.526 | 
     | U302                        | B v -> Y v   | OR2X2   | 0.102 | 0.115 |   0.475 |    1.640 | 
     | U258                        | A v -> Y ^   | INVX4   | 0.649 | 0.263 |   0.738 |    1.903 | 
     | U416                        | A ^ -> Y ^   | AND2X2  | 0.216 | 0.087 |   0.824 |    1.990 | 
     | U415                        | A ^ -> Y v   | INVX1   | 0.114 | 0.149 |   0.973 |    2.139 | 
     | U625                        | C v -> Y ^   | AOI22X1 | 0.114 | 0.110 |   1.083 |    2.249 | 
     | FE_OFCC73_burst_addr_nxt_5_ | A ^ -> Y ^   | BUFX2   | 0.032 | 0.051 |   1.134 |    2.299 | 
     | U319                        | A ^ -> Y ^   | BUFX2   | 0.039 | 0.055 |   1.188 |    2.354 | 
     | \burst_addr_d_reg[5]        | D ^          | DFFSR   | 0.039 | 0.001 |   1.189 |    2.355 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.166 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.166 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.166 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.166 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.131
= Slack Time                    1.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.173 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.173 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.173 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.058 | 0.161 |   0.161 |    1.334 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2   | 0.014 | 0.038 |   0.199 |    1.372 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.077 | 0.079 |   0.278 |    1.451 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.031 | 0.062 |   0.341 |    1.514 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.026 | 0.032 |   0.373 |    1.546 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.062 | 0.085 |   0.458 |    1.631 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.032 | 0.073 |   0.531 |    1.704 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.071 | 0.068 |   0.599 |    1.771 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.047 |   0.646 |    1.819 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.042 | 0.045 |   0.690 |    1.863 | 
     | U301                            | A v -> Y v   | OR2X2   | 0.026 | 0.056 |   0.747 |    1.919 | 
     | U300                            | B v -> Y v   | OR2X2   | 0.035 | 0.071 |   0.817 |    1.990 | 
     | U433                            | B v -> Y v   | OR2X2   | 0.011 | 0.053 |   0.871 |    2.043 | 
     | U434                            | A v -> Y ^   | INVX1   | 0.054 | 0.051 |   0.921 |    2.094 | 
     | U429                            | B ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   0.975 |    2.148 | 
     | U428                            | A ^ -> Y v   | INVX1   | 0.027 | 0.037 |   1.013 |    2.185 | 
     | U682                            | C v -> Y ^   | OAI21X1 | 0.102 | 0.067 |   1.080 |    2.253 | 
     | U683                            | A ^ -> Y v   | INVX1   | 0.020 | 0.051 |   1.131 |    2.304 | 
     | \wchaddr_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.020 | 0.000 |   1.131 |    2.304 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.173 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.173 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.173 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.173 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.123
= Slack Time                    1.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.181 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.181 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.181 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.129 |   0.129 |    1.310 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.163 |    1.344 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.218 |    1.399 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.296 |    1.477 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.344 |    1.525 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.488 |    1.669 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.661 |    1.841 | 
     | U633                        | C v -> Y ^   | OAI21X1 | 0.162 | 0.345 |   1.006 |    2.186 | 
     | U337                        | B ^ -> Y ^   | OR2X2   | 0.056 | 0.083 |   1.089 |    2.270 | 
     | U336                        | A ^ -> Y v   | INVX1   | 0.016 | 0.034 |   1.123 |    2.304 | 
     | \burst_addr_d_reg[11]       | D v          | DFFSR   | 0.016 | 0.000 |   1.123 |    2.304 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.181 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.181 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.181 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.181 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.117
= Slack Time                    1.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.187 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.187 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.187 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.129 |   0.129 |    1.316 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.163 |    1.350 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.218 |    1.405 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.296 |    1.483 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.344 |    1.531 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.488 |    1.675 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.661 |    1.847 | 
     | U635                        | C v -> Y ^   | OAI21X1 | 0.154 | 0.339 |   1.000 |    2.187 | 
     | U341                        | B ^ -> Y ^   | OR2X2   | 0.055 | 0.082 |   1.082 |    2.269 | 
     | U340                        | A ^ -> Y v   | INVX1   | 0.018 | 0.035 |   1.117 |    2.304 | 
     | \burst_addr_d_reg[13]       | D v          | DFFSR   | 0.018 | 0.000 |   1.117 |    2.304 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.187 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.187 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.187 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.187 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.107
= Slack Time                    1.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.198 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.198 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.198 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.129 |   0.129 |    1.327 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.163 |    1.361 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.218 |    1.416 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.296 |    1.494 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.344 |    1.542 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.488 |    1.686 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.661 |    1.859 | 
     | U632                        | C v -> Y ^   | OAI21X1 | 0.154 | 0.340 |   1.000 |    2.198 | 
     | U335                        | B ^ -> Y ^   | OR2X2   | 0.040 | 0.071 |   1.071 |    2.269 | 
     | U334                        | A ^ -> Y v   | INVX1   | 0.026 | 0.035 |   1.106 |    2.304 | 
     | \burst_addr_d_reg[10]       | D v          | DFFSR   | 0.026 | 0.000 |   1.107 |    2.305 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.198 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.198 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.198 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.198 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.104
= Slack Time                    1.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.204 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.204 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.204 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR  | 0.039 | 0.147 |   0.147 |    1.351 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2  | 0.008 | 0.040 |   0.187 |    1.391 | 
     | U507                            | A v -> Y v   | BUFX2  | 0.043 | 0.063 |   0.250 |    1.454 | 
     | U387                            | B v -> Y v   | OR2X2  | 0.019 | 0.060 |   0.310 |    1.514 | 
     | U388                            | A v -> Y ^   | INVX1  | 0.004 | 0.021 |   0.331 |    1.535 | 
     | U232                            | B ^ -> Y ^   | AND2X2 | 0.104 | 0.095 |   0.426 |    1.630 | 
     | U264                            | B ^ -> Y ^   | AND2X2 | 0.168 | 0.064 |   0.490 |    1.694 | 
     | U405                            | A ^ -> Y v   | INVX1  | 0.055 | 0.096 |   0.586 |    1.790 | 
     | U266                            | A v -> Y v   | AND2X2 | 0.048 | 0.053 |   0.639 |    1.844 | 
     | U430                            | A v -> Y ^   | INVX1  | 0.037 | 0.049 |   0.689 |    1.893 | 
     | U301                            | A ^ -> Y ^   | OR2X2  | 0.038 | 0.058 |   0.747 |    1.951 | 
     | U300                            | B ^ -> Y ^   | OR2X2  | 0.054 | 0.076 |   0.824 |    2.028 | 
     | U433                            | B ^ -> Y ^   | OR2X2  | 0.014 | 0.052 |   0.875 |    2.080 | 
     | U434                            | A ^ -> Y v   | INVX1  | 0.057 | 0.048 |   0.924 |    2.128 | 
     | U429                            | B v -> Y v   | AND2X2 | 0.027 | 0.064 |   0.988 |    2.192 | 
     | U402                            | A v -> Y v   | AND2X2 | 0.017 | 0.040 |   1.028 |    2.232 | 
     | U401                            | A v -> Y ^   | INVX1  | 0.024 | 0.033 |   1.061 |    2.265 | 
     | U686                            | S ^ -> Y v   | MUX2X1 | 0.098 | 0.043 |   1.104 |    2.308 | 
     | \wchaddr_fifo/r_ptr_reg[4]      | D v          | DFFSR  | 0.098 | 0.000 |   1.104 |    2.308 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.204 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.204 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.204 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.204 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[1] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.098
= Slack Time                    1.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.207 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.207 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.207 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.058 | 0.161 |   0.161 |    1.368 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2   | 0.014 | 0.038 |   0.199 |    1.406 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.077 | 0.079 |   0.279 |    1.485 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.031 | 0.062 |   0.341 |    1.548 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.026 | 0.032 |   0.373 |    1.580 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.062 | 0.085 |   0.458 |    1.665 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.032 | 0.073 |   0.531 |    1.738 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.071 | 0.068 |   0.599 |    1.806 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.047 |   0.646 |    1.853 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.042 | 0.045 |   0.691 |    1.897 | 
     | U301                            | A v -> Y v   | OR2X2   | 0.026 | 0.056 |   0.747 |    1.954 | 
     | U300                            | B v -> Y v   | OR2X2   | 0.035 | 0.071 |   0.817 |    2.024 | 
     | U433                            | B v -> Y v   | OR2X2   | 0.011 | 0.053 |   0.871 |    2.077 | 
     | U434                            | A v -> Y ^   | INVX1   | 0.054 | 0.051 |   0.921 |    2.128 | 
     | U681                            | C ^ -> Y v   | AOI21X1 | 0.252 | 0.029 |   0.950 |    2.157 | 
     | FE_OFCC75_n150                  | A v -> Y v   | BUFX2   | 0.088 | 0.082 |   1.032 |    2.239 | 
     | U325                            | A v -> Y v   | BUFX2   | 0.035 | 0.065 |   1.097 |    2.304 | 
     | \wchaddr_fifo/r_ptr_reg[1]      | D v          | DFFSR   | 0.035 | 0.001 |   1.098 |    2.305 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.207 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.207 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.207 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.207 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \w_dch_cur_state_reg[0] /CLK 
Endpoint:   \w_dch_cur_state_reg[0] /D         (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.080
= Slack Time                    1.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.225 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.000 | 0.000 |   0.000 |    1.225 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.000 | 0.000 |   0.000 |    1.225 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.058 | 0.161 |   0.161 |    1.387 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2   | 0.014 | 0.038 |   0.199 |    1.425 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.077 | 0.079 |   0.279 |    1.504 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.031 | 0.062 |   0.341 |    1.566 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.026 | 0.032 |   0.373 |    1.599 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.062 | 0.085 |   0.458 |    1.684 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.032 | 0.073 |   0.531 |    1.756 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.071 | 0.068 |   0.599 |    1.824 | 
     | U263                            | A ^ -> Y ^   | AND2X2  | 0.045 | 0.058 |   0.656 |    1.882 | 
     | U661                            | C ^ -> Y v   | NAND3X1 | 0.029 | 0.025 |   0.681 |    1.907 | 
     | FE_OFCC79_n505                  | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.719 |    1.944 | 
     | U464                            | A v -> Y v   | BUFX2   | 0.016 | 0.043 |   0.762 |    1.987 | 
     | U383                            | B v -> Y v   | AND2X2  | 0.018 | 0.041 |   0.803 |    2.028 | 
     | U382                            | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.810 |    2.036 | 
     | U664                            | C ^ -> Y v   | OAI21X1 | 0.157 | 0.138 |   0.949 |    2.174 | 
     | U665                            | C v -> Y ^   | OAI21X1 | 0.081 | 0.078 |   1.026 |    2.252 | 
     | U666                            | C ^ -> Y v   | OAI21X1 | 0.042 | 0.053 |   1.079 |    2.305 | 
     | \w_dch_cur_state_reg[0]         | D v          | DFFSR   | 0.042 | 0.001 |   1.080 |    2.305 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.225 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.225 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.225 | 
     | \w_dch_cur_state_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.225 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.349
- Arrival Time                  1.112
= Slack Time                    1.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.237 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.237 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.237 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR  | 0.058 | 0.161 |   0.161 |    1.398 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2  | 0.014 | 0.038 |   0.199 |    1.436 | 
     | U507                            | A ^ -> Y ^   | BUFX2  | 0.077 | 0.079 |   0.278 |    1.515 | 
     | U387                            | B ^ -> Y ^   | OR2X2  | 0.031 | 0.062 |   0.341 |    1.578 | 
     | U388                            | A ^ -> Y v   | INVX1  | 0.026 | 0.032 |   0.373 |    1.610 | 
     | U232                            | B v -> Y v   | AND2X2 | 0.062 | 0.085 |   0.458 |    1.695 | 
     | U264                            | B v -> Y v   | AND2X2 | 0.032 | 0.073 |   0.531 |    1.768 | 
     | U405                            | A v -> Y ^   | INVX1  | 0.071 | 0.068 |   0.599 |    1.836 | 
     | U266                            | A ^ -> Y ^   | AND2X2 | 0.034 | 0.047 |   0.646 |    1.883 | 
     | U430                            | A ^ -> Y v   | INVX1  | 0.042 | 0.045 |   0.690 |    1.927 | 
     | U301                            | A v -> Y v   | OR2X2  | 0.026 | 0.056 |   0.747 |    1.984 | 
     | U300                            | B v -> Y v   | OR2X2  | 0.035 | 0.071 |   0.817 |    2.054 | 
     | U433                            | B v -> Y v   | OR2X2  | 0.011 | 0.053 |   0.871 |    2.108 | 
     | U434                            | A v -> Y ^   | INVX1  | 0.054 | 0.051 |   0.921 |    2.158 | 
     | U429                            | B ^ -> Y ^   | AND2X2 | 0.045 | 0.054 |   0.975 |    2.212 | 
     | U428                            | A ^ -> Y v   | INVX1  | 0.027 | 0.037 |   1.013 |    2.250 | 
     | U684                            | B v -> Y ^   | MUX2X1 | 0.112 | 0.099 |   1.111 |    2.348 | 
     | \wchaddr_fifo/r_ptr_reg[3]      | D ^          | DFFSR  | 0.112 | 0.001 |   1.112 |    2.349 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.237 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.237 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.237 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.237 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.053
= Slack Time                    1.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.000 |       |   0.000 |    1.252 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    1.252 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.000 | 0.000 |   0.000 |    1.252 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR  | 0.032 | 0.145 |   0.145 |    1.396 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2  | 0.019 | 0.041 |   0.186 |    1.438 | 
     | U445                           | A ^ -> Y ^   | BUFX2  | 0.084 | 0.084 |   0.270 |    1.522 | 
     | U314                           | A ^ -> Y ^   | OR2X2  | 0.038 | 0.060 |   0.330 |    1.582 | 
     | U313                           | A ^ -> Y v   | INVX1  | 0.016 | 0.028 |   0.359 |    1.610 | 
     | U233                           | B v -> Y v   | AND2X2 | 0.010 | 0.042 |   0.401 |    1.653 | 
     | U462                           | A v -> Y ^   | INVX1  | 0.036 | 0.039 |   0.440 |    1.692 | 
     | U515                           | C ^ -> Y v   | NOR3X1 | 0.212 | 0.150 |   0.590 |    1.842 | 
     | U312                           | B v -> Y v   | AND2X2 | 0.054 | 0.103 |   0.693 |    1.945 | 
     | U311                           | A v -> Y ^   | INVX1  | 0.005 | 0.031 |   0.724 |    1.976 | 
     | U267                           | A ^ -> Y ^   | AND2X2 | 0.034 | 0.043 |   0.767 |    2.019 | 
     | U448                           | A ^ -> Y v   | INVX1  | 0.098 | 0.082 |   0.849 |    2.101 | 
     | U554                           | C v -> Y ^   | NOR3X1 | 0.192 | 0.141 |   0.990 |    2.242 | 
     | U556                           | A ^ -> Y v   | XOR2X1 | 0.027 | 0.062 |   1.053 |    2.305 | 
     | \wchrsp_fifo/w_ptr_reg[2]      | D v          | DFFSR  | 0.027 | 0.000 |   1.053 |    2.305 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.252 | 
     | \wchrsp_fifo/w_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.252 | 
     +---------------------------------------------------------------------------------------+ 

