#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xda8d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xda8f10 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0xda6f70 .functor NOT 1, L_0xddcdd0, C4<0>, C4<0>, C4<0>;
L_0xdb6f90 .functor XOR 1, L_0xddc9c0, L_0xddcb40, C4<0>, C4<0>;
L_0xda77b0 .functor XOR 1, L_0xdb6f90, L_0xddcc60, C4<0>, C4<0>;
v0xddbac0_0 .net *"_ivl_10", 0 0, L_0xddcc60;  1 drivers
v0xddbbc0_0 .net *"_ivl_12", 0 0, L_0xda77b0;  1 drivers
v0xddbca0_0 .net *"_ivl_2", 0 0, L_0xddc900;  1 drivers
v0xddbd60_0 .net *"_ivl_4", 0 0, L_0xddc9c0;  1 drivers
v0xddbe40_0 .net *"_ivl_6", 0 0, L_0xddcb40;  1 drivers
v0xddbf70_0 .net *"_ivl_8", 0 0, L_0xdb6f90;  1 drivers
v0xddc050_0 .var "clk", 0 0;
v0xddc0f0_0 .net "in", 0 0, v0xddabe0_0;  1 drivers
v0xddc190_0 .net "out_dut", 0 0, v0xddb590_0;  1 drivers
v0xddc2c0_0 .net "out_ref", 0 0, L_0xda16a0;  1 drivers
v0xddc390_0 .var/2u "stats1", 159 0;
v0xddc430_0 .var/2u "strobe", 0 0;
v0xddc4d0_0 .net "tb_match", 0 0, L_0xddcdd0;  1 drivers
v0xddc590_0 .net "tb_mismatch", 0 0, L_0xda6f70;  1 drivers
v0xddc650_0 .net "wavedrom_enable", 0 0, v0xddaca0_0;  1 drivers
v0xddc720_0 .net "wavedrom_title", 511 0, v0xddad40_0;  1 drivers
L_0xddc900 .concat [ 1 0 0 0], L_0xda16a0;
L_0xddc9c0 .concat [ 1 0 0 0], L_0xda16a0;
L_0xddcb40 .concat [ 1 0 0 0], v0xddb590_0;
L_0xddcc60 .concat [ 1 0 0 0], L_0xda16a0;
L_0xddcdd0 .cmp/eeq 1, L_0xddc900, L_0xda77b0;
S_0xdb64f0 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0xda8f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0xda16a0 .functor BUFZ 1, v0xddabe0_0, C4<0>, C4<0>, C4<0>;
v0xda7160_0 .net "in", 0 0, v0xddabe0_0;  alias, 1 drivers
v0xda7200_0 .net "out", 0 0, L_0xda16a0;  alias, 1 drivers
S_0xdda560 .scope module, "stim1" "stimulus_gen" 3 83, 3 13 0, S_0xda8f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xda1870_0 .net "clk", 0 0, v0xddc050_0;  1 drivers
v0xddabe0_0 .var "in", 0 0;
v0xddaca0_0 .var "wavedrom_enable", 0 0;
v0xddad40_0 .var "wavedrom_title", 511 0;
E_0xdb2dc0/0 .event negedge, v0xda1870_0;
E_0xdb2dc0/1 .event posedge, v0xda1870_0;
E_0xdb2dc0 .event/or E_0xdb2dc0/0, E_0xdb2dc0/1;
S_0xdda760 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0xdda560;
 .timescale -12 -12;
v0xda1770_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdda9c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0xdda560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xddae60 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0xda8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
P_0xda07c0 .param/l "DONE" 0 4 15, C4<11>;
P_0xda0800 .param/l "IDLE" 0 4 12, C4<00>;
P_0xda0840 .param/l "PROCESS" 0 4 14, C4<10>;
P_0xda0880 .param/l "WAIT" 0 4 13, C4<01>;
o0x7f4f52127258 .functor BUFZ 1, C4<z>; HiZ drive
v0xddb2b0_0 .net "clk", 0 0, o0x7f4f52127258;  0 drivers
v0xddb390_0 .var "counter", 7 0;
v0xddb470_0 .net "in", 0 0, v0xddabe0_0;  alias, 1 drivers
v0xddb590_0 .var "out", 0 0;
o0x7f4f521272e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddb630_0 .net "reset", 0 0, o0x7f4f521272e8;  0 drivers
v0xddb740_0 .var "state", 1 0;
E_0xdb2b70 .event posedge, v0xddb630_0, v0xddb2b0_0;
S_0xddb8a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0xda8f10;
 .timescale -12 -12;
E_0xdb2e00 .event anyedge, v0xddc430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xddc430_0;
    %nor/r;
    %assign/vec4 v0xddc430_0, 0;
    %wait E_0xdb2e00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdda560;
T_3 ;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdb2dc0;
    %vpi_func 3 37 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xddabe0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xdda9c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdb2dc0;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xddabe0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xddae60;
T_4 ;
    %wait E_0xdb2b70;
    %load/vec4 v0xddb630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xddb740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xddb390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xddb590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xddb740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xddb390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xddb590_0, 0;
    %load/vec4 v0xddb470_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xddb740_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0xddb390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xddb390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xddb590_0, 0;
    %load/vec4 v0xddb390_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0xddb740_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0xddb470_0;
    %assign/vec4 v0xddb590_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xddb740_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0xddb470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xddb740_0, 0;
T_4.11 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xda8f10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xddc050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xddc430_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xda8f10;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xddc050_0;
    %inv;
    %store/vec4 v0xddc050_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xda8f10;
T_7 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0xda1870_0, v0xddc590_0, v0xddc0f0_0, v0xddc2c0_0, v0xddc190_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xda8f10;
T_8 ;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xddc390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xda8f10;
T_9 ;
    %wait E_0xdb2dc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xddc390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc390_0, 4, 32;
    %load/vec4 v0xddc4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc390_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xddc390_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc390_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xddc2c0_0;
    %load/vec4 v0xddc2c0_0;
    %load/vec4 v0xddc190_0;
    %xor;
    %load/vec4 v0xddc2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc390_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xddc390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc390_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/wire/wire_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/machine/wire/iter5/response0/top_module.sv";
