#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 26 15:31:24 2023
# Process ID: 10400
# Current directory: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11784 C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.xpr
# Log file: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/vivado.log
# Journal file: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final\vivado.jou
# Running On: LAPTOP-73BI56TU, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16559 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Julia/lab_5/vivado-library'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Julia/Desktop/centroid_IP'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Julia/Desktop/ak.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'median5x5_0' generated file not found 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0/median5x5_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'median5x5_0' generated file not found 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0/median5x5_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'median5x5_0' generated file not found 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0/median5x5_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'median5x5_0' generated file not found 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0/median5x5_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'median5x5_0' generated file not found 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0/median5x5_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'median5x5_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1346.281 ; gain = 258.395
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
Reading block design file <C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>...
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:module_ref:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from block design file <C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1475.383 ; gain = 126.645
update_module_reference: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1475.383 ; gain = 126.645
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/ak.coe] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/ak.coe
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3420] Updated median5x5_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pixel_in'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mask'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'median5x5_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'median5x5_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
create_ip -name median5x5 -vendor xilinx.com -library user -version 1.0 -module_name median5x5_0
generate_target {instantiation_template} [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
catch { config_ip_cache -export [get_ips -all median5x5_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
[Fri May 26 15:32:45 2023] Launched median5x5_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
INFO: [Vivado 12-5457] ref source:c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci
generate_target Simulation [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'median5x5_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'thresh_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'divider_32_20_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/ak.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/geirangerfjord_64.ppm'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/reka.ppm'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/src/thresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/sim/thresh_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounding_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_kolo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_kolo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pixel_in' on this module [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1550.848 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
INFO: [Vivado 12-5457] ref source:c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci
generate_target Simulation [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'median5x5_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'thresh_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'divider_32_20_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/ak.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/geirangerfjord_64.ppm'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/reka.ppm'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/src/thresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/sim/thresh_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounding_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_kolo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_kolo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:174]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'mask' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:89]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'x' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:91]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'y' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:92]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'mask' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v:62]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'addra' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'dina' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'douta' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.single_register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=6)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.thresh
Compiling module xil_defaultlib.thresh_0
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module xil_defaultlib.vis_kolo
Compiling module xil_defaultlib.bounding_box
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLineBRAM_WP
Compiling module xil_defaultlib.single_register(N=4)
Compiling module xil_defaultlib.delay_line(N=4,DELAY=2)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.med.inst.bram.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1578.746 ; gain = 26.566
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.runs/median5x5_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded median5x5_0 (median5x5_v1_0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'thresh_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci
generate_target Simulation [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'divider_32_20_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/ak.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/geirangerfjord_64.ppm'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/reka.ppm'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0_1/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/src/thresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/sim/thresh_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresh_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/bounding_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bounding_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/vis_kolo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_kolo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
"xvhdl --incr --relax -prj tb_hdmi_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:174]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'mask' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:89]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'x' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:91]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'y' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:92]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 1 for port 'mask' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/new/vp.v:150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/median5x5.v:62]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'addra' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'dina' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'douta' [C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_1/src/delayLineBRAM_WP.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.single_register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=6)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.thresh
Compiling module xil_defaultlib.thresh_0
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.divider_32_20_0
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.vis_centroid
Compiling module xil_defaultlib.vis_kolo
Compiling module xil_defaultlib.bounding_box
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLineBRAM_WP
Compiling module xil_defaultlib.single_register(N=4)
Compiling module xil_defaultlib.delay_line(N=4,DELAY=2)
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1589.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.vp_i.med.inst.bram.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1595.883 ; gain = 6.664
update_compile_order -fileset sources_1
add_force {/tb_hdmi/sw} -radix hex {6 0ns}
run 50 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [IP_Flow 19-3422] Upgraded median5x5_0 (median5x5_v1_0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
catch { config_ip_cache -export [get_ips -all median5x5_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
[Fri May 26 15:44:28 2023] Launched median5x5_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci
generate_target Simulation [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'median5x5_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'thresh_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'divider_32_20_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Proces nie moe uzyska dostpu do pliku, poniewa jest on uywany przez inny proces: "C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.sim/sim_1/behav/xsim/simulate.log"
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_1/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded median5x5_0 (median5x5_v1_0 1.0) from revision 4 to revision 2
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mask'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pixel_in'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'median5x5_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'median5x5_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/lab_5/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2_final/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/centroid_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2_final/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2_final\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
