<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>hls_dummy</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.419</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>20</Best-caseLatency>
            <Average-caseLatency>20</Average-caseLatency>
            <Worst-caseLatency>20</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>13</DataflowPipelineThroughput>
            <Interval-min>13</Interval-min>
            <Interval-max>13</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <FF>3397</FF>
            <LUT>13577</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>x_in</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>320</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_ap_vld</name>
            <Object>x_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0_ap_vld</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1_ap_vld</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2_ap_vld</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3_ap_vld</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4_ap_vld</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5_ap_vld</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6_ap_vld</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7_ap_vld</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8_ap_vld</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9_ap_vld</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_10</name>
            <Object>layer2_out_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_10_ap_vld</name>
            <Object>layer2_out_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_11</name>
            <Object>layer2_out_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_11_ap_vld</name>
            <Object>layer2_out_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_12</name>
            <Object>layer2_out_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_12_ap_vld</name>
            <Object>layer2_out_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_13</name>
            <Object>layer2_out_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_13_ap_vld</name>
            <Object>layer2_out_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_14</name>
            <Object>layer2_out_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_14_ap_vld</name>
            <Object>layer2_out_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_15</name>
            <Object>layer2_out_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_15_ap_vld</name>
            <Object>layer2_out_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_16</name>
            <Object>layer2_out_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_16_ap_vld</name>
            <Object>layer2_out_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_17</name>
            <Object>layer2_out_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_17_ap_vld</name>
            <Object>layer2_out_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_18</name>
            <Object>layer2_out_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_18_ap_vld</name>
            <Object>layer2_out_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_19</name>
            <Object>layer2_out_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_19_ap_vld</name>
            <Object>layer2_out_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_20</name>
            <Object>layer2_out_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_20_ap_vld</name>
            <Object>layer2_out_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_21</name>
            <Object>layer2_out_21</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_21_ap_vld</name>
            <Object>layer2_out_21</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_22</name>
            <Object>layer2_out_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_22_ap_vld</name>
            <Object>layer2_out_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_23</name>
            <Object>layer2_out_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_23_ap_vld</name>
            <Object>layer2_out_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_24</name>
            <Object>layer2_out_24</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_24_ap_vld</name>
            <Object>layer2_out_24</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_25</name>
            <Object>layer2_out_25</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_25_ap_vld</name>
            <Object>layer2_out_25</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_26</name>
            <Object>layer2_out_26</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_26_ap_vld</name>
            <Object>layer2_out_26</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_27</name>
            <Object>layer2_out_27</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_27_ap_vld</name>
            <Object>layer2_out_27</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_28</name>
            <Object>layer2_out_28</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_28_ap_vld</name>
            <Object>layer2_out_28</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_29</name>
            <Object>layer2_out_29</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_29_ap_vld</name>
            <Object>layer2_out_29</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_30</name>
            <Object>layer2_out_30</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_30_ap_vld</name>
            <Object>layer2_out_30</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_31</name>
            <Object>layer2_out_31</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_31_ap_vld</name>
            <Object>layer2_out_31</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_32</name>
            <Object>layer2_out_32</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_32_ap_vld</name>
            <Object>layer2_out_32</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_33</name>
            <Object>layer2_out_33</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_33_ap_vld</name>
            <Object>layer2_out_33</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_34</name>
            <Object>layer2_out_34</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_34_ap_vld</name>
            <Object>layer2_out_34</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_35</name>
            <Object>layer2_out_35</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_35_ap_vld</name>
            <Object>layer2_out_35</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_36</name>
            <Object>layer2_out_36</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_36_ap_vld</name>
            <Object>layer2_out_36</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_37</name>
            <Object>layer2_out_37</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_37_ap_vld</name>
            <Object>layer2_out_37</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_38</name>
            <Object>layer2_out_38</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_38_ap_vld</name>
            <Object>layer2_out_38</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_39</name>
            <Object>layer2_out_39</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_39_ap_vld</name>
            <Object>layer2_out_39</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hls_dummy</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hls_dummy</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4_U0</InstName>
                    <ModuleName>sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>184</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_operator_s_fu_650</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>650</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_660</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>660</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_670</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>670</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_678</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>678</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_688</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>688</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_698</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>698</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_706</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>706</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_714</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>714</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_724</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>724</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_operator_s_fu_734</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>734</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret11_operator_s_fu_742</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>742</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret12_operator_s_fu_752</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>752</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret13_operator_s_fu_762</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>762</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret14_operator_s_fu_770</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>770</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret16_operator_s_fu_778</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>778</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret17_operator_s_fu_788</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>788</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret18_operator_s_fu_798</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>798</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret19_operator_s_fu_806</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>806</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret20_operator_s_fu_816</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>816</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret21_operator_s_fu_826</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>826</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret22_operator_s_fu_834</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>834</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret23_operator_s_fu_842</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>842</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret24_operator_s_fu_852</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>852</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret25_operator_s_fu_862</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>862</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret26_operator_s_fu_870</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>870</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret27_operator_s_fu_880</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>880</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret28_operator_s_fu_890</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>890</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret29_operator_s_fu_898</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>898</ID>
                        </Instance>
                        <Instance>
                            <InstName>call_ret_operator_s_fu_914</InstName>
                            <ModuleName>operator_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>914</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln94_fu_1634_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_U0</InstName>
                    <ModuleName>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>190</ID>
                    <BindInstances>mul_8s_7ns_14_1_1_U10 offset_h_fu_521_p2 offset_w_fu_537_p2 add_ln134_fu_547_p2 add_ln134_1_fu_559_p2 row_fu_571_p2 sub_ln138_fu_589_p2 mul_8s_8s_14_1_1_U11 offset_h_1_fu_609_p2 offset_w_1_fu_622_p2 add_ln134_2_fu_632_p2 add_ln134_3_fu_644_p2 row_1_fu_656_p2 sub_ln138_1_fu_674_p2 mul_8s_8s_14_1_1_U12 offset_h_2_fu_694_p2 offset_w_2_fu_707_p2 add_ln134_4_fu_717_p2 add_ln134_5_fu_729_p2 row_2_fu_741_p2 sub_ln138_2_fu_759_p2 mul_8s_8s_14_1_1_U13 offset_h_3_fu_779_p2 offset_w_3_fu_792_p2 add_ln134_6_fu_802_p2 add_ln134_7_fu_814_p2 row_3_fu_826_p2 sub_ln138_3_fu_844_p2 mul_8s_8s_14_1_1_U14 acc_6_fu_2959_p2 offset_h_4_fu_867_p2 offset_w_4_fu_877_p2 add_ln134_8_fu_887_p2 add_ln134_9_fu_899_p2 row_4_fu_911_p2 sub_ln138_4_fu_929_p2 mul_8s_8s_14_1_1_U15 mul_8s_7ns_14_1_1_U16 offset_h_5_fu_946_p2 offset_w_5_fu_956_p2 add_ln134_10_fu_966_p2 add_ln134_11_fu_978_p2 row_5_fu_990_p2 sub_ln138_5_fu_1008_p2 mul_8s_8s_14_1_1_U17 offset_h_6_fu_1025_p2 offset_w_6_fu_1035_p2 add_ln134_12_fu_1045_p2 add_ln134_13_fu_1057_p2 row_6_fu_1069_p2 sub_ln138_6_fu_1087_p2 mul_8s_8s_14_1_1_U18 offset_h_7_fu_1104_p2 offset_w_7_fu_1114_p2 add_ln134_14_fu_1124_p2 add_ln134_15_fu_1136_p2 row_7_fu_1148_p2 sub_ln138_7_fu_1166_p2 mul_8s_8s_14_1_1_U19 acc_16_fu_2995_p2 offset_h_8_fu_1189_p2 offset_w_8_fu_1199_p2 add_ln134_16_fu_1209_p2 add_ln134_17_fu_1221_p2 row_8_fu_1233_p2 sub_ln138_8_fu_1251_p2 mul_8s_8s_14_1_1_U20 offset_h_9_fu_1268_p2 offset_w_9_fu_1278_p2 add_ln134_18_fu_1288_p2 add_ln134_19_fu_1300_p2 row_9_fu_1312_p2 sub_ln138_9_fu_1330_p2 mul_8s_8s_14_1_1_U21 mul_8s_7ns_14_1_1_U22 offset_h_10_fu_1347_p2 offset_w_10_fu_1357_p2 add_ln134_20_fu_1367_p2 add_ln134_21_fu_1379_p2 row_10_fu_1391_p2 sub_ln138_10_fu_1409_p2 mul_8s_8s_14_1_1_U23 offset_h_11_fu_1426_p2 offset_w_11_fu_1436_p2 add_ln134_22_fu_1446_p2 add_ln134_23_fu_1458_p2 row_11_fu_1470_p2 sub_ln138_11_fu_1488_p2 mul_8s_8s_14_1_1_U24 acc_26_fu_3031_p2 offset_h_12_fu_1511_p2 offset_w_12_fu_1521_p2 add_ln134_24_fu_1531_p2 add_ln134_25_fu_1543_p2 row_12_fu_1555_p2 sub_ln138_12_fu_1573_p2 mul_8s_8s_14_1_1_U25 offset_h_13_fu_1590_p2 offset_w_13_fu_1600_p2 add_ln134_26_fu_1610_p2 add_ln134_27_fu_1622_p2 row_13_fu_1634_p2 sub_ln138_13_fu_1652_p2 mul_8s_8s_14_1_1_U26 offset_h_14_fu_1669_p2 offset_w_14_fu_1679_p2 add_ln134_28_fu_1689_p2 add_ln134_29_fu_1701_p2 row_14_fu_1713_p2 sub_ln138_14_fu_1731_p2 mul_8s_8s_14_1_1_U27 mul_8s_7ns_14_1_1_U28 offset_h_15_fu_1748_p2 offset_w_15_fu_1758_p2 add_ln134_30_fu_1768_p2 add_ln134_31_fu_1780_p2 row_15_fu_1792_p2 sub_ln138_15_fu_1810_p2 mul_8s_8s_14_1_1_U29 acc_36_fu_3067_p2 offset_h_16_fu_1833_p2 offset_w_16_fu_1843_p2 add_ln134_32_fu_1853_p2 add_ln134_33_fu_1865_p2 row_16_fu_1877_p2 sub_ln138_16_fu_1895_p2 mul_8s_8s_14_1_1_U30 offset_h_17_fu_1912_p2 offset_w_17_fu_1922_p2 add_ln134_34_fu_1932_p2 add_ln134_35_fu_1944_p2 row_17_fu_1956_p2 sub_ln138_17_fu_1974_p2 mul_8s_8s_14_1_1_U31 offset_h_18_fu_1991_p2 offset_w_18_fu_2001_p2 add_ln134_36_fu_2011_p2 add_ln134_37_fu_2023_p2 row_18_fu_2035_p2 sub_ln138_18_fu_2053_p2 mul_8s_8s_14_1_1_U32 offset_h_19_fu_2070_p2 offset_w_19_fu_2080_p2 add_ln134_38_fu_2090_p2 add_ln134_39_fu_2102_p2 row_19_fu_2114_p2 sub_ln138_19_fu_2132_p2 mul_8s_8s_14_1_1_U33 mul_8s_7ns_14_1_1_U34 acc_46_fu_3103_p2 w2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_U0</InstName>
                    <ModuleName>sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>221</ID>
                    <BindInstances>add_ln320_5_fu_25726_p2 add_ln320_fu_25736_p2 add_ln320_6_fu_25765_p2 add_ln320_1_fu_25775_p2 add_ln320_7_fu_25803_p2 add_ln320_2_fu_25813_p2 add_ln320_8_fu_25841_p2 add_ln320_3_fu_25851_p2 add_ln320_9_fu_25879_p2 add_ln320_4_fu_25889_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry28_proc_U0</InstName>
                    <ModuleName>Block_entry28_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>240</ID>
                </Instance>
            </InstancesList>
            <BindInstances>sparse_arr_hash_reduce_out_9_c_U sparse_arr_hash_reduce_out_8_c_U sparse_arr_hash_reduce_out_7_c_U sparse_arr_hash_reduce_out_6_c_U sparse_arr_hash_reduce_out_5_c_U sparse_arr_hash_reduce_out_4_c_U sparse_arr_hash_reduce_out_3_c_U sparse_arr_hash_reduce_out_2_c_U sparse_arr_hash_reduce_out_1_c_U sparse_arr_hash_reduce_out_c_U sparse_arr_feat_reduce_out_U sparse_arr_feat_reduce_out_1_U sparse_arr_feat_reduce_out_2_U sparse_arr_feat_reduce_out_3_U sparse_arr_feat_reduce_out_4_U sparse_arr_hash_reduce_out_c12_channel_U sparse_arr_hash_reduce_out_1_c13_channel_U sparse_arr_hash_reduce_out_2_c14_channel_U sparse_arr_hash_reduce_out_3_c15_channel_U sparse_arr_hash_reduce_out_4_c16_channel_U sparse_arr_hash_reduce_out_5_c17_channel_U sparse_arr_hash_reduce_out_6_c18_channel_U sparse_arr_hash_reduce_out_7_c19_channel_U sparse_arr_hash_reduce_out_8_c20_channel_U sparse_arr_hash_reduce_out_9_c21_channel_U sparse_arr_feat_conv1_out_U sparse_arr_feat_conv1_out_1_U sparse_arr_feat_conv1_out_2_U sparse_arr_feat_conv1_out_3_U sparse_arr_feat_conv1_out_4_U flatten_out_U flatten_out_1_U flatten_out_2_U flatten_out_3_U flatten_out_4_U flatten_out_5_U flatten_out_6_U flatten_out_7_U flatten_out_8_U flatten_out_9_U flatten_out_10_U flatten_out_11_U flatten_out_12_U flatten_out_13_U flatten_out_14_U flatten_out_15_U flatten_out_16_U flatten_out_17_U flatten_out_18_U flatten_out_19_U flatten_out_20_U flatten_out_21_U flatten_out_22_U flatten_out_23_U flatten_out_24_U flatten_out_25_U flatten_out_26_U flatten_out_27_U flatten_out_28_U flatten_out_29_U flatten_out_30_U flatten_out_31_U flatten_out_32_U flatten_out_33_U flatten_out_34_U flatten_out_35_U flatten_out_36_U flatten_out_37_U flatten_out_38_U flatten_out_39_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>operator_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_4</Name>
            <Loops>
                <MaxPixelsLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.039</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MaxPixelsLoop>
                        <Name>MaxPixelsLoop</Name>
                        <Slack>3.65</Slack>
                        <TripCount>5</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_operator_s_fu_650</Instance>
                            <Instance>grp_operator_s_fu_660</Instance>
                            <Instance>grp_operator_s_fu_670</Instance>
                            <Instance>grp_operator_s_fu_678</Instance>
                            <Instance>grp_operator_s_fu_688</Instance>
                            <Instance>grp_operator_s_fu_698</Instance>
                            <Instance>grp_operator_s_fu_706</Instance>
                            <Instance>grp_operator_s_fu_714</Instance>
                            <Instance>grp_operator_s_fu_724</Instance>
                            <Instance>grp_operator_s_fu_734</Instance>
                            <Instance>call_ret11_operator_s_fu_742</Instance>
                            <Instance>call_ret12_operator_s_fu_752</Instance>
                            <Instance>call_ret13_operator_s_fu_762</Instance>
                            <Instance>call_ret14_operator_s_fu_770</Instance>
                            <Instance>call_ret16_operator_s_fu_778</Instance>
                            <Instance>call_ret17_operator_s_fu_788</Instance>
                            <Instance>call_ret18_operator_s_fu_798</Instance>
                            <Instance>call_ret19_operator_s_fu_806</Instance>
                            <Instance>call_ret20_operator_s_fu_816</Instance>
                            <Instance>call_ret21_operator_s_fu_826</Instance>
                            <Instance>call_ret22_operator_s_fu_834</Instance>
                            <Instance>call_ret23_operator_s_fu_842</Instance>
                            <Instance>call_ret24_operator_s_fu_852</Instance>
                            <Instance>call_ret25_operator_s_fu_862</Instance>
                            <Instance>call_ret26_operator_s_fu_870</Instance>
                            <Instance>call_ret27_operator_s_fu_880</Instance>
                            <Instance>call_ret28_operator_s_fu_890</Instance>
                            <Instance>call_ret29_operator_s_fu_898</Instance>
                            <Instance>call_ret_operator_s_fu_914</Instance>
                        </InstanceList>
                    </MaxPixelsLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>524</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3484</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MaxPixelsLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_1634_p2" SOURCE="firmware/hls_dummy.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.358</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>250</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4302</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7ns_14_1_1_U10" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_fu_521_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_fu_537_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_547_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_559_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_fu_571_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_589_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U11" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_1_fu_609_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_1_fu_622_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_2_fu_632_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_3_fu_644_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_1_fu_656_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_1_fu_674_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U12" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_2_fu_694_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_2_fu_707_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_4_fu_717_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_5_fu_729_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_2_fu_741_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_2_fu_759_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U13" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_3_fu_779_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_3_fu_792_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_6_fu_802_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_7_fu_814_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_3_fu_826_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_3_fu_844_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U14" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_6_fu_2959_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_4_fu_867_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_4_fu_877_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_8_fu_887_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_9_fu_899_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_4_fu_911_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_4_fu_929_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U15" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7ns_14_1_1_U16" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_5_fu_946_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_5_fu_956_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_10_fu_966_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_11_fu_978_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_5_fu_990_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_5_fu_1008_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U17" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_6_fu_1025_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_6_fu_1035_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_12_fu_1045_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_13_fu_1057_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_6_fu_1069_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_6_fu_1087_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U18" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_7_fu_1104_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_7_fu_1114_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_14_fu_1124_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_15_fu_1136_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_7_fu_1148_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_7_fu_1166_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U19" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_16_fu_2995_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_8_fu_1189_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_8_fu_1199_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_16_fu_1209_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_17_fu_1221_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_8_fu_1233_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_8_fu_1251_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U20" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_9_fu_1268_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_9_fu_1278_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_18_fu_1288_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_19_fu_1300_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_9_fu_1312_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_9_fu_1330_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U21" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7ns_14_1_1_U22" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_10_fu_1347_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_10_fu_1357_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_20_fu_1367_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_21_fu_1379_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_10_fu_1391_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_10_fu_1409_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U23" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_11_fu_1426_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_11_fu_1436_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_22_fu_1446_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_23_fu_1458_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_11_fu_1470_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_11_fu_1488_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U24" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_26_fu_3031_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_12_fu_1511_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_12_fu_1521_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_24_fu_1531_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_25_fu_1543_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_12_fu_1555_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_12_fu_1573_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U25" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_13_fu_1590_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_13_fu_1600_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_26_fu_1610_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_27_fu_1622_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_13_fu_1634_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_13_fu_1652_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U26" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_14_fu_1669_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_14_fu_1679_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_28_fu_1689_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_29_fu_1701_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_14_fu_1713_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_14_fu_1731_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U27" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7ns_14_1_1_U28" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_15_fu_1748_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_15_fu_1758_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_30_fu_1768_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_31_fu_1780_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_15_fu_1792_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_15_fu_1810_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U29" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_36_fu_3067_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_16_fu_1833_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_16_fu_1843_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_32_fu_1853_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_33_fu_1865_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_16_fu_1877_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_16_fu_1895_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U30" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_17_fu_1912_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_17_fu_1922_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_34_fu_1932_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_35_fu_1944_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_17_fu_1956_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_17_fu_1974_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U31" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_18_fu_1991_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_18_fu_2001_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_36_fu_2011_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_37_fu_2023_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_18_fu_2035_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_18_fu_2053_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U32" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_h_19_fu_2070_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="offset_h_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="offset_w_19_fu_2080_p2" SOURCE="firmware/hls_dummy.cpp:136" URAM="0" VARIABLE="offset_w_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_38_fu_2090_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_39_fu_2102_p2" SOURCE="firmware/hls_dummy.cpp:134" URAM="0" VARIABLE="add_ln134_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="row_19_fu_2114_p2" SOURCE="firmware/hls_dummy.cpp:135" URAM="0" VARIABLE="row_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_19_fu_2132_p2" SOURCE="firmware/hls_dummy.cpp:138" URAM="0" VARIABLE="sub_ln138_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_14_1_1_U33" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7ns_14_1_1_U34" SOURCE="firmware/hls_dummy.cpp:148" URAM="0" VARIABLE="mul_ln148_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_46_fu_3103_p2" SOURCE="firmware/hls_dummy.cpp:198" URAM="0" VARIABLE="acc_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="w2_U" SOURCE="" URAM="0" VARIABLE="w2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse_flatten_ap_fixed_8_2_5_3_0_ap_uint_10_8_5_1_5_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.364</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1001</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3636</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_5_fu_25726_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_25736_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_6_fu_25765_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_1_fu_25775_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_7_fu_25803_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_2_fu_25813_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_8_fu_25841_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_3_fu_25851_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_9_fu_25879_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_4_fu_25889_p2" SOURCE="firmware/hls_dummy.cpp:320" URAM="0" VARIABLE="add_ln320_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry28_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.429</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>322</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>371</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>hls_dummy</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.419</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>13</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>3397</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13577</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_9_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_8_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_7_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_6_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_5_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_4_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_3_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_2_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_1_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_c_U" SOURCE="" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_feat_reduce_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_1_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_2_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_3_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_reduce_out_4_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_feat_reduce_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_c12_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_c12_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_1_c13_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_1_c13_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_2_c14_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_2_c14_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_3_c15_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_3_c15_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_4_c16_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_4_c16_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_5_c17_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_5_c17_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_6_c18_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_6_c18_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_7_c19_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_7_c19_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_8_c20_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_8_c20_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_hash_reduce_out_9_c21_channel_U" SOURCE="firmware/hls_dummy.cpp:366" URAM="0" VARIABLE="sparse_arr_hash_reduce_out_9_c21_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_conv1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_1_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_2_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_3_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sparse_arr_feat_conv1_out_4_U" SOURCE="firmware/hls_dummy.cpp:370" URAM="0" VARIABLE="sparse_arr_feat_conv1_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_1_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_2_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_3_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_4_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_5_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_6_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_7_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_8_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_9_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_10_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_11_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_12_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_13_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_14_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_15_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_16_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_17_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_18_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_19_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_20_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_21_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_22_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_23_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_24_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_25_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_26_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_27_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_28_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_29_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_30_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_31_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_32_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_33_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_34_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_35_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_36_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_37_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_38_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flatten_out_39_U" SOURCE="firmware/hls_dummy.cpp:374" URAM="0" VARIABLE="flatten_out_39"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="x_in" index="0" direction="in" srcType="ap_fixed&lt;8, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="x_in" name="x_in" usage="data" direction="in"/>
                <hwRef type="port" interface="x_in_ap_vld" name="x_in_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer2_out" index="1" direction="out" srcType="ap_fixed&lt;8, 2, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="layer2_out_0" name="layer2_out_0" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_0_ap_vld" name="layer2_out_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_1" name="layer2_out_1" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_1_ap_vld" name="layer2_out_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_2" name="layer2_out_2" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_2_ap_vld" name="layer2_out_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_3" name="layer2_out_3" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_3_ap_vld" name="layer2_out_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_4" name="layer2_out_4" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_4_ap_vld" name="layer2_out_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_5" name="layer2_out_5" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_5_ap_vld" name="layer2_out_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_6" name="layer2_out_6" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_6_ap_vld" name="layer2_out_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_7" name="layer2_out_7" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_7_ap_vld" name="layer2_out_7_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_8" name="layer2_out_8" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_8_ap_vld" name="layer2_out_8_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_9" name="layer2_out_9" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_9_ap_vld" name="layer2_out_9_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_10" name="layer2_out_10" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_10_ap_vld" name="layer2_out_10_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_11" name="layer2_out_11" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_11_ap_vld" name="layer2_out_11_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_12" name="layer2_out_12" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_12_ap_vld" name="layer2_out_12_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_13" name="layer2_out_13" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_13_ap_vld" name="layer2_out_13_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_14" name="layer2_out_14" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_14_ap_vld" name="layer2_out_14_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_15" name="layer2_out_15" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_15_ap_vld" name="layer2_out_15_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_16" name="layer2_out_16" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_16_ap_vld" name="layer2_out_16_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_17" name="layer2_out_17" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_17_ap_vld" name="layer2_out_17_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_18" name="layer2_out_18" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_18_ap_vld" name="layer2_out_18_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_19" name="layer2_out_19" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_19_ap_vld" name="layer2_out_19_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_20" name="layer2_out_20" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_20_ap_vld" name="layer2_out_20_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_21" name="layer2_out_21" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_21_ap_vld" name="layer2_out_21_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_22" name="layer2_out_22" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_22_ap_vld" name="layer2_out_22_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_23" name="layer2_out_23" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_23_ap_vld" name="layer2_out_23_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_24" name="layer2_out_24" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_24_ap_vld" name="layer2_out_24_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_25" name="layer2_out_25" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_25_ap_vld" name="layer2_out_25_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_26" name="layer2_out_26" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_26_ap_vld" name="layer2_out_26_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_27" name="layer2_out_27" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_27_ap_vld" name="layer2_out_27_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_28" name="layer2_out_28" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_28_ap_vld" name="layer2_out_28_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_29" name="layer2_out_29" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_29_ap_vld" name="layer2_out_29_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_30" name="layer2_out_30" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_30_ap_vld" name="layer2_out_30_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_31" name="layer2_out_31" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_31_ap_vld" name="layer2_out_31_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_32" name="layer2_out_32" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_32_ap_vld" name="layer2_out_32_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_33" name="layer2_out_33" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_33_ap_vld" name="layer2_out_33_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_34" name="layer2_out_34" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_34_ap_vld" name="layer2_out_34_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_35" name="layer2_out_35" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_35_ap_vld" name="layer2_out_35_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_36" name="layer2_out_36" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_36_ap_vld" name="layer2_out_36_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_37" name="layer2_out_37" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_37_ap_vld" name="layer2_out_37_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_38" name="layer2_out_38" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_38_ap_vld" name="layer2_out_38_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_39" name="layer2_out_39" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_39_ap_vld" name="layer2_out_39_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="x_in" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="320">
            <portMaps>
                <portMap portMapName="x_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="x_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_10" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_11" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_12" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_13" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_14" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_15" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_16" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_16">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_16</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_17" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_17">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_17</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_18" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_18">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_18</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_19" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_19">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_19</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_20" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_20">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_20</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_21" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_21">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_21</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_22" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_22">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_22</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_23" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_23">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_23</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_24" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_24">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_24</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_25" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_25">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_25</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_26" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_26">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_26</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_27" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_27">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_27</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_28" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_28">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_28</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_29" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_29">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_29</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_30" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_30">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_30</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_31" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_31">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_31</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_32" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_32">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_32</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_33" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_33">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_33</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_34" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_34">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_34</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_35" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_35">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_35</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_36" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_36">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_36</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_37" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_37">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_37</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_38" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_38">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_38</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_39" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layer2_out_39">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_39</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="layer2_out_0">ap_vld, out, 8</column>
                    <column name="layer2_out_1">ap_vld, out, 8</column>
                    <column name="layer2_out_10">ap_vld, out, 8</column>
                    <column name="layer2_out_11">ap_vld, out, 8</column>
                    <column name="layer2_out_12">ap_vld, out, 8</column>
                    <column name="layer2_out_13">ap_vld, out, 8</column>
                    <column name="layer2_out_14">ap_vld, out, 8</column>
                    <column name="layer2_out_15">ap_vld, out, 8</column>
                    <column name="layer2_out_16">ap_vld, out, 8</column>
                    <column name="layer2_out_17">ap_vld, out, 8</column>
                    <column name="layer2_out_18">ap_vld, out, 8</column>
                    <column name="layer2_out_19">ap_vld, out, 8</column>
                    <column name="layer2_out_2">ap_vld, out, 8</column>
                    <column name="layer2_out_20">ap_vld, out, 8</column>
                    <column name="layer2_out_21">ap_vld, out, 8</column>
                    <column name="layer2_out_22">ap_vld, out, 8</column>
                    <column name="layer2_out_23">ap_vld, out, 8</column>
                    <column name="layer2_out_24">ap_vld, out, 8</column>
                    <column name="layer2_out_25">ap_vld, out, 8</column>
                    <column name="layer2_out_26">ap_vld, out, 8</column>
                    <column name="layer2_out_27">ap_vld, out, 8</column>
                    <column name="layer2_out_28">ap_vld, out, 8</column>
                    <column name="layer2_out_29">ap_vld, out, 8</column>
                    <column name="layer2_out_3">ap_vld, out, 8</column>
                    <column name="layer2_out_30">ap_vld, out, 8</column>
                    <column name="layer2_out_31">ap_vld, out, 8</column>
                    <column name="layer2_out_32">ap_vld, out, 8</column>
                    <column name="layer2_out_33">ap_vld, out, 8</column>
                    <column name="layer2_out_34">ap_vld, out, 8</column>
                    <column name="layer2_out_35">ap_vld, out, 8</column>
                    <column name="layer2_out_36">ap_vld, out, 8</column>
                    <column name="layer2_out_37">ap_vld, out, 8</column>
                    <column name="layer2_out_38">ap_vld, out, 8</column>
                    <column name="layer2_out_39">ap_vld, out, 8</column>
                    <column name="layer2_out_4">ap_vld, out, 8</column>
                    <column name="layer2_out_5">ap_vld, out, 8</column>
                    <column name="layer2_out_6">ap_vld, out, 8</column>
                    <column name="layer2_out_7">ap_vld, out, 8</column>
                    <column name="layer2_out_8">ap_vld, out, 8</column>
                    <column name="layer2_out_9">ap_vld, out, 8</column>
                    <column name="x_in">ap_vld, in, 320</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x_in">in, ap_fixed&lt;8 2 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer2_out">out, ap_fixed&lt;8 2 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="x_in">x_in, port</column>
                    <column name="x_in">x_in_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_0, port</column>
                    <column name="layer2_out">layer2_out_0_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_1, port</column>
                    <column name="layer2_out">layer2_out_1_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_2, port</column>
                    <column name="layer2_out">layer2_out_2_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_3, port</column>
                    <column name="layer2_out">layer2_out_3_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_4, port</column>
                    <column name="layer2_out">layer2_out_4_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_5, port</column>
                    <column name="layer2_out">layer2_out_5_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_6, port</column>
                    <column name="layer2_out">layer2_out_6_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_7, port</column>
                    <column name="layer2_out">layer2_out_7_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_8, port</column>
                    <column name="layer2_out">layer2_out_8_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_9, port</column>
                    <column name="layer2_out">layer2_out_9_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_10, port</column>
                    <column name="layer2_out">layer2_out_10_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_11, port</column>
                    <column name="layer2_out">layer2_out_11_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_12, port</column>
                    <column name="layer2_out">layer2_out_12_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_13, port</column>
                    <column name="layer2_out">layer2_out_13_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_14, port</column>
                    <column name="layer2_out">layer2_out_14_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_15, port</column>
                    <column name="layer2_out">layer2_out_15_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_16, port</column>
                    <column name="layer2_out">layer2_out_16_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_17, port</column>
                    <column name="layer2_out">layer2_out_17_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_18, port</column>
                    <column name="layer2_out">layer2_out_18_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_19, port</column>
                    <column name="layer2_out">layer2_out_19_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_20, port</column>
                    <column name="layer2_out">layer2_out_20_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_21, port</column>
                    <column name="layer2_out">layer2_out_21_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_22, port</column>
                    <column name="layer2_out">layer2_out_22_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_23, port</column>
                    <column name="layer2_out">layer2_out_23_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_24, port</column>
                    <column name="layer2_out">layer2_out_24_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_25, port</column>
                    <column name="layer2_out">layer2_out_25_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_26, port</column>
                    <column name="layer2_out">layer2_out_26_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_27, port</column>
                    <column name="layer2_out">layer2_out_27_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_28, port</column>
                    <column name="layer2_out">layer2_out_28_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_29, port</column>
                    <column name="layer2_out">layer2_out_29_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_30, port</column>
                    <column name="layer2_out">layer2_out_30_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_31, port</column>
                    <column name="layer2_out">layer2_out_31_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_32, port</column>
                    <column name="layer2_out">layer2_out_32_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_33, port</column>
                    <column name="layer2_out">layer2_out_33_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_34, port</column>
                    <column name="layer2_out">layer2_out_34_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_35, port</column>
                    <column name="layer2_out">layer2_out_35_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_36, port</column>
                    <column name="layer2_out">layer2_out_36_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_37, port</column>
                    <column name="layer2_out">layer2_out_37_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_38, port</column>
                    <column name="layer2_out">layer2_out_38_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_39, port</column>
                    <column name="layer2_out">layer2_out_39_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:35" status="valid" parentFunction="find_active" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:68" status="valid" parentFunction="sparse_input_reduce" variable="j_h_arr" isDirective="0" options="variable=j_h_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:69" status="valid" parentFunction="sparse_input_reduce" variable="j_w_arr" isDirective="0" options="variable=j_w_arr type=complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:70" status="valid" parentFunction="sparse_input_reduce" variable="pair_arr" isDirective="0" options="variable=pair_arr type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:75" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:95" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:105" status="valid" parentFunction="sparse_input_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/hls_dummy.cpp:130" status="valid" parentFunction="mult_for_sparse_conv_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:147" status="valid" parentFunction="mult_for_sparse_conv_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:171" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:175" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:182" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:188" status="valid" parentFunction="sparse_conv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/hls_dummy.cpp:207" status="valid" parentFunction="sparse_relu" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:240" status="valid" parentFunction="sparse_pooling_avg" variable="hash_tmp" isDirective="0" options="variable=hash_tmp type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:243" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:253" status="valid" parentFunction="sparse_pooling_avg" variable="sparse_arr_feat_in_copy" isDirective="0" options="variable=sparse_arr_feat_in_copy type=complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:255" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:263" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:271" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:277" status="valid" parentFunction="sparse_pooling_avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:310" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:316" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:324" status="valid" parentFunction="sparse_flatten" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="firmware/hls_dummy.cpp:342" status="valid" parentFunction="hls_dummy" variable="x_in" isDirective="0" options="variable=x_in complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:343" status="valid" parentFunction="hls_dummy" variable="layer2_out" isDirective="0" options="variable=layer2_out complete dim=0"/>
        <Pragma type="interface" location="firmware/hls_dummy.cpp:344" status="valid" parentFunction="hls_dummy" variable="x_in,layer2_out" isDirective="0" options="ap_vld port=x_in,layer2_out"/>
        <Pragma type="dataflow" location="firmware/hls_dummy.cpp:345" status="warning" parentFunction="hls_dummy" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:364" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_reduce_out" isDirective="0" options="variable=sparse_arr_feat_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:365" status="valid" parentFunction="hls_dummy" variable="sparse_arr_hash_reduce_out" isDirective="0" options="variable=sparse_arr_hash_reduce_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:369" status="valid" parentFunction="hls_dummy" variable="sparse_arr_feat_conv1_out" isDirective="0" options="variable=sparse_arr_feat_conv1_out complete dim=0"/>
        <Pragma type="array_partition" location="firmware/hls_dummy.cpp:373" status="valid" parentFunction="hls_dummy" variable="flatten_out" isDirective="0" options="variable=flatten_out complete dim=0"/>
        <Pragma type="unroll" location="firmware/hls_dummy.cpp:377" status="valid" parentFunction="hls_dummy" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:19" status="valid" parentFunction="conv_1d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:22" status="valid" parentFunction="conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:25" status="valid" parentFunction="conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:27" status="valid" parentFunction="conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:28" status="valid" parentFunction="conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:31" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:35" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:41" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:48" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:52" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:62" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:69" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:72" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:80" status="valid" parentFunction="conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:98" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:99" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_conv1d_latency.h:102" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv1d_latency.h:105" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:106" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv1d_latency.h:107" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete dim=0"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv1d_latency.h:110" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:119" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:138" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv1d_latency.h:160" status="valid" parentFunction="pointwise_conv_1d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:20" status="valid" parentFunction="conv_2d_latency_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:23" status="valid" parentFunction="conv_2d_latency_cl" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:26" status="valid" parentFunction="conv_2d_latency_cl" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:28" status="valid" parentFunction="conv_2d_latency_cl" variable="weights" isDirective="0" options="variable=weights complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_latency.h:29" status="valid" parentFunction="conv_2d_latency_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_conv2d_latency.h:32" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::mult_config::multiplier_limit"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_latency.h:36" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:42" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:49" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:53" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:63" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:70" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:73" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_latency.h:81" status="valid" parentFunction="conv_2d_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:33" status="valid" parentFunction="conv_2d_resource_cl" variable="data_buf" isDirective="0" options="variable=data_buf complete dim=0"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:35" status="valid" parentFunction="conv_2d_resource_cl" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_resource.h:38" status="valid" parentFunction="conv_2d_resource_cl" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:48" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:52" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_resource.h:59" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:67" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:71" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:95" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv2d_resource.h:99" status="valid" parentFunction="conv_2d_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:21" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:27" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv2d_stream.h:28" status="valid" parentFunction="conv_2d_buffer_latency_cl" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv2d_stream.h:48" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options="variable = line_buffer complete dim = 2"/>
        <Pragma type="loop_flatten" location="firmware/nnet_utils/nnet_conv2d_stream.h:54" status="valid" parentFunction="conv_2d_buffer_resource_cl" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv2d_stream.h:73" status="valid" parentFunction="conv_2d_cl" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:17" status="valid" parentFunction="scale_index_k_gte_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:38" status="valid" parentFunction="scale_index_k_lt_s" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:61" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:74" status="valid" parentFunction="scale_index" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:84" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:87" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:89" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="variable = res complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:93" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:97" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options="recursive"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:103" status="valid" parentFunction="mult_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:129" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:133" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options="II = CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:136" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:139" status="valid" parentFunction="compute_output_encoded" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:156" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:162" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:165" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:175" status="valid" parentFunction="kernel_shift_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:184" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:190" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:206" status="valid" parentFunction="kernel_shift_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_conv_stream.h:221" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:225" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options="variable = shift_buffer complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:229" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:240" status="valid" parentFunction="shift_line_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:258" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:272" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:275" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:294" status="valid" parentFunction="compute_output_buffer_2d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_conv_stream.h:328" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:338" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = kernel_data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_conv_stream.h:341" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options="variable = res_out complete dim = 0"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_conv_stream.h:360" status="valid" parentFunction="compute_output_buffer_1d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:44" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:53" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:64" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:75" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:28" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:29" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:33" status="warning" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:37" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:41" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:47" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:56" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:81" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:102" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:103" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:104" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:107" status="warning" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:111" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:115" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:136" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:143" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:163" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:184" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:185" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:186" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="resource" location="firmware/nnet_utils/nnet_dense_resource.h:189" status="warning" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights core=ROM_nP_BRAM">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:193" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:197" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:203" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:205" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:209" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:219" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:223" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:229" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:239" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:249" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_resource.h:259" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:82" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

